

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX'
================================================================
* Date:           Mon Oct 30 23:00:53 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      303|      303|  3.030 us|  3.030 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_BUFFER_TY_OUT_BUFFER_TX  |      301|      301|        14|          1|          1|   289|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 17 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 18 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_output_ftmap"   --->   Operation 20 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln115_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln115"   --->   Operation 21 'read' 'zext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_3"   --->   Operation 22 'read' 'tmp_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ti_cast8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast8"   --->   Operation 23 'read' 'ti_cast8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 24 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln118_5_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln118_5"   --->   Operation 25 'read' 'add_ln118_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl_mid2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl_mid2"   --->   Operation 26 'read' 'p_shl_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30"   --->   Operation 27 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln115_cast = zext i24 %zext_ln115_read"   --->   Operation 28 'zext' 'zext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ti_cast8_cast = zext i4 %ti_cast8_read"   --->   Operation 29 'zext' 'ti_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i4 %zext_ln30_read"   --->   Operation 30 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_12, void @empty_13, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ty_1 = load i5 %ty" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 36 'load' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%tmp = add i5 %zext_ln30_cast, i5 %ty_1" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 38 'add' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i9 %indvar_flatten_load, i9 289" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 39 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln115_1 = add i9 %indvar_flatten_load, i9 1" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 40 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc40.i.i, void %for.inc43.i.i.exitStub" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 41 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 42 'load' 'tx_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln115 = add i5 %ty_1, i5 1" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 43 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %tx_load, i5 17" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 44 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln115 = select i1 %icmp_ln116, i5 0, i5 %tx_load" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 45 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.41ns)   --->   "%select_ln115_1 = select i1 %icmp_ln116, i5 %add_ln115, i5 %ty_1" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 46 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %select_ln115_1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 47 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln118_6 = add i12 %add_ln118_5_read, i12 %zext_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 48 'add' 'add_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 49 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 50 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 51 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_7 = add i15 %p_shl, i15 %zext_ln118_7" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 52 'add' 'add_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i5 %zext_ln30_cast, i5 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 53 'add' 'tmp_mid1' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 54 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln118_8 = add i15 %add_ln118_7, i15 %zext_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 55 'add' 'add_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i15 %add_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 56 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln118_9" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 57 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 58 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln118 = add i5 %ti_cast8_cast, i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 59 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %select_ln115, i5 1" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 60 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln116 = store i9 %add_ln115_1, i9 %indvar_flatten" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 61 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %select_ln115_1, i5 %ty" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 62 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %add_ln116, i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 63 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 64 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 65 '%add_i4_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp_4'
ST_3 : Operation 65 [4/4] (5.12ns)   --->   "%add_i4_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 65 'fadd' 'add_i4_i' <Predicate = (!icmp_ln115)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 66 [3/4] (6.43ns)   --->   "%add_i4_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 66 'fadd' 'add_i4_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 67 [2/4] (6.43ns)   --->   "%add_i4_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 67 'fadd' 'add_i4_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 68 [1/4] (6.43ns)   --->   "%add_i4_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 68 'fadd' 'add_i4_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 70 'zext' 'tmp_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.76ns)   --->   "%empty_38 = add i8 %tmp_cast, i8 %p_shl_mid2_read" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 71 'add' 'empty_38' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_38, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i18 %shl_ln" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 73 'zext' 'zext_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln118_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_38, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 74 'bitconcatenate' 'shl_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i10 %shl_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 75 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.87ns)   --->   "%sub_ln118 = sub i19 %zext_ln118, i19 %zext_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 76 'sub' 'sub_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = zext i5 %tmp_mid1" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 78 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.76ns)   --->   "%p_mid1 = add i8 %tmp_cast_mid1, i8 %p_shl_mid2_read" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 79 'add' 'p_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln118_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid1, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 80 'bitconcatenate' 'shl_ln118_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i18 %shl_ln118_mid1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 81 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln118_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 82 'bitconcatenate' 'shl_ln118_1_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i10 %shl_ln118_1_mid1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 83 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.87ns)   --->   "%sub_ln118_1 = sub i19 %zext_ln118_3, i19 %zext_ln118_5" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 84 'sub' 'sub_ln118_1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%select_ln115_2 = select i1 %icmp_ln116, i19 %sub_ln118_1, i19 %sub_ln118" [src/conv1.cpp:115->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 85 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %add_ln118" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 86 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.76ns)   --->   "%add_ln118_1 = add i8 %zext_ln118_4, i8 %tmp_3_read" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 87 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%shl_ln118_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln118_1, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 88 'bitconcatenate' 'shl_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%zext_ln118_6 = zext i10 %shl_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 89 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_2 = add i64 %zext_ln115_cast, i64 %conv1_output_ftmap_read" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 90 'add' 'add_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln118_4 = add i19 %select_ln115_2, i19 %zext_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 91 'add' 'add_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i19 %add_ln118_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 92 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_3 = add i64 %sext_ln118_1, i64 %add_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 93 'add' 'add_ln118_3' <Predicate = (!icmp_ln115)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_3, i32 2, i32 63" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 94 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 95 'sext' 'sext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 96 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 97 '%tmp_2 = fcmp_olt  i32 %add_i4_i, i32 0'
ST_7 : Operation 97 [2/2] (2.35ns)   --->   "%tmp_2 = fcmp_olt  i32 %add_i4_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 97 'fcmp' 'tmp_2' <Predicate = (!icmp_ln115)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %add_i4_i" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 98 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln118, i32 23, i32 30" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 99 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 100 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.76ns)   --->   "%icmp_ln119 = icmp_ne  i8 %tmp_1, i8 255" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 101 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.92ns)   --->   "%icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 102 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 103 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add_i4_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 104 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%and_ln119 = and i1 %or_ln119, i1 %tmp_2" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 105 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %and_ln119, i32 0, i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 106 'select' 'select_ln119' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (7.30ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 107 'writereq' 'gmem_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 108 [1/1] (7.30ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %select_ln119, i4 15" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 108 'write' 'write_ln118' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 109 [5/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 109 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 110 [4/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 110 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 111 [3/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 111 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 112 [2/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 112 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_BUFFER_TY_OUT_BUFFER_TX_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 116 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 117 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.i.i" [src/conv1.cpp:116->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 118 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shl_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln118_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ti_cast8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tx                      (alloca           ) [ 010000000000000]
ty                      (alloca           ) [ 010000000000000]
indvar_flatten          (alloca           ) [ 010000000000000]
conv1_output_ftmap_read (read             ) [ 011111110000000]
zext_ln115_read         (read             ) [ 000000000000000]
tmp_3_read              (read             ) [ 011111110000000]
ti_cast8_read           (read             ) [ 000000000000000]
tmp_4                   (read             ) [ 011111100000000]
add_ln118_5_read        (read             ) [ 000000000000000]
p_shl_mid2_read         (read             ) [ 011111110000000]
zext_ln30_read          (read             ) [ 000000000000000]
zext_ln115_cast         (zext             ) [ 011111110000000]
ti_cast8_cast           (zext             ) [ 000000000000000]
zext_ln30_cast          (zext             ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
br_ln0                  (br               ) [ 000000000000000]
ty_1                    (load             ) [ 000000000000000]
indvar_flatten_load     (load             ) [ 000000000000000]
tmp                     (add              ) [ 011111110000000]
icmp_ln115              (icmp             ) [ 011111111111110]
add_ln115_1             (add              ) [ 000000000000000]
br_ln115                (br               ) [ 000000000000000]
tx_load                 (load             ) [ 000000000000000]
add_ln115               (add              ) [ 000000000000000]
icmp_ln116              (icmp             ) [ 011111110000000]
select_ln115            (select           ) [ 000000000000000]
select_ln115_1          (select           ) [ 000000000000000]
zext_ln118_2            (zext             ) [ 000000000000000]
add_ln118_6             (add              ) [ 000000000000000]
zext_ln118_7            (zext             ) [ 000000000000000]
trunc_ln118             (trunc            ) [ 000000000000000]
p_shl                   (bitconcatenate   ) [ 000000000000000]
add_ln118_7             (add              ) [ 000000000000000]
tmp_mid1                (add              ) [ 011111110000000]
zext_ln118_8            (zext             ) [ 000000000000000]
add_ln118_8             (add              ) [ 000000000000000]
zext_ln118_9            (zext             ) [ 000000000000000]
output_fm_buffer_1_addr (getelementptr    ) [ 011000000000000]
add_ln118               (add              ) [ 011111110000000]
add_ln116               (add              ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
output_fm_buffer_1_load (load             ) [ 010111100000000]
add_i4_i                (fadd             ) [ 010000011000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000]
tmp_cast                (zext             ) [ 000000000000000]
empty_38                (add              ) [ 000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000]
zext_ln118              (zext             ) [ 000000000000000]
shl_ln118_1             (bitconcatenate   ) [ 000000000000000]
zext_ln118_1            (zext             ) [ 000000000000000]
sub_ln118               (sub              ) [ 000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000]
tmp_cast_mid1           (zext             ) [ 000000000000000]
p_mid1                  (add              ) [ 000000000000000]
shl_ln118_mid1          (bitconcatenate   ) [ 000000000000000]
zext_ln118_3            (zext             ) [ 000000000000000]
shl_ln118_1_mid1        (bitconcatenate   ) [ 000000000000000]
zext_ln118_5            (zext             ) [ 000000000000000]
sub_ln118_1             (sub              ) [ 000000000000000]
select_ln115_2          (select           ) [ 000000000000000]
zext_ln118_4            (zext             ) [ 000000000000000]
add_ln118_1             (add              ) [ 000000000000000]
shl_ln118_2             (bitconcatenate   ) [ 000000000000000]
zext_ln118_6            (zext             ) [ 000000000000000]
add_ln118_2             (add              ) [ 000000000000000]
add_ln118_4             (add              ) [ 000000000000000]
sext_ln118_1            (sext             ) [ 000000000000000]
add_ln118_3             (add              ) [ 000000000000000]
trunc_ln4               (partselect       ) [ 000000000000000]
sext_ln118              (sext             ) [ 000000000000000]
gmem_addr               (getelementptr    ) [ 010000001111111]
bitcast_ln118           (bitcast          ) [ 000000000000000]
tmp_1                   (partselect       ) [ 000000000000000]
trunc_ln119             (trunc            ) [ 000000000000000]
icmp_ln119              (icmp             ) [ 000000000000000]
icmp_ln119_1            (icmp             ) [ 000000000000000]
or_ln119                (or               ) [ 000000000000000]
tmp_2                   (fcmp             ) [ 000000000000000]
and_ln119               (and              ) [ 000000000000000]
select_ln119            (select           ) [ 010000000100000]
gmem_addr_5_req         (writereq         ) [ 000000000000000]
write_ln118             (write            ) [ 000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000]
specloopname_ln116      (specloopname     ) [ 000000000000000]
gmem_addr_5_resp        (writeresp        ) [ 000000000000000]
br_ln116                (br               ) [ 000000000000000]
ret_ln0                 (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_shl_mid2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shl_mid2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln118_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ti_cast8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti_cast8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln115">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_BUFFER_TY_OUT_BUFFER_TX_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="tx_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tx/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ty_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ty/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv1_output_ftmap_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln115_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln115_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_3_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ti_cast8_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_cast8_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_4_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln118_5_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln118_5_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl_mid2_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shl_mid2_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln30_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_writeresp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_5_req/8 gmem_addr_5_resp/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln118_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="1" slack="0"/>
<pin id="192" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_fm_buffer_1_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="15" slack="0"/>
<pin id="200" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_1_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i4_i/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln115_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ti_cast8_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast8_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln30_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="ty_1_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ty_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvar_flatten_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln115_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln115_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tx_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln115_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln116_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln115_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln115_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln118_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln118_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_6/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln118_7_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_7/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln118_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="15" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln118_7_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_7/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_mid1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln118_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_8/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln118_8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_8/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln118_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_9/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln118_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln116_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln116_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln116_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln116_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="6"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_38_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="6"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="18" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln118_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="0"/>
<pin id="398" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln118_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln118_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sub_ln118_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="18" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_cast_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="6"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid1/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_mid1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="6"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln118_mid1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid1/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln118_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln118_1_mid1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1_mid1/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln118_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_5/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln118_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118_1/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln115_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="6"/>
<pin id="458" dir="0" index="1" bw="19" slack="0"/>
<pin id="459" dir="0" index="2" bw="19" slack="0"/>
<pin id="460" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_2/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln118_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="6"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_4/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln118_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="6"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln118_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_2/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln118_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_6/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln118_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="24" slack="6"/>
<pin id="485" dir="0" index="1" bw="64" slack="6"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_2/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln118_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="19" slack="0"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_4/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln118_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="19" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln118_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="19" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_3/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="62" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln118_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_addr_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="62" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln118_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln119_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln119_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln119_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln119_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln119_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln119_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/8 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tx_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tx "/>
</bind>
</comp>

<comp id="579" class="1005" name="ty_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ty "/>
</bind>
</comp>

<comp id="586" class="1005" name="indvar_flatten_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="593" class="1005" name="conv1_output_ftmap_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="6"/>
<pin id="595" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_3_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="6"/>
<pin id="600" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_3_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_4_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_shl_mid2_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="6"/>
<pin id="610" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_shl_mid2_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln115_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="6"/>
<pin id="616" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln115_cast "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="6"/>
<pin id="621" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln115_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln116_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="6"/>
<pin id="630" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_mid1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="6"/>
<pin id="635" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="output_fm_buffer_1_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="1"/>
<pin id="640" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln118_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="6"/>
<pin id="645" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="648" class="1005" name="output_fm_buffer_1_load_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_i4_i_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i4_i "/>
</bind>
</comp>

<comp id="659" class="1005" name="gmem_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="select_ln119_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="102" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="104" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="106" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="195"><net_src comp="108" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="138" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="150" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="174" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="226" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="248" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="276"><net_src comp="245" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="269" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="272" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="245" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="162" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="226" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="272" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="284" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="326" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="357"><net_src comp="222" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="284" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="284" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="263" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="292" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="359" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="72" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="383" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="396" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="72" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="421" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="434" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="412" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="491"><net_src comp="456" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="483" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="86" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="88" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="503" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="523" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="98" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="100" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="213" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="38" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="523" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="120" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="582"><net_src comp="124" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="589"><net_src comp="128" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="596"><net_src comp="132" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="601"><net_src comp="144" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="606"><net_src comp="156" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="611"><net_src comp="168" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="617"><net_src comp="218" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="622"><net_src comp="251" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="627"><net_src comp="257" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="278" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="636"><net_src comp="332" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="641"><net_src comp="196" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="646"><net_src comp="353" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="651"><net_src comp="203" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="656"><net_src comp="209" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="662"><net_src comp="517" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="668"><net_src comp="564" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 9 10 11 12 13 14 }
 - Input state : 
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : zext_ln30 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : p_shl_mid2 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : add_ln118_5 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : empty | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : ti_cast8 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : tmp_3 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : zext_ln115 | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : conv1_output_ftmap | {1 }
	Port: srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : output_fm_buffer_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ty_1 : 1
		indvar_flatten_load : 1
		tmp : 1
		icmp_ln115 : 2
		add_ln115_1 : 2
		br_ln115 : 3
		tx_load : 1
		add_ln115 : 2
		icmp_ln116 : 2
		select_ln115 : 3
		select_ln115_1 : 3
		zext_ln118_2 : 4
		add_ln118_6 : 5
		zext_ln118_7 : 6
		trunc_ln118 : 6
		p_shl : 7
		add_ln118_7 : 8
		tmp_mid1 : 3
		zext_ln118_8 : 4
		add_ln118_8 : 9
		zext_ln118_9 : 10
		output_fm_buffer_1_addr : 11
		output_fm_buffer_1_load : 12
		add_ln118 : 4
		add_ln116 : 4
		store_ln116 : 3
		store_ln116 : 4
		store_ln116 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		empty_38 : 1
		shl_ln : 2
		zext_ln118 : 3
		shl_ln118_1 : 2
		zext_ln118_1 : 3
		sub_ln118 : 4
		p_mid1 : 1
		shl_ln118_mid1 : 2
		zext_ln118_3 : 3
		shl_ln118_1_mid1 : 2
		zext_ln118_5 : 3
		sub_ln118_1 : 4
		select_ln115_2 : 5
		add_ln118_1 : 1
		shl_ln118_2 : 2
		zext_ln118_6 : 3
		add_ln118_4 : 6
		sext_ln118_1 : 7
		add_ln118_3 : 8
		trunc_ln4 : 9
		sext_ln118 : 10
		gmem_addr : 11
	State 8
		tmp_1 : 1
		trunc_ln119 : 1
		icmp_ln119 : 2
		icmp_ln119_1 : 2
		or_ln119 : 3
		and_ln119 : 3
		select_ln119 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_209             |    2    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_251             |    0    |    0    |    12   |
|          |          add_ln115_1_fu_263         |    0    |    0    |    16   |
|          |           add_ln115_fu_272          |    0    |    0    |    12   |
|          |          add_ln118_6_fu_304         |    0    |    0    |    19   |
|          |          add_ln118_7_fu_326         |    0    |    0    |    16   |
|          |           tmp_mid1_fu_332           |    0    |    0    |    12   |
|          |          add_ln118_8_fu_342         |    0    |    0    |    16   |
|    add   |           add_ln118_fu_353          |    0    |    0    |    12   |
|          |           add_ln116_fu_359          |    0    |    0    |    12   |
|          |           empty_38_fu_383           |    0    |    0    |    15   |
|          |            p_mid1_fu_421            |    0    |    0    |    15   |
|          |          add_ln118_1_fu_466         |    0    |    0    |    15   |
|          |          add_ln118_2_fu_483         |    0    |    0    |    64   |
|          |          add_ln118_4_fu_487         |    0    |    0    |    26   |
|          |          add_ln118_3_fu_497         |    0    |    0    |    64   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln115_fu_257          |    0    |    0    |    16   |
|   icmp   |          icmp_ln116_fu_278          |    0    |    0    |    12   |
|          |          icmp_ln119_fu_540          |    0    |    0    |    15   |
|          |         icmp_ln119_1_fu_546         |    0    |    0    |    30   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln115_fu_284         |    0    |    0    |    5    |
|  select  |        select_ln115_1_fu_292        |    0    |    0    |    5    |
|          |        select_ln115_2_fu_456        |    0    |    0    |    18   |
|          |         select_ln119_fu_564         |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|    sub   |           sub_ln118_fu_412          |    0    |    0    |    25   |
|          |          sub_ln118_1_fu_450         |    0    |    0    |    25   |
|----------|-------------------------------------|---------|---------|---------|
|    or    |           or_ln119_fu_552           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln119_fu_558          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          | conv1_output_ftmap_read_read_fu_132 |    0    |    0    |    0    |
|          |     zext_ln115_read_read_fu_138     |    0    |    0    |    0    |
|          |        tmp_3_read_read_fu_144       |    0    |    0    |    0    |
|   read   |      ti_cast8_read_read_fu_150      |    0    |    0    |    0    |
|          |          tmp_4_read_fu_156          |    0    |    0    |    0    |
|          |     add_ln118_5_read_read_fu_162    |    0    |    0    |    0    |
|          |     p_shl_mid2_read_read_fu_168     |    0    |    0    |    0    |
|          |      zext_ln30_read_read_fu_174     |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_180        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln118_write_fu_187      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   fcmp   |              grp_fu_213             |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |        zext_ln115_cast_fu_218       |    0    |    0    |    0    |
|          |         ti_cast8_cast_fu_222        |    0    |    0    |    0    |
|          |        zext_ln30_cast_fu_226        |    0    |    0    |    0    |
|          |         zext_ln118_2_fu_300         |    0    |    0    |    0    |
|          |         zext_ln118_7_fu_310         |    0    |    0    |    0    |
|          |         zext_ln118_8_fu_338         |    0    |    0    |    0    |
|          |         zext_ln118_9_fu_348         |    0    |    0    |    0    |
|   zext   |           tmp_cast_fu_380           |    0    |    0    |    0    |
|          |          zext_ln118_fu_396          |    0    |    0    |    0    |
|          |         zext_ln118_1_fu_408         |    0    |    0    |    0    |
|          |         tmp_cast_mid1_fu_418        |    0    |    0    |    0    |
|          |         zext_ln118_3_fu_434         |    0    |    0    |    0    |
|          |         zext_ln118_5_fu_446         |    0    |    0    |    0    |
|          |         zext_ln118_4_fu_463         |    0    |    0    |    0    |
|          |         zext_ln118_6_fu_479         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln118_fu_314         |    0    |    0    |    0    |
|          |          trunc_ln119_fu_536         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             p_shl_fu_318            |    0    |    0    |    0    |
|          |            shl_ln_fu_388            |    0    |    0    |    0    |
|bitconcatenate|          shl_ln118_1_fu_400         |    0    |    0    |    0    |
|          |        shl_ln118_mid1_fu_426        |    0    |    0    |    0    |
|          |       shl_ln118_1_mid1_fu_438       |    0    |    0    |    0    |
|          |          shl_ln118_2_fu_471         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |         sext_ln118_1_fu_493         |    0    |    0    |    0    |
|          |          sext_ln118_fu_513          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|           trunc_ln4_fu_503          |    0    |    0    |    0    |
|          |             tmp_1_fu_526            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    2    |   227   |   727   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_i4_i_reg_653       |   32   |
|       add_ln118_reg_643       |    5   |
|conv1_output_ftmap_read_reg_593|   64   |
|       gmem_addr_reg_659       |   32   |
|       icmp_ln115_reg_624      |    1   |
|       icmp_ln116_reg_628      |    1   |
|     indvar_flatten_reg_586    |    9   |
|output_fm_buffer_1_addr_reg_638|   15   |
|output_fm_buffer_1_load_reg_648|   32   |
|    p_shl_mid2_read_reg_608    |    8   |
|      select_ln119_reg_665     |   32   |
|       tmp_3_read_reg_598      |    8   |
|         tmp_4_reg_603         |   32   |
|        tmp_mid1_reg_633       |    5   |
|          tmp_reg_619          |    5   |
|           tx_reg_572          |    5   |
|           ty_reg_579          |    5   |
|    zext_ln115_cast_reg_614    |   64   |
+-------------------------------+--------+
|             Total             |   355  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_180 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_203  |  p0  |   2  |  15  |   30   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   32   ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   727  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   582  |   736  |
+-----------+--------+--------+--------+--------+
