git clone --depth 1 --no-tags https://github.com/JiDuQiu/complement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562075618
git clone --depth 1 --no-tags https://github.com/clairehopfensperger/Tic_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562975748
git clone --depth 1 --no-tags https://github.com/xc720/ARM_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563558246
git clone --depth 1 --no-tags https://github.com/rad68/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556502635
git clone --depth 1 --no-tags https://github.com/tawheedrony/CarParking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556545529
git clone --depth 1 --no-tags https://github.com/zewencui/Ann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556365887
git clone --depth 1 --no-tags https://github.com/ibrahim-me/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556752019
git clone --depth 1 --no-tags https://github.com/originalapple/Traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558214507
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab05-Matrix-Multiplication-with-Systolic-Array-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557628091
git clone --depth 1 --no-tags https://github.com/sobebarali/Electronic-Voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558273927
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/face32x32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558273158
git clone --depth 1 --no-tags https://github.com/matchaing/VerilogHDL-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557853581
git clone --depth 1 --no-tags https://github.com/MichaelASandrin/Verilog-FPGA-Musical-Instrument.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557476734
git clone --depth 1 --no-tags https://github.com/kayoooooo/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557416401
git clone --depth 1 --no-tags https://github.com/andylithia/Project-Reisen-Chip1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558634979
git clone --depth 1 --no-tags https://github.com/HamzSaleem1305/TEST_PRECHECKS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559097634
git clone --depth 1 --no-tags https://github.com/AllysonRamos/Fuzzy_Logic_2_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558864477
git clone --depth 1 --no-tags https://github.com/pgibson4/mpw7maybe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557949119
git clone --depth 1 --no-tags https://github.com/noemiabril/Gameboy2P_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559999503
git clone --depth 1 --no-tags https://github.com/PromisingTotal/Atmosphere_lamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563197961
git clone --depth 1 --no-tags https://github.com/DKNSEC/Verilog-Usal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558440857
git clone --depth 1 --no-tags https://github.com/CatKingWoof/Computer_structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559155158
git clone --depth 1 --no-tags https://github.com/harryrrah0706/embeddedfinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556923524
git clone --depth 1 --no-tags https://github.com/supreetgulavani/Space_Invaders_Game_ece540_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561151464
git clone --depth 1 --no-tags https://github.com/akabacon/xor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561171858
git clone --depth 1 --no-tags https://github.com/aditichadha1310/EE2026_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562195681
git clone --depth 1 --no-tags https://github.com/CurryTech12/Logic-Design-Project-Two.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562249631
git clone --depth 1 --no-tags https://github.com/SoFuw/Floating-point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562827251
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/FSM_Motor_PWM_control_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556783552
git clone --depth 1 --no-tags https://github.com/KevinLi2596/OpenFPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557650058
git clone --depth 1 --no-tags https://github.com/usmank11/Clock-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557564148
git clone --depth 1 --no-tags https://github.com/Averydx/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561434404
git clone --depth 1 --no-tags https://github.com/CurryTech12/4-Bit-Full-adder-and-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562252822
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561244265
git clone --depth 1 --no-tags https://github.com/Sharath133/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561663315
git clone --depth 1 --no-tags https://github.com/Nisitha529/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562691893
git clone --depth 1 --no-tags https://github.com/Anvadya/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562061411
git clone --depth 1 --no-tags https://github.com/NishantUdupa/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563568643
git clone --depth 1 --no-tags https://github.com/noemiabril/PET2001_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557917974
git clone --depth 1 --no-tags https://github.com/pubuducb/single-cycle-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556389570
git clone --depth 1 --no-tags https://github.com/fsetti/gth_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557562732
git clone --depth 1 --no-tags https://github.com/skyee/panic_osdi20_artifact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556131101
git clone --depth 1 --no-tags https://github.com/alperenbr/asic_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557311644
git clone --depth 1 --no-tags https://github.com/hao33179/test_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556529618
git clone --depth 1 --no-tags https://github.com/Patrik0799/audio_multi_effects_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558330999
git clone --depth 1 --no-tags https://github.com/lolzone13/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559463387
git clone --depth 1 --no-tags https://github.com/AhmedHosny2024/Vlsi-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559509244
git clone --depth 1 --no-tags https://github.com/alheir/e3-2022-tp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559627967
git clone --depth 1 --no-tags https://github.com/padhi-bisesh/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562222665
git clone --depth 1 --no-tags https://github.com/engeeinfo/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562380280
git clone --depth 1 --no-tags https://github.com/Mudassir-043/Test_chip-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562110090
git clone --depth 1 --no-tags https://github.com/DebarunDe/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563543041
git clone --depth 1 --no-tags https://github.com/Averydx/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563066726
git clone --depth 1 --no-tags https://github.com/ttffer/axis_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559109244
git clone --depth 1 --no-tags https://github.com/RakkiiCB/cs3650-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563528989
git clone --depth 1 --no-tags https://github.com/lakhwinder1128/mem_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563324703
git clone --depth 1 --no-tags https://github.com/Yiminada/backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561533915
git clone --depth 1 --no-tags https://github.com/kmrinal19/CSN-221-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561549546
git clone --depth 1 --no-tags https://github.com/refaelbm/Error-Correction-Encoder-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561833461
git clone --depth 1 --no-tags https://github.com/ChrisVega/MCNC_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561440652
git clone --depth 1 --no-tags https://github.com/Ahmed-basha99/ArchProject1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561975483
git clone --depth 1 --no-tags https://github.com/JiDuQiu/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562079029
git clone --depth 1 --no-tags https://github.com/snehsaurabh/caravel_tut_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561674215
git clone --depth 1 --no-tags https://github.com/zeroleaked/cnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557796526
git clone --depth 1 --no-tags https://github.com/KanishR1/Full_adder_using_Half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561100959
git clone --depth 1 --no-tags https://github.com/Rhythmicc/QproVerilogTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558869047
git clone --depth 1 --no-tags https://github.com/sanworldwar/riscv_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558942521
git clone --depth 1 --no-tags https://github.com/jehui-li/CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558821008
git clone --depth 1 --no-tags https://github.com/bigzyb/XiaoHeSOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558851810
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560601832
git clone --depth 1 --no-tags https://github.com/thamyssss/LAOC-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561138537
git clone --depth 1 --no-tags https://github.com/n4ndp/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560726918
git clone --depth 1 --no-tags https://github.com/Mudassir-043/SSCS-PICO-CHIP-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558972286
git clone --depth 1 --no-tags https://github.com/Asuna-666/pika.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557604337
git clone --depth 1 --no-tags https://github.com/rooinasuit/rgb_led_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557510537
git clone --depth 1 --no-tags https://github.com/MichaelASandrin/Verilog-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557487265
git clone --depth 1 --no-tags https://github.com/ernahulaj/Detyra2-AK-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556703256
git clone --depth 1 --no-tags https://github.com/J-a-r-W-i-z/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557824423
git clone --depth 1 --no-tags https://github.com/pgibson4/7new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557962741
git clone --depth 1 --no-tags https://github.com/noemiabril/TRS-80_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558349829
git clone --depth 1 --no-tags https://github.com/swpang/digital-logic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558128479
git clone --depth 1 --no-tags https://github.com/Curry-Durant/Computer-System-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559090598
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/Adders-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559224263
git clone --depth 1 --no-tags https://github.com/ImeshBalasuriya/CO224-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558394279
git clone --depth 1 --no-tags https://github.com/YEYISHENG/music_player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556287960
git clone --depth 1 --no-tags https://github.com/shaheer777/Matrix-Multiplier-for-AI-on-the-edge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560034686
git clone --depth 1 --no-tags https://github.com/UnstoppableFish/DDS_n.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559736873
git clone --depth 1 --no-tags https://github.com/GDW1/STFT_Pyrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560211972
git clone --depth 1 --no-tags https://github.com/CurryTech12/Project-five-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562255821
git clone --depth 1 --no-tags https://github.com/JiDuQiu/nand_gate_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562022312
git clone --depth 1 --no-tags https://github.com/Crisil/HDL_works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562238378
git clone --depth 1 --no-tags https://github.com/Sirokujira/ai-edge-contest-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562735663
git clone --depth 1 --no-tags https://github.com/shaky0907/Proyecto-Taller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563153339
git clone --depth 1 --no-tags https://github.com/A7med3id10/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562694859
git clone --depth 1 --no-tags https://github.com/vagrantxiao/AU50_Bandwidth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562693321
git clone --depth 1 --no-tags https://github.com/CharlesJ9752/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562367471
git clone --depth 1 --no-tags https://github.com/AaronSoliz/Calculator-Design-with-Adders-and-Registers-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560578651
