// Seed: 3562647291
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    input wand id_9
);
  wire id_11;
  ;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_7,
      id_9,
      id_1,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7
);
endmodule
