Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
engine_0 (smtbmc yices) returned FAIL
counterexample trace: engine_0/trace.vcd
  failed assertion PC_gen._witness_.assert_auto_verificsva_cc_1732_import_290 at PC_gen.sv:112.3-113.78 in step 2
