Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\study\COD lab\lab2\lab2_test\REG_FILE.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "D:\study\COD lab\lab2\lab2_test\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\study\COD lab\lab2\lab2_test\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\study\COD lab\lab2\lab2_test\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <alu>.

Elaborating module <REG_FILE>.

Elaborating module <control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\study\COD lab\lab2\lab2_test\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\study\COD lab\lab2\lab2_test\alu.v".
        A_NOP = 5'b00000
        A_ADD = 5'b00001
        A_SUB = 5'b00010
        A_AND = 5'b00011
        A_OR = 5'b00100
        A_XOR = 5'b00101
        A_NOR = 5'b00110
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 38.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "D:\study\COD lab\lab2\lab2_test\REG_FILE.v".
    Found 1024-bit register for signal <n0052[1023:0]>.
    Found 32-bit register for signal <r1_dout>.
    Found 32-bit register for signal <r2_dout>.
    Found 32-bit 32-to-1 multiplexer for signal <GND_3_o_X_3_o_wide_mux_36_OUT> created at line 48.
    Found 32-bit 32-to-1 multiplexer for signal <GND_3_o_X_3_o_wide_mux_35_OUT> created at line 46.
    Found 32-bit 32-to-1 multiplexer for signal <GND_3_o_X_3_o_wide_mux_33_OUT> created at line 39.
    Found 32-bit 32-to-1 multiplexer for signal <GND_3_o_X_3_o_wide_mux_34_OUT> created at line 41.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\study\COD lab\lab2\lab2_test\control.v".
    Found 5-bit register for signal <r1_addr>.
    Found 5-bit register for signal <r3_addr>.
    Found 5-bit register for signal <r2_addr>.
    Found 1-bit register for signal <r3_wr>.
    Found 1-bit register for signal <state>.
    Found 5-bit adder for signal <r3_addr[4]_GND_5_o_add_3_OUT> created at line 50.
    Found 5-bit adder for signal <r2_addr[4]_GND_5_o_add_4_OUT> created at line 51.
    Found 5-bit adder for signal <r1_addr[4]_GND_5_o_add_5_OUT> created at line 52.
    Found 5-bit comparator greater for signal <r3_addr[4]_PWR_6_o_LessThan_3_o> created at line 47
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 5-bit adder                                           : 3
# Registers                                            : 8
 1-bit register                                        : 2
 1024-bit register                                     : 1
 32-bit register                                       : 2
 5-bit register                                        : 3
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 38
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 32-to-1 multiplexer                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r3_wr> in Unit <uuu> is equivalent to the following FF/Latch, which will be removed : <state> 

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into counter <r1_addr>: 1 register on signal <r1_addr>.
The following registers are absorbed into counter <r3_addr>: 1 register on signal <r3_addr>.
The following registers are absorbed into counter <r2_addr>: 1 register on signal <r2_addr>.
Unit <control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 5-bit up counter                                      : 3
# Registers                                            : 1090
 Flip-Flops                                            : 1090
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 38
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 32-to-1 multiplexer                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <r3_wr> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <state> 

Optimizing unit <top> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <control> ...
INFO:Xst:3203 - The FF/Latch <uuu/r3_addr_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <uuu/r1_addr_1> 
INFO:Xst:3203 - The FF/Latch <uuu/r2_addr_0> in Unit <top> is the opposite to the following 2 FFs/Latches, which will be removed : <uuu/r3_addr_0> <uuu/r1_addr_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 33.
FlipFlop uuu/r2_addr_0 has been replicated 3 time(s)
FlipFlop uuu/r3_addr_1 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1107
 Flip-Flops                                            : 1107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3622
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 34
#      LUT3                        : 1027
#      LUT4                        : 3
#      LUT5                        : 121
#      LUT6                        : 1794
#      MUXCY                       : 31
#      MUXF7                       : 576
#      XORCY                       : 32
# FlipFlops/Latches                : 1107
#      FDCE                        : 1033
#      FDE                         : 64
#      FDPE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1107  out of  18224     6%  
 Number of Slice LUTs:                 2982  out of   9112    32%  
    Number used as Logic:              2982  out of   9112    32%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2987
   Number with an unused Flip Flop:    1880  out of   2987    62%  
   Number with an unused LUT:             5  out of   2987     0%  
   Number of fully used LUT-FF pairs:  1102  out of   2987    36%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1107  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.005ns (Maximum Frequency: 142.749MHz)
   Minimum input arrival time before clock: 5.721ns
   Maximum output required time after clock: 6.473ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.005ns (frequency: 142.749MHz)
  Total number of paths / destination ports: 124261 / 2150
-------------------------------------------------------------------------
Delay:               7.005ns (Levels of Logic = 5)
  Source:            uuu/r3_addr_4 (FF)
  Destination:       utt/r2_dout_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uuu/r3_addr_4 to utt/r2_dout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            57   0.447   1.822  uuu/r3_addr_4 (uuu/r3_addr_4)
     LUT5:I2->O           96   0.205   2.195  utt/GND_3_o_Decoder_0_OUT<29>1 (utt/GND_3_o_Decoder_0_OUT<29>)
     LUT6:I1->O            1   0.203   0.000  utt/Mmux_GND_3_o_X_3_o_wide_mux_33_OUT_930_F (N2659)
     MUXF7:I0->O           1   0.131   0.808  utt/Mmux_GND_3_o_X_3_o_wide_mux_33_OUT_930 (utt/Mmux_GND_3_o_X_3_o_wide_mux_33_OUT_930)
     LUT6:I3->O            1   0.205   0.684  utt/Mmux_GND_3_o_X_3_o_wide_mux_33_OUT_310 (utt/Mmux_GND_3_o_X_3_o_wide_mux_33_OUT_310)
     LUT5:I3->O            1   0.203   0.000  utt/Mmux_GND_3_o_GND_3_o_mux_38_OUT111 (utt/GND_3_o_GND_3_o_mux_38_OUT<19>)
     FDE:D                     0.102          utt/r1_dout_19
    ----------------------------------------
    Total                      7.005ns (1.496ns logic, 5.509ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1107 / 1107
-------------------------------------------------------------------------
Offset:              5.721ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/register_31_1023 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to utt/register_31_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1043   0.206   2.217  utt/rst_n_inv1_INV_0 (utt/rst_n_inv)
     FDCE:CLR                  0.430          utt/register_31_0
    ----------------------------------------
    Total                      5.721ns (1.858ns logic, 3.863ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Offset:              6.473ns (Levels of Logic = 34)
  Source:            utt/r1_dout_0 (FF)
  Destination:       result<31> (PAD)
  Source Clock:      clk rising

  Data Path: utt/r1_dout_0 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.684  utt/r1_dout_0 (utt/r1_dout_0)
     LUT2:I0->O            1   0.203   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_lut<0> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<0> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<1> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<2> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<3> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<4> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<5> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<6> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<7> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<8> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<9> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<10> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<11> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<12> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<13> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<14> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<15> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<16> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<17> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<18> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<19> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<20> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<21> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<22> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<23> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<24> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<25> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<26> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<27> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<28> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<29> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<30> (uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_cy<30>)
     XORCY:CI->O          65   0.180   1.646  uut/Madd_alu_a[31]_alu_b[31]_add_0_OUT_xor<31> (result_31_OBUF)
     OBUF:I->O                 2.571          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      6.473ns (4.143ns logic, 2.330ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.005|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 81.39 secs
 
--> 

Total memory usage is 331640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

