verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ipshared/198e/hdl/BCP_accelerator_v2_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/198e/hdl/BCP_accelerator_v2_0_S01_AXI.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ipshared/198e/hdl/ClauseModule.sv" \
"../../../bd/design_1/ipshared/198e/hdl/ImplicationSelector.sv" \
"../../../bd/design_1/ipshared/198e/hdl/top.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../ip_packing.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ipshared/198e/hdl/BCP_accelerator_v2_0.v" \
"../../../bd/design_1/ip/design_1_BCP_accelerator_0_0/sim/design_1_BCP_accelerator_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
