Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 01:54:18 2022
| Host         : LAPTOP-M9UQNB6S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.237       -0.336                      2                  108        0.242        0.000                      0                  108        4.500        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.237       -0.336                      2                  108        0.242        0.000                      0                  108        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation       -0.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.232ns  (logic 1.924ns (18.803%)  route 8.308ns (81.197%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          1.037     6.688    M_state_q[2]
    SLICE_X61Y73         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  io_led_OBUF[15]_inst_i_28/O
                         net (fo=1, routed)           0.575     7.387    io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=50, routed)          1.471     8.982    io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X65Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.106 f  io_led_OBUF[15]_inst_i_22/O
                         net (fo=2, routed)           0.845     9.952    io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.150    10.102 f  io_led_OBUF[15]_inst_i_10/O
                         net (fo=1, routed)           0.968    11.070    io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.326    11.396 f  io_led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           0.468    11.863    io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.987 r  M_state_q[4]_i_61/O
                         net (fo=1, routed)           0.590    12.578    M_state_q[4]_i_61_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.702 r  M_state_q[4]_i_49/O
                         net (fo=1, routed)           0.891    13.592    M_state_q[4]_i_49_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.716 r  M_state_q[4]_i_22/O
                         net (fo=1, routed)           0.808    14.525    M_state_q[4]_i_22_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.649 r  M_state_q[4]_i_8/O
                         net (fo=1, routed)           0.655    15.304    M_state_q[4]_i_8_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    15.428 r  M_state_q[4]_i_2/O
                         net (fo=1, routed)           0.000    15.428    M_state_q[4]_i_2_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496    14.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031    15.191    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 2.616ns (25.977%)  route 7.455ns (74.023%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          0.972     6.623    M_state_q[2]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  io_led_OBUF[18]_inst_i_34/O
                         net (fo=6, routed)           0.964     7.711    io_led_OBUF[18]_inst_i_34_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.835 r  io_led_OBUF[16]_inst_i_9/O
                         net (fo=14, routed)          0.826     8.661    M_alu_a[2]
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.785 r  io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.785    io_led_OBUF[16]_inst_i_13_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.165 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.165    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.404 r  io_led_OBUF[18]_inst_i_10/O[2]
                         net (fo=2, routed)           0.953    10.356    io_led_OBUF[18]_inst_i_10_n_5
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.301    10.657 r  io_led_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.293    10.950    io_led_OBUF[16]_inst_i_4_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.074 f  io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.360    11.435    io_led_OBUF[16]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.559 f  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    12.013    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.137 f  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          0.651    12.789    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.913 r  M_state_q[4]_i_28/O
                         net (fo=4, routed)           0.548    13.461    M_state_q[4]_i_28_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.124    13.585 f  M_state_q[4]_i_16/O
                         net (fo=4, routed)           0.859    14.443    M_state_q[4]_i_16_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.567 f  M_state_q[1]_i_2/O
                         net (fo=1, routed)           0.574    15.142    M_state_q[1]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.266 r  M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.266    M_state_q[1]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    14.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.032    15.167    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 2.716ns (27.239%)  route 7.255ns (72.761%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.959     6.610    M_state_q[4]
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.734 r  io_led_OBUF[17]_inst_i_5/O
                         net (fo=13, routed)          1.021     7.755    io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.879 r  io_led_OBUF[4]_inst_i_8/O
                         net (fo=11, routed)          0.784     8.663    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.124     8.787 r  io_led_OBUF[18]_inst_i_32/O
                         net (fo=1, routed)           0.000     8.787    io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.300 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.300    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.417 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.636 f  io_led_OBUF[18]_inst_i_1/O[0]
                         net (fo=2, routed)           0.510    10.146    io_led_OBUF[18]_inst_i_1_n_7
    SLICE_X60Y79         LUT6 (Prop_lut6_I1_O)        0.295    10.441 f  io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.577    11.018    io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  io_led_OBUF[12]_inst_i_2/O
                         net (fo=6, routed)           0.551    11.693    io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I0_O)        0.124    11.817 r  M_state_q[4]_i_58/O
                         net (fo=6, routed)           1.166    12.983    M_state_q[4]_i_58_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I1_O)        0.124    13.107 r  M_state_q[4]_i_52/O
                         net (fo=1, routed)           0.611    13.718    M_state_q[4]_i_52_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.842 r  M_state_q[4]_i_24/O
                         net (fo=3, routed)           0.672    14.515    M_state_q[4]_i_24_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.639 r  M_state_q[2]_i_2/O
                         net (fo=1, routed)           0.403    15.042    M_state_q[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.166 r  M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    15.166    M_state_q[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496    14.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031    15.191    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 2.475ns (24.907%)  route 7.462ns (75.093%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.959     6.610    M_state_q[4]
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.734 r  io_led_OBUF[17]_inst_i_5/O
                         net (fo=13, routed)          1.021     7.755    io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.879 r  io_led_OBUF[4]_inst_i_8/O
                         net (fo=11, routed)          0.784     8.663    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.124     8.787 r  io_led_OBUF[18]_inst_i_32/O
                         net (fo=1, routed)           0.000     8.787    io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.300 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.300    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.519 r  io_led_OBUF[18]_inst_i_2/O[0]
                         net (fo=2, routed)           0.593    10.112    io_led_OBUF[18]_inst_i_2_n_7
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.295    10.407 r  io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.878    11.285    io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124    11.409 r  io_led_OBUF[8]_inst_i_2/O
                         net (fo=11, routed)          1.183    12.592    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.716 r  M_state_q[4]_i_31/O
                         net (fo=3, routed)           0.877    13.593    M_state_q[4]_i_31_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.717 r  M_state_q[4]_i_27/O
                         net (fo=4, routed)           0.594    14.310    M_state_q[4]_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.434 f  M_state_q[0]_i_3/O
                         net (fo=1, routed)           0.574    15.008    M_state_q[0]_i_3_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.132 r  M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.132    M_state_q[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    14.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.031    15.166    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 2.616ns (26.439%)  route 7.279ns (73.561%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=4 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          0.972     6.623    M_state_q[2]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  io_led_OBUF[18]_inst_i_34/O
                         net (fo=6, routed)           0.964     7.711    io_led_OBUF[18]_inst_i_34_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.835 r  io_led_OBUF[16]_inst_i_9/O
                         net (fo=14, routed)          0.826     8.661    M_alu_a[2]
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.785 r  io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.785    io_led_OBUF[16]_inst_i_13_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.165 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.165    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.404 f  io_led_OBUF[18]_inst_i_10/O[2]
                         net (fo=2, routed)           0.953    10.356    io_led_OBUF[18]_inst_i_10_n_5
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.301    10.657 f  io_led_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.293    10.950    io_led_OBUF[16]_inst_i_4_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.074 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.360    11.435    io_led_OBUF[16]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.559 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    12.013    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.137 r  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          0.651    12.789    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.913 f  M_state_q[4]_i_28/O
                         net (fo=4, routed)           0.548    13.461    M_state_q[4]_i_28_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.124    13.585 r  M_state_q[4]_i_16/O
                         net (fo=4, routed)           0.475    14.060    M_state_q[4]_i_16_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.184 r  M_state_q[3]_i_3/O
                         net (fo=1, routed)           0.782    14.966    M_state_q[3]_i_3_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    15.090 r  M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    15.090    M_state_q[3]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    14.897    clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  M_state_q_reg[3]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y73         FDRE (Setup_fdre_C_D)        0.077    15.211    M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -15.090    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.828ns (14.895%)  route 4.731ns (85.105%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 f  M_state_q_reg[2]/Q
                         net (fo=82, routed)          2.338     7.989    M_state_q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  M_state_q[4]_i_15/O
                         net (fo=1, routed)           0.825     8.939    M_state_q[4]_i_15_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  M_state_q[4]_i_6/O
                         net (fo=1, routed)           0.980    10.043    M_state_q[4]_i_6_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.167 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.587    10.754    M_state_q[4]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    14.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.828ns (14.895%)  route 4.731ns (85.105%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 f  M_state_q_reg[2]/Q
                         net (fo=82, routed)          2.338     7.989    M_state_q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  M_state_q[4]_i_15/O
                         net (fo=1, routed)           0.825     8.939    M_state_q[4]_i_15_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  M_state_q[4]_i_6/O
                         net (fo=1, routed)           0.980    10.043    M_state_q[4]_i_6_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.167 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.587    10.754    M_state_q[4]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    14.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.930    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inp_a_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.580ns (10.446%)  route 4.972ns (89.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 f  M_state_q_reg[2]/Q
                         net (fo=82, routed)          2.704     8.355    M_state_q[2]
    SLICE_X57Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.479 r  M_inp_a_q[15]_i_1/O
                         net (fo=16, routed)          2.268    10.747    M_inp_a_q[15]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  M_inp_a_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  M_inp_a_q_reg[10]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.927    M_inp_a_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.828ns (14.887%)  route 4.734ns (85.113%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 f  M_state_q_reg[2]/Q
                         net (fo=82, routed)          2.338     7.989    M_state_q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  M_state_q[4]_i_15/O
                         net (fo=1, routed)           0.825     8.939    M_state_q[4]_i_15_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  M_state_q[4]_i_6/O
                         net (fo=1, routed)           0.980    10.043    M_state_q[4]_i_6_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.167 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.590    10.757    M_state_q[4]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496    14.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X59Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.955    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.828ns (14.887%)  route 4.734ns (85.113%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 f  M_state_q_reg[2]/Q
                         net (fo=82, routed)          2.338     7.989    M_state_q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  M_state_q[4]_i_15/O
                         net (fo=1, routed)           0.825     8.939    M_state_q[4]_i_15_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  M_state_q[4]_i_6/O
                         net (fo=1, routed)           0.980    10.043    M_state_q[4]_i_6_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.167 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.590    10.757    M_state_q[4]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496    14.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.295    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X59Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.955    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.531    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.162     1.833    reset_cond/M_stage_d[1]
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.045    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDSE (Hold_fdse_C_D)         0.061     1.592    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    seg/ctr/CLK
    SLICE_X61Y67         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.839    seg/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.042     1.881 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    seg/ctr/M_ctr_d[0]
    SLICE_X61Y67         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     2.043    seg/ctr/CLK
    SLICE_X61Y67         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_counter_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.817    M_counter_q_reg[18]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  M_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    M_counter_q_reg[16]_i_1_n_5
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[18]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.134     1.662    M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  M_counter_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.820    M_counter_q_reg[10]
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.930 r  M_counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    M_counter_q_reg[8]_i_1_n_5
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     2.043    clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[10]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.134     1.664    M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  M_counter_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.819    M_counter_q_reg[14]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  M_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.929    M_counter_q_reg[12]_i_1_n_5
    SLICE_X60Y68         FDRE                                         r  M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     2.042    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_counter_q_reg[14]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.134     1.663    M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  M_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  M_counter_q_reg[22]/Q
                         net (fo=2, routed)           0.127     1.817    M_counter_q_reg[22]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    M_counter_q_reg[20]_i_1_n_5
    SLICE_X60Y70         FDRE                                         r  M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  M_counter_q_reg[22]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.134     1.661    M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.531    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  M_counter_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.821    M_counter_q_reg[6]
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.931 r  M_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    M_counter_q_reg[4]_i_1_n_5
    SLICE_X60Y66         FDRE                                         r  M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.044    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_counter_q_reg[6]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.134     1.665    M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 M_counter_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  M_counter_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  M_counter_q_reg[26]/Q
                         net (fo=2, routed)           0.129     1.819    M_counter_q_reg[26]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.929    M_counter_q_reg[24]_i_1_n_5
    SLICE_X60Y71         FDRE                                         r  M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  M_counter_q_reg[26]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.134     1.660    M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_counter_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.817    M_counter_q_reg[18]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.963 r  M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    M_counter_q_reg[16]_i_1_n_4
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  M_counter_q_reg[19]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.134     1.662    M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  M_counter_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.820    M_counter_q_reg[10]
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.966 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    M_counter_q_reg[8]_i_1_n_4
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     2.043    clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.134     1.664    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y65   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   M_counter_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   M_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   M_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   M_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_counter_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.638ns  (logic 7.025ns (39.830%)  route 10.613ns (60.170%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.840 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.776     8.616    io_led_OBUF[18]
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.307     8.923 r  io_led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.614     9.537    io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.661 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    10.116    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.240 r  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          1.477    11.717    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.252    14.093    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.638 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.638    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.368ns  (logic 6.797ns (41.527%)  route 9.571ns (58.473%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.723 r  io_led_OBUF[18]_inst_i_2/O[3]
                         net (fo=2, routed)           0.605     8.328    io_led_OBUF[18]_inst_i_2_n_4
    SLICE_X59Y76         LUT3 (Prop_lut3_I1_O)        0.307     8.635 r  io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.529     9.164    io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.288 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=10, routed)          1.538    10.826    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.124    10.950 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.859    12.810    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    16.368 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.368    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.343ns  (logic 6.678ns (40.862%)  route 9.665ns (59.138%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.627 r  io_led_OBUF[18]_inst_i_2/O[0]
                         net (fo=2, routed)           0.593     8.220    io_led_OBUF[18]_inst_i_2_n_7
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.295     8.515 r  io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.878     9.392    io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.516 r  io_led_OBUF[8]_inst_i_2/O
                         net (fo=11, routed)          1.491    11.007    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X65Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.131 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.664    12.796    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    16.343 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.343    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.314ns  (logic 6.856ns (42.027%)  route 9.458ns (57.973%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.840 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.610     8.449    io_led_OBUF[18]
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.307     8.756 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.154     8.910    io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.034 r  io_led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.205    10.239    io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.363 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.450    12.813    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    16.314 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.314    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.291ns  (logic 5.877ns (36.079%)  route 10.413ns (63.921%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.348     4.811    io_led_OBUF[23]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.935 f  io_led_OBUF[18]_inst_i_42/O
                         net (fo=5, routed)           0.345     5.281    io_led_OBUF[18]_inst_i_42_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     5.405 r  io_led_OBUF[15]_inst_i_23/O
                         net (fo=72, routed)          0.881     6.286    alu/alu_add/p_0_out[3]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.410 f  io_led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.608     7.018    io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X64Y71         LUT3 (Prop_lut3_I2_O)        0.124     7.142 f  io_led_OBUF[1]_inst_i_7/O
                         net (fo=3, routed)           0.887     8.029    io_led_OBUF[1]_inst_i_7_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.153 f  io_led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.500     8.653    io_led_OBUF[1]_inst_i_4_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  io_led_OBUF[1]_inst_i_2/O
                         net (fo=10, routed)          1.587    10.364    io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.124    10.488 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257    12.745    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    16.291 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.291    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.162ns  (logic 6.106ns (37.779%)  route 10.056ns (62.221%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.348     4.811    io_led_OBUF[23]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.935 f  io_led_OBUF[18]_inst_i_42/O
                         net (fo=5, routed)           0.345     5.281    io_led_OBUF[18]_inst_i_42_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     5.405 r  io_led_OBUF[15]_inst_i_23/O
                         net (fo=72, routed)          1.103     6.508    alu/alu_add/p_0_out[3]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.149     6.657 f  io_led_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.690     7.347    io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I0_O)        0.332     7.679 f  io_led_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.585     8.264    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.388 f  io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.901     9.290    io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.414 f  io_led_OBUF[6]_inst_i_2/O
                         net (fo=13, routed)          1.415    10.829    io_led_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.953 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668    12.621    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    16.162 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.162    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.107ns  (logic 6.777ns (42.073%)  route 9.330ns (57.927%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=1 LUT4=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.764 r  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.449     8.213    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X59Y80         LUT4 (Prop_lut4_I1_O)        0.301     8.514 r  io_led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.610     9.124    io_led_OBUF[14]_inst_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  io_led_OBUF[14]_inst_i_2/O
                         net (fo=11, routed)          0.917    10.165    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.124    10.289 r  io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.315    12.604    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.107 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.107    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 6.795ns (42.192%)  route 9.310ns (57.808%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.731 r  io_led_OBUF[18]_inst_i_2/O[1]
                         net (fo=2, routed)           0.520     8.251    io_led_OBUF[18]_inst_i_2_n_6
    SLICE_X61Y77         LUT3 (Prop_lut3_I1_O)        0.306     8.557 r  io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.805     9.362    io_led_OBUF[9]_inst_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.486 r  io_led_OBUF[9]_inst_i_2/O
                         net (fo=10, routed)          1.269    10.754    io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.878 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.677    12.555    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    16.105 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.105    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.099ns  (logic 5.882ns (36.540%)  route 10.216ns (63.460%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.348     4.811    io_led_OBUF[23]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.935 f  io_led_OBUF[18]_inst_i_42/O
                         net (fo=5, routed)           0.345     5.281    io_led_OBUF[18]_inst_i_42_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     5.405 r  io_led_OBUF[15]_inst_i_23/O
                         net (fo=72, routed)          0.881     6.286    alu/alu_add/p_0_out[3]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.410 f  io_led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.916     7.326    io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.124     7.450 f  io_led_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.466     7.916    io_led_OBUF[3]_inst_i_8_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.040 f  io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.607     8.647    io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.771 r  io_led_OBUF[2]_inst_i_2/O
                         net (fo=14, routed)          1.547    10.318    io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I0_O)        0.124    10.442 r  io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.106    12.548    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.099 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.099    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.056ns  (logic 6.575ns (40.953%)  route 9.480ns (59.047%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.518 r  io_led_OBUF[18]_inst_i_10/O[3]
                         net (fo=2, routed)           0.733     8.250    io_led_OBUF[18]_inst_i_10_n_4
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.307     8.557 r  io_led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.800     9.357    io_led_OBUF[7]_inst_i_6_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.481 r  io_led_OBUF[7]_inst_i_2/O
                         net (fo=13, routed)          1.100    10.581    io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.705 r  io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.809    12.514    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    16.056 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.056    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          0.381     0.613    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.845    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.553ns (64.476%)  route 0.856ns (35.524%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=3, routed)           0.524     0.784    io_dip_IBUF[8]
    SLICE_X65Y70         LUT4 (Prop_lut4_I2_O)        0.045     0.829 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.161    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.409 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.409    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.552ns (63.816%)  route 0.880ns (36.184%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=3, routed)           0.555     0.817    io_dip_IBUF[12]
    SLICE_X65Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.862 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.187    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.431 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.431    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.573ns (64.305%)  route 0.873ns (35.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.537     0.823    io_dip_IBUF[6]
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.868 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.205    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.447 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.447    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.573ns (63.950%)  route 0.886ns (36.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=3, routed)           0.474     0.742    io_dip_IBUF[11]
    SLICE_X65Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.787 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.200    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     2.459 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.459    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.579ns (63.713%)  route 0.900ns (36.287%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=3, routed)           0.524     0.816    io_dip_IBUF[7]
    SLICE_X63Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.861 r  io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.376     1.237    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.479 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.479    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.567ns (62.556%)  route 0.938ns (37.444%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_dip_IBUF[10]_inst/O
                         net (fo=3, routed)           0.527     0.798    io_dip_IBUF[10]
    SLICE_X61Y80         LUT4 (Prop_lut4_I2_O)        0.045     0.843 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.255    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     2.505 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.505    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.562ns (61.571%)  route 0.975ns (38.429%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=3, routed)           0.648     0.911    io_dip_IBUF[13]
    SLICE_X59Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.956 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.283    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.536 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.536    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.530ns (59.202%)  route 1.055ns (40.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           0.485     0.723    io_dip_IBUF[1]
    SLICE_X65Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.768 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.339    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     2.585 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.585    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.287ns  (logic 4.659ns (30.475%)  route 10.629ns (69.525%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.260    11.315    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.152    11.467 r  seg/ctr/g0_b3/O
                         net (fo=1, routed)           5.213    16.680    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    20.482 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.482    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.224ns  (logic 4.618ns (30.335%)  route 10.606ns (69.665%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.268    11.323    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.146    11.469 r  seg/ctr/g0_b1/O
                         net (fo=1, routed)           5.181    16.651    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    20.419 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.419    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.002ns  (logic 4.396ns (29.301%)  route 10.606ns (70.699%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.268    11.323    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.447 r  seg/ctr/g0_b0/O
                         net (fo=1, routed)           5.182    16.629    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    20.197 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.197    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.821ns  (logic 4.407ns (29.733%)  route 10.414ns (70.267%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.056    11.111    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.235 r  seg/ctr/g0_b4/O
                         net (fo=1, routed)           5.202    16.437    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    20.016 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.016    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 4.396ns (29.690%)  route 10.410ns (70.310%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.260    11.315    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.439 r  seg/ctr/g0_b2/O
                         net (fo=1, routed)           4.994    16.433    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    20.001 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.001    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.793ns  (logic 4.635ns (31.332%)  route 10.158ns (68.668%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.056    11.111    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.153    11.264 r  seg/ctr/g0_b5/O
                         net (fo=1, routed)           4.946    16.210    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    19.988 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.988    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.341ns  (logic 5.790ns (40.372%)  route 8.551ns (59.628%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          0.972     6.623    M_state_q[2]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  io_led_OBUF[18]_inst_i_34/O
                         net (fo=6, routed)           0.964     7.711    io_led_OBUF[18]_inst_i_34_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.835 r  io_led_OBUF[16]_inst_i_9/O
                         net (fo=14, routed)          0.826     8.661    M_alu_a[2]
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.785 r  io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.785    io_led_OBUF[16]_inst_i_13_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.165 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.165    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.404 f  io_led_OBUF[18]_inst_i_10/O[2]
                         net (fo=2, routed)           0.953    10.356    io_led_OBUF[18]_inst_i_10_n_5
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.301    10.657 f  io_led_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.293    10.950    io_led_OBUF[16]_inst_i_4_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.074 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.360    11.435    io_led_OBUF[16]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.559 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    12.013    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.137 r  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          1.477    13.614    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.124    13.738 r  io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.252    15.990    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.536 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.536    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.249ns  (logic 4.397ns (30.855%)  route 9.852ns (69.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          3.346     8.997    seg/ctr/Q[2]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.121 f  seg/ctr/g0_b0_i_18/O
                         net (fo=1, routed)           0.810     9.931    seg/ctr/g0_b0_i_18_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.073    11.128    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.252 r  seg/ctr/g0_b6/O
                         net (fo=1, routed)           4.623    15.875    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    19.444 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.444    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.480ns  (logic 4.929ns (36.561%)  route 8.552ns (63.439%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[2]/Q
                         net (fo=82, routed)          1.037     6.688    M_state_q[2]
    SLICE_X61Y73         LUT5 (Prop_lut5_I0_O)        0.124     6.812 r  io_led_OBUF[15]_inst_i_28/O
                         net (fo=1, routed)           0.575     7.387    io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.124     7.511 f  io_led_OBUF[15]_inst_i_18/O
                         net (fo=50, routed)          1.471     8.982    io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X65Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.106 r  io_led_OBUF[15]_inst_i_22/O
                         net (fo=2, routed)           0.845     9.952    io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.150    10.102 r  io_led_OBUF[15]_inst_i_10/O
                         net (fo=1, routed)           0.968    11.070    io_led_OBUF[15]_inst_i_10_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.326    11.396 r  io_led_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           1.205    12.600    io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.724 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.450    15.175    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    18.675 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.675    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.399ns  (logic 4.870ns (36.343%)  route 8.530ns (63.657%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.611     5.195    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.959     6.610    M_state_q[4]
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.734 r  io_led_OBUF[17]_inst_i_5/O
                         net (fo=13, routed)          1.171     7.905    io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.029 r  io_led_OBUF[0]_inst_i_8/O
                         net (fo=10, routed)          0.955     8.984    M_alu_a[0]
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.124     9.108 r  io_led_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.600     9.708    io_led_OBUF[1]_inst_i_10_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.832 r  io_led_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.406    10.238    io_led_OBUF[1]_inst_i_8_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  io_led_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.594    10.957    io_led_OBUF[1]_inst_i_5_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.081 r  io_led_OBUF[1]_inst_i_2/O
                         net (fo=10, routed)          1.587    12.667    io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.124    12.791 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257    15.049    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    18.594 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.594    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.546ns (60.269%)  route 1.019ns (39.731%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.302     2.400    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y70         LUT4 (Prop_lut4_I1_O)        0.112     2.512 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.843    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.091 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.091    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.548ns (60.250%)  route 1.021ns (39.751%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.307     2.405    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.112     2.517 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.845    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.095 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.095    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.540ns (59.675%)  route 1.041ns (40.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.318     2.416    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.112     2.528 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.864    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.106 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.106    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.458ns (54.465%)  route 1.219ns (45.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  M_inp_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  M_inp_a_q_reg[15]/Q
                         net (fo=1, routed)           0.191     1.860    M_inp_a_q[15]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.905 r  io_led_OBUF[17]_inst_i_2/O
                         net (fo=27, routed)          0.547     2.452    io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.497 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.977    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.204 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.204    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_b_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.566ns (57.517%)  route 1.157ns (42.483%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  M_inp_b_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  M_inp_b_q_reg[12]/Q
                         net (fo=1, routed)           0.158     1.826    M_inp_b_q[12]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.871 f  io_led_OBUF[18]_inst_i_21/O
                         net (fo=4, routed)           0.208     2.079    alu/alu_add/p_0_out[12]
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.124 r  io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.190     2.314    io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.359 f  io_led_OBUF[12]_inst_i_2/O
                         net (fo=6, routed)           0.276     2.635    io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.045     2.680 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.324     3.004    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.249 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.249    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_b_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.668ns (61.128%)  route 1.061ns (38.872%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  M_inp_b_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  M_inp_b_q_reg[12]/Q
                         net (fo=1, routed)           0.158     1.826    M_inp_b_q[12]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.871 r  io_led_OBUF[18]_inst_i_21/O
                         net (fo=4, routed)           0.207     2.078    alu/alu_add/p_0_out[12]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.046     2.124 r  io_led_OBUF[18]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.124    io_led_OBUF[18]_inst_i_5_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.148     2.272 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.696     2.968    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.288     4.256 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.256    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.557ns (55.009%)  route 1.274ns (44.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.475     2.573    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y79         LUT4 (Prop_lut4_I1_O)        0.112     2.685 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.412     3.097    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.357 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.357    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_b_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.677ns (57.134%)  route 1.258ns (42.866%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  M_inp_b_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  M_inp_b_q_reg[12]/Q
                         net (fo=1, routed)           0.158     1.826    M_inp_b_q[12]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.871 r  io_led_OBUF[18]_inst_i_21/O
                         net (fo=4, routed)           0.207     2.078    alu/alu_add/p_0_out[12]
    SLICE_X60Y78         LUT3 (Prop_lut3_I0_O)        0.045     2.123 r  io_led_OBUF[18]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.123    io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.193 f  io_led_OBUF[18]_inst_i_1/O[0]
                         net (fo=2, routed)           0.221     2.414    io_led_OBUF[18]_inst_i_1_n_7
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.105     2.519 f  io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.082     2.601    io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.646 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.590     3.236    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.461 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.461    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.552ns (52.536%)  route 1.402ns (47.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.689     2.787    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X59Y79         LUT4 (Prop_lut4_I1_O)        0.112     2.899 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.327     3.226    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.480 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.480    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.547ns (52.162%)  route 1.419ns (47.838%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  M_state_q_reg[4]/Q
                         net (fo=71, routed)          0.386     2.053    M_state_q[4]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.530     2.628    io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.112     2.740 r  io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.503     3.242    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     4.491 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.491    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.529ns  (logic 3.744ns (27.672%)  route 9.785ns (72.328%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.744 f  io_led_OBUF[18]_inst_i_1/O[0]
                         net (fo=2, routed)           0.510     8.253    io_led_OBUF[18]_inst_i_1_n_7
    SLICE_X60Y79         LUT6 (Prop_lut6_I1_O)        0.295     8.548 f  io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.577     9.125    io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.249 r  io_led_OBUF[12]_inst_i_2/O
                         net (fo=6, routed)           0.551     9.800    io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  M_state_q[4]_i_58/O
                         net (fo=6, routed)           1.166    11.090    M_state_q[4]_i_58_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I1_O)        0.124    11.214 r  M_state_q[4]_i_52/O
                         net (fo=1, routed)           0.611    11.826    M_state_q[4]_i_52_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  M_state_q[4]_i_24/O
                         net (fo=3, routed)           0.676    12.626    M_state_q[4]_i_24_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.750 r  M_state_q[4]_i_8/O
                         net (fo=1, routed)           0.655    13.405    M_state_q[4]_i_8_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.529 r  M_state_q[4]_i_2/O
                         net (fo=1, routed)           0.000    13.529    M_state_q[4]_i_2_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496     4.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.368ns  (logic 3.852ns (28.813%)  route 9.516ns (71.187%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.840 f  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.776     8.616    io_led_OBUF[18]
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.307     8.923 f  io_led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.614     9.537    io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.661 f  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    10.116    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.240 f  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          0.651    10.891    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.015 r  M_state_q[4]_i_28/O
                         net (fo=4, routed)           0.548    11.563    M_state_q[4]_i_28_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.124    11.687 f  M_state_q[4]_i_16/O
                         net (fo=4, routed)           0.859    12.546    M_state_q[4]_i_16_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.670 f  M_state_q[1]_i_2/O
                         net (fo=1, routed)           0.574    13.244    M_state_q[1]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.368    M_state_q[1]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494     4.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 3.744ns (28.205%)  route 9.530ns (71.795%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.744 f  io_led_OBUF[18]_inst_i_1/O[0]
                         net (fo=2, routed)           0.510     8.253    io_led_OBUF[18]_inst_i_1_n_7
    SLICE_X60Y79         LUT6 (Prop_lut6_I1_O)        0.295     8.548 f  io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.577     9.125    io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.249 r  io_led_OBUF[12]_inst_i_2/O
                         net (fo=6, routed)           0.551     9.800    io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  M_state_q[4]_i_58/O
                         net (fo=6, routed)           1.166    11.090    M_state_q[4]_i_58_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I1_O)        0.124    11.214 r  M_state_q[4]_i_52/O
                         net (fo=1, routed)           0.611    11.826    M_state_q[4]_i_52_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  M_state_q[4]_i_24/O
                         net (fo=3, routed)           0.672    12.622    M_state_q[4]_i_24_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.746 r  M_state_q[2]_i_2/O
                         net (fo=1, routed)           0.403    13.149    M_state_q[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.273 r  M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.273    M_state_q[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496     4.900    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  M_state_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.239ns  (logic 3.503ns (26.457%)  route 9.737ns (73.543%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.627 r  io_led_OBUF[18]_inst_i_2/O[0]
                         net (fo=2, routed)           0.593     8.220    io_led_OBUF[18]_inst_i_2_n_7
    SLICE_X61Y78         LUT3 (Prop_lut3_I1_O)        0.295     8.515 r  io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.878     9.392    io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.516 r  io_led_OBUF[8]_inst_i_2/O
                         net (fo=11, routed)          1.183    10.699    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  M_state_q[4]_i_31/O
                         net (fo=3, routed)           0.877    11.700    M_state_q[4]_i_31_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.824 r  M_state_q[4]_i_27/O
                         net (fo=4, routed)           0.594    12.418    M_state_q[4]_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    12.542 f  M_state_q[0]_i_3/O
                         net (fo=1, routed)           0.574    13.115    M_state_q[0]_i_3_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.239 r  M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.239    M_state_q[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494     4.898    clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  M_state_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.192ns  (logic 3.852ns (29.197%)  route 9.340ns (70.803%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=39, routed)          3.813     5.277    io_led_OBUF[23]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.401 f  io_led_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.653     6.054    io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.178 r  io_led_OBUF[18]_inst_i_46/O
                         net (fo=3, routed)           0.573     6.751    alu/alu_add/p_0_out[5]
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.875 r  io_led_OBUF[18]_inst_i_31/O
                         net (fo=1, routed)           0.000     6.875    io_led_OBUF[18]_inst_i_31_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.408    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.840 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.776     8.616    io_led_OBUF[18]
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.307     8.923 r  io_led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.614     9.537    io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.661 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.455    10.116    io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.240 r  io_led_OBUF[0]_inst_i_2/O
                         net (fo=10, routed)          0.651    10.891    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.124    11.015 f  M_state_q[4]_i_28/O
                         net (fo=4, routed)           0.548    11.563    M_state_q[4]_i_28_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.124    11.687 r  M_state_q[4]_i_16/O
                         net (fo=4, routed)           0.475    12.162    M_state_q[4]_i_16_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.124    12.286 r  M_state_q[3]_i_3/O
                         net (fo=1, routed)           0.782    13.068    M_state_q[3]_i_3_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    13.192 r  M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.192    M_state_q[3]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493     4.897    clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  M_state_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.213ns  (logic 1.634ns (22.650%)  route 5.580ns (77.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.089     6.599    reset_cond/rst_n_IBUF
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.213ns  (logic 1.634ns (22.650%)  route 5.580ns (77.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.089     6.599    reset_cond/rst_n_IBUF
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.213ns  (logic 1.634ns (22.650%)  route 5.580ns (77.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.089     6.599    reset_cond/rst_n_IBUF
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.213ns  (logic 1.634ns (22.650%)  route 5.580ns (77.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.089     6.599    reset_cond/rst_n_IBUF
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_inp_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.536ns (23.815%)  route 4.914ns (76.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=3, routed)           4.914     6.450    io_dip_IBUF[14]
    SLICE_X58Y80         FDRE                                         r  M_inp_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.497     4.901    clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  M_inp_b_q_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            M_inp_b_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.253ns (39.486%)  route 0.388ns (60.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.388     0.641    io_dip_IBUF[2]
    SLICE_X59Y74         FDRE                                         r  M_inp_b_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_inp_b_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            M_inp_b_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.260ns (38.496%)  route 0.415ns (61.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=3, routed)           0.415     0.675    io_dip_IBUF[8]
    SLICE_X61Y78         FDRE                                         r  M_inp_b_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  M_inp_b_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            M_inp_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.253ns (37.349%)  route 0.425ns (62.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.425     0.678    io_dip_IBUF[2]
    SLICE_X62Y72         FDRE                                         r  M_inp_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  M_inp_a_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            M_inp_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.254ns (36.775%)  route 0.437ns (63.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.437     0.691    io_dip_IBUF[3]
    SLICE_X61Y70         FDRE                                         r  M_inp_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  M_inp_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            M_inp_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.230ns (33.267%)  route 0.461ns (66.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.461     0.691    io_dip_IBUF[5]
    SLICE_X61Y71         FDRE                                         r  M_inp_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  M_inp_a_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            M_inp_b_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.263ns (36.893%)  route 0.449ns (63.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=3, routed)           0.449     0.712    io_dip_IBUF[13]
    SLICE_X58Y78         FDRE                                         r  M_inp_b_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  M_inp_b_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            M_inp_b_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.286ns (39.629%)  route 0.436ns (60.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.436     0.723    io_dip_IBUF[6]
    SLICE_X58Y79         FDRE                                         r  M_inp_b_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  M_inp_b_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            M_inp_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.286ns (36.507%)  route 0.498ns (63.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.498     0.785    io_dip_IBUF[6]
    SLICE_X61Y72         FDRE                                         r  M_inp_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  M_inp_a_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            M_inp_b_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.268ns (33.584%)  route 0.531ns (66.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=3, routed)           0.531     0.799    io_dip_IBUF[11]
    SLICE_X61Y78         FDRE                                         r  M_inp_b_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  M_inp_b_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            M_inp_a_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.292ns (35.185%)  route 0.538ns (64.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=3, routed)           0.538     0.830    io_dip_IBUF[7]
    SLICE_X58Y72         FDRE                                         r  M_inp_a_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  M_inp_a_q_reg[7]/C





