# Sub-RTL-Projects

This repo contains some RTL designs or sub-tasks using Verilog whichare ranked from easiest to most difficult. Each design covers a topic/concept in using Verilog in RTL design. 

This repo is a practice of using Verilog in an RTL design or refresh of concepts you have in mind.

You will find all the specs attached with each design.

All these projects was simulated using QestaSim and synthesized using VIVADO.

The projects 
