fixed_rate	,	V_38
samsung_clk_register_div	,	F_31
src_mask_suspend_e4210	,	V_14
"sclk_vpll"	,	L_17
"Exynos4x12"	,	L_13
exynos4_clk_sleep_init	,	F_9
exynos4x12_plls	,	V_52
exynos4210_apll_rates	,	V_47
"sclk_mpll"	,	L_15
pr_warn	,	F_13
samsung_clk_register_fixed_rate	,	F_23
ext_clk_match	,	V_42
id	,	V_33
ARRAY_SIZE	,	F_6
exynos4_clk_register_finpll	,	F_18
samsung_clk_init	,	F_26
exynos4210_clk_save	,	V_13
clk	,	V_30
exynos4_clk_regs	,	V_7
exynos4_clk_pll_regs	,	V_9
panic	,	F_25
EXYNOS4210	,	V_11
__func__	,	V_23
pr_err	,	F_21
exynos4_clk_suspend	,	F_4
"mout_vpllsrc"	,	L_9
"arm_clk"	,	L_18
exynos4_clk_resume	,	F_8
samsung_clk_register_mux	,	F_28
kfree	,	F_12
epll	,	V_48
samsung_clk_restore	,	F_7
flags	,	V_36
exynos4_save_soc	,	V_12
exynos4210_div_clks	,	V_62
exynos4x12_mux_clks	,	V_65
exynos4_soc	,	V_10
device_node	,	V_26
exynos4x12_apll_rates	,	V_53
exynos4210_clk_init	,	F_35
exynos4_clk_syscore_ops	,	V_22
exynos4_fixed_rate_ext_clks	,	V_41
EPLL_CON0	,	V_17
xom	,	V_24
exynos4x12_gate_clks	,	V_67
CLK_NR_CLKS	,	V_40
samsung_clk_register_pll	,	F_30
exynos4_aliases	,	V_69
"%s: failed to lookup parent clock %s, assuming "	,	L_5
pr_info	,	F_34
exynos4_gate_clks	,	V_59
samsung_fixed_rate_clock	,	V_28
"fin_pll"	,	L_7
err_common	,	V_20
"samsung,exynos4210-chipid"	,	L_2
exynos4210_mux_early	,	V_43
exynos4_fixed_rate_clks	,	V_56
CLK_IS_ROOT	,	V_37
exynos4_clk_init	,	F_24
exynos4_save_common	,	V_6
err_warn	,	V_19
of_iomap	,	F_16
__init	,	T_3
samsung_clk_register_gate	,	F_32
err_soc	,	V_21
CLK_FIN_PLL	,	V_34
"Exynos4210"	,	L_12
parent_name	,	V_32
rate_table	,	V_46
exynos4_get_xom	,	F_14
soc	,	V_39
samsung_clk_save	,	F_5
__iomem	,	T_2
EXYNOS4X12	,	V_70
vpll	,	V_50
exynos4x12_epll_rates	,	V_54
pll_con	,	V_2
samsung_clk_register_alias	,	F_33
finpll_f	,	V_31
u32	,	T_1
reg	,	V_1
"fin_pll clock frequency is 24MHz\n"	,	L_6
exynos4x12_aliases	,	V_68
"sclk_epll"	,	L_16
samsung_clk_alloc_reg_dump	,	F_10
clk_get_rate	,	F_22
PLL_ENABLED	,	V_4
"xxti"	,	L_4
"%s: failed to map registers\n"	,	L_8
"xusbxti"	,	L_3
"\tsclk_epll = %ld, sclk_vpll = %ld, arm_clk = %ld\n"	,	L_11
name	,	V_35
exynos4_clk_wait_for_pll	,	F_1
exynos4412_clk_init	,	F_36
"%s clocks: sclk_apll = %ld, sclk_mpll = %ld\n"	,	L_10
_get_rate	,	F_29
exynos4x12_vpll_rates	,	V_55
iounmap	,	F_17
np	,	V_27
apll	,	V_45
exynos4210_fixed_rate_clks	,	V_60
exynos4210_plls	,	V_44
exynos4210_mux_clks	,	V_61
exynos4x12_div_clks	,	V_66
VPLL_CON0	,	V_18
exynos4x12_clk_save	,	V_15
exynos4_save_pll	,	V_8
fclk	,	V_29
src_mask_suspend	,	V_16
exynos4_mux_clks	,	V_57
exynos4_div_clks	,	V_58
of_find_compatible_node	,	F_15
exynos4210_aliases	,	V_64
reg_base	,	V_3
clk_get	,	F_19
samsung_clk_of_register_fixed_ext	,	F_27
readl	,	F_2
"%s: failed to allocate sleep save data, no sleep support!\n"	,	L_1
PLL_LOCKED	,	V_5
exynos4210_epll_rates	,	V_49
"sclk_apll"	,	L_14
register_syscore_ops	,	F_11
chipid_base	,	V_25
exynos4210_vpll_rates	,	V_51
cpu_relax	,	F_3
IS_ERR	,	F_20
exynos4210_gate_clks	,	V_63
