# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -O2 -x-assign 0 -Wall --trace --assert --coverage -Wno-fatal --relative-includes --top-module ibex_fetch_fifo -f input.vc verilog/ibex_fetch_fifo.v sim_main.cpp"
S      9178 844424930446330  1687200486   811619900  1685098700           0 "/mnt/d/Analog_Rails/Testbenches/FIFO_TEST_AR4/verilog/rtl/prim_assert.sv"
S       934 844424930446331  1687200486   811619900  1685098700           0 "/mnt/d/Analog_Rails/Testbenches/FIFO_TEST_AR4/verilog/rtl/prim_assert_dummy_macros.svh"
S      3431 844424930446332  1687200486   812615900  1685098700           0 "/mnt/d/Analog_Rails/Testbenches/FIFO_TEST_AR4/verilog/rtl/prim_assert_sec_cm.svh"
S      3556 844424930446360  1687200486   829033900  1685098700           0 "/mnt/d/Analog_Rails/Testbenches/FIFO_TEST_AR4/verilog/rtl/prim_flop_macros.sv"
S  21307920    73431  1687820947   437771693  1687820947   437771693 "/usr/local/bin/verilator_bin"
S      4926    73489  1687820948   877771572  1687820948   877771572 "/usr/local/share/verilator/include/verilated_std.sv"
S       129 1688849860577958  1688433376   790606400  1688420611           0 "input.vc"
T      5795 45317471250730122  1689202019   627967400  1689202019   627967400 "obj_dir/Vibex_fetch_fifo.cpp"
T      3420 45317471250730121  1689202019   622350200  1689202019   622350200 "obj_dir/Vibex_fetch_fifo.h"
T      1895 45317471250730132  1689202019   711697900  1689202019   711697900 "obj_dir/Vibex_fetch_fifo.mk"
T       834 45317471250730119  1689202019   610350800  1689202019   610350800 "obj_dir/Vibex_fetch_fifo__Syms.cpp"
T      1261 45317471250730120  1689202019   616384600  1689202019   616384600 "obj_dir/Vibex_fetch_fifo__Syms.h"
T      4722 45317471250730130  1689202019   698696300  1689202019   698696300 "obj_dir/Vibex_fetch_fifo__Trace__0.cpp"
T      8883 45317471250730129  1689202019   691723200  1689202019   691723200 "obj_dir/Vibex_fetch_fifo__Trace__0__Slow.cpp"
T      6575 45317471250730123  1689202019   635204000  1689202019   635204000 "obj_dir/Vibex_fetch_fifo___024root.h"
T    379561 45317471250730127  1689202019   677346300  1689202019   677346300 "obj_dir/Vibex_fetch_fifo___024root__DepSet_h3ac0f7e8__0.cpp"
T    332049 45317471250730125  1689202019   656319700  1689202019   656319700 "obj_dir/Vibex_fetch_fifo___024root__DepSet_h3ac0f7e8__0__Slow.cpp"
T      6542 45317471250730128  1689202019   684349200  1689202019   684349200 "obj_dir/Vibex_fetch_fifo___024root__DepSet_ha8f83f6d__0.cpp"
T     13105 45317471250730126  1689202019   663318700  1689202019   663318700 "obj_dir/Vibex_fetch_fifo___024root__DepSet_ha8f83f6d__0__Slow.cpp"
T      1692 45317471250730124  1689202019   641528600  1689202019   641528600 "obj_dir/Vibex_fetch_fifo___024root__Slow.cpp"
T      1106 45317471250730133  1689202019   719701200  1689202019   719701200 "obj_dir/Vibex_fetch_fifo__ver.d"
T         0        0  1689202019   724737400  1689202019   724737400 "obj_dir/Vibex_fetch_fifo__verFiles.dat"
T      1819 45317471250730131  1689202019   704697100  1689202019   704697100 "obj_dir/Vibex_fetch_fifo_classes.mk"
S     10369 844424930446469  1688436470   442663800  1688436470   442663800 "verilog/ibex_fetch_fifo.v"
