<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2016                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- -->
<!-- @file memory_mss_lib.xml -->
<!-- @brief Error xml for MSS library routines -->
<!-- -->
<!-- *HWP HWP Owner:  Andre Marin <aamarin@us.ibm.com> -->
<!-- *HWP FW Owner: Brian Silver <bsilver@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 1 -->
<!-- *HWP Consumed by: HB:FSP -->
<!-- -->



<hwpErrors>

  <registerFfdc>
    <id>REG_FFDC_PHY_MR_SHADOW_REGS</id>
    <scomRegister>MCA_DDRPHY_PC_MR0_PRI_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_PRI_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_PRI_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_PRI_RP3_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_SEC_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_SEC_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_SEC_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR0_SEC_RP3_P0</scomRegister>

    <scomRegister>MCA_DDRPHY_PC_MR1_PRI_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_PRI_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_PRI_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_PRI_RP3_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_SEC_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_SEC_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_SEC_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR1_SEC_RP3_P0</scomRegister>

    <scomRegister>MCA_DDRPHY_PC_MR2_PRI_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_PRI_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_PRI_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_PRI_RP3_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_SEC_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_SEC_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_SEC_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR2_SEC_RP3_P0</scomRegister>

    <scomRegister>MCA_DDRPHY_PC_MR3_PRI_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_PRI_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_PRI_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_PRI_RP3_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_SEC_RP0_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_SEC_RP1_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_SEC_RP2_P0</scomRegister>
    <scomRegister>MCA_DDRPHY_PC_MR3_SEC_RP3_P0</scomRegister>
  </registerFfdc>

  <registerFfdc>
    <id>REG_FFDC_MSS_CCS_FAILURE</id>
    <scomRegister>MCBIST_CCS_MODEQ</scomRegister>
    <scomRegister>MCBIST_CCS_STATQ</scomRegister>
    <scomRegister>MCBIST_CCS_CNTLQ</scomRegister>
    <scomRegister>MCBIST_MCBMCATQ</scomRegister>

    <!-- Instructions -->
    <scomRegister>MCBIST_CCS_INST_ARR0_00</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_01</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_02</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_03</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_04</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_05</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_06</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_07</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_08</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_09</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR0_10</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_11</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_12</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_13</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_14</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_15</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_16</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_17</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_18</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_19</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR0_20</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_21</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_22</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_23</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_24</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_25</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_26</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_27</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_28</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_29</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR0_30</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR0_31</scomRegister>

    <!-- Control array -->
    <scomRegister>MCBIST_CCS_INST_ARR1_00</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_01</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_02</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_03</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_04</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_05</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_06</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_07</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_08</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_09</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR1_10</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_11</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_12</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_13</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_14</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_15</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_16</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_17</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_18</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_19</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR1_20</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_21</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_22</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_23</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_24</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_25</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_26</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_27</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_28</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_29</scomRegister>

    <scomRegister>MCBIST_CCS_INST_ARR1_30</scomRegister>
    <scomRegister>MCBIST_CCS_INST_ARR1_31</scomRegister>

    <!-- to get the CCS state machine hung state -->
    <scomRegister>MCBIST_MBA_MCBERRPTQ</scomRegister>
  </registerFfdc>

  <hwpError>
    <rc>RC_MSS_CCS_READ_MISCOMPARE</rc>
    <description>CCS reports a read miscompare.</description>
    <ffdc>REG_CONTENTS</ffdc>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>TARGET_IN_ERROR</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_CCS_UE_SUE</rc>
    <description>CCS reports a UE or SUE</description>
    <ffdc>REG_CONTENTS</ffdc>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>TARGET_IN_ERROR</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_CCS_CAL_TIMEOUT</rc>
    <description>CCS reports a calibration operation timeout</description>
    <ffdc>REG_CONTENTS</ffdc>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>TARGET_IN_ERROR</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_CCS_HUNG</rc>
    <description>CCS failed to return from in_progress status and failed to describe an error further.</description>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>TARGET_IN_ERROR</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MCBIST_TIMEOUT</rc>
    <description>MCBIST program failed to return in the time allowed</description>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MCBIST_MULTIPLE_FAIL_BITS</rc>
    <description>MCBIST program appeared to have failed, but set conflicting bits in the status register</description>
    <ffdc>STATUS_REGISTER</ffdc>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MCBIST_UNKNOWN_FAILURE</rc>
    <description>MCBIST program reported a failure but no error status was found</description>
    <ffdc>STATUS_REGISTER</ffdc>
    <collectRegisterFfdc>
      <id>REG_FFDC_MSS_CCS_FAILURE</id>
      <target>TARGET_IN_ERROR</target>
      <targetType>TARGET_TYPE_MCBIST</targetType>
    </collectRegisterFfdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MCBIST_PROGRAM_TOO_BIG</rc>
    <description>MCBIST program larger than currently supported size</description>
    <ffdc>PROGRAM_LENGTH</ffdc>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_APB_INVALID_ADDRESS</rc>
    <description>PHY APB interface is reporting an invalid address was read or written</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_APB_WR_PAR_ERR</rc>
    <description>PHY APB interface is reporting a read/write parity error</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FATAL_FSM_PHYTOP</rc>
    <description>Indicates a non-recoverable FSM state checker error in PHYTOP logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FATAL_PARITY_PHYTOP</rc>
    <description>Indicates a non-recoverable parity error in PHYTOP logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FSM_PHYTOP</rc>
    <description>Indicates a recoverable FSM state checker error in PHYTOP logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_PARITY_PHYTOP</rc>
    <description>Indicates a recoverable register parity error in PHYTOP logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FATAL_ADR52_MASTER</rc>
    <description>Indicates a non-recoverable register parity error in ADR52 master side logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FATAL_ADR52_SLAVE</rc>
    <description>Indicates a non-recoverable register parity error in ADR52 slave side logic</description>
    <ffdc>PORT_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FSM_DP16</rc>
    <description>Indicates a recoverable FSM state checker error in a DP16</description>
    <ffdc>PORT_POSITION</ffdc>
    <ffdc>DP16_POSITION</ffdc>
    <callout>
      <target>TARGET_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_NO_XLATE_FOR_DIMM</rc>
    <description>Indicates there wasn't an address translation defined for the DIMM</description>
    <ffdc>MASTER_RANKS</ffdc>
    <ffdc>TOTAL_RANKS</ffdc>
    <ffdc>DRAM_DENSITY</ffdc>
    <ffdc>DRAM_WIDTH</ffdc>
    <ffdc>DRAM_GENERATION</ffdc>
    <ffdc>DIMM_TYPE</ffdc>
    <ffdc>ROWS</ffdc>
    <ffdc>SIZE</ffdc>
    <callout>
      <target>DIMM_IN_ERROR</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

</hwpErrors>
