// Seed: 1573406830
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3
);
  timeunit 1ps;
  assign module_2.type_20 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    inout wand id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    output wire id_7,
    output supply1 id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    output wand id_16,
    output supply0 id_17,
    input supply1 id_18,
    output wor id_19,
    input wire id_20,
    input tri1 id_21
    , id_29,
    input supply1 id_22,
    output wor id_23
    , id_30,
    input wor id_24,
    output uwire id_25,
    input tri0 id_26,
    input supply1 id_27
);
  wire id_31;
  xor primCall (
      id_19,
      id_5,
      id_26,
      id_31,
      id_18,
      id_24,
      id_6,
      id_21,
      id_29,
      id_1,
      id_13,
      id_12,
      id_20,
      id_22,
      id_30
  );
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11
  );
endmodule
