
city_dispatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cb4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e90  08009e84  08009e84  0000ae84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad14  0800ad14  0000c06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad14  0800ad14  0000bd14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad1c  0800ad1c  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad1c  0800ad1c  0000bd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad20  0800ad20  0000bd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800ad24  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019c88  2000006c  0800ad90  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20019cf4  0800ad90  0000ccf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021378  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004603  00000000  00000000  0002d414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001990  00000000  00000000  00031a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000142f  00000000  00000000  000333a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac69  00000000  00000000  000347d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000206e1  00000000  00000000  0005f440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffef9  00000000  00000000  0007fb21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fa1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007500  00000000  00000000  0017fa60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00186f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009e6c 	.word	0x08009e6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08009e6c 	.word	0x08009e6c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <vDispatcherCode>:
 * This function implements the dispatcher task, which waits for notifications
 * to process and route incoming dispatcher packets to the appropriate department queues.
 *
 * @param pvParameters Parameters passed to the task (expected to be `1`).
 */
void vDispatcherCode(void *pvParameters) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b09e      	sub	sp, #120	@ 0x78
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	configASSERT(((uint32_t) pvParameters) == 1);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d00d      	beq.n	80005ca <vDispatcherCode+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005b2:	b672      	cpsid	i
 80005b4:	f383 8811 	msr	BASEPRI, r3
 80005b8:	f3bf 8f6f 	isb	sy
 80005bc:	f3bf 8f4f 	dsb	sy
 80005c0:	b662      	cpsie	i
 80005c2:	677b      	str	r3, [r7, #116]	@ 0x74
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
 80005c8:	e7fd      	b.n	80005c6 <vDispatcherCode+0x26>
	uint32_t ulNotificationValue;
	for(;;) {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80005ca:	2201      	movs	r2, #1
 80005cc:	2180      	movs	r1, #128	@ 0x80
 80005ce:	480e      	ldr	r0, [pc, #56]	@ (8000608 <vDispatcherCode+0x68>)
 80005d0:	f002 f8c6 	bl	8002760 <HAL_GPIO_WritePin>
		//printf("Dispatcher Entered BLOCKED state! \r\n");
		//fflush(stdout);
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 80005d4:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	2100      	movs	r1, #0
 80005de:	2000      	movs	r0, #0
 80005e0:	f007 f856 	bl	8007690 <xTaskNotifyWait>
		//printf("Dispatcher in RUNNING state! \n \tPerforming a task! \r\n");
		//fflush(stdout);
		DispatcherPacket new_packet;
		if( xQueueReceive(qDispatcher, &new_packet, portMAX_DELAY) == pdPASS) {
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <vDispatcherCode+0x6c>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f107 0108 	add.w	r1, r7, #8
 80005ec:	f04f 32ff 	mov.w	r2, #4294967295
 80005f0:	4618      	mov	r0, r3
 80005f2:	f005 fc77 	bl	8005ee4 <xQueueReceive>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d1e6      	bne.n	80005ca <vDispatcherCode+0x2a>
			packetRouting(&new_packet);
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	4618      	mov	r0, r3
 8000602:	f000 f805 	bl	8000610 <packetRouting>
	for(;;) {
 8000606:	e7e0      	b.n	80005ca <vDispatcherCode+0x2a>
 8000608:	40020400 	.word	0x40020400
 800060c:	2000065c 	.word	0x2000065c

08000610 <packetRouting>:
 * This function sends the given dispatcher packet to the queue corresponding
 * to its department.
 *
 * @param new_packet Pointer to the DispatcherPacket to be routed.
 */
void packetRouting(DispatcherPacket* new_packet) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	switch(new_packet->department) {
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b03      	cmp	r3, #3
 800061e:	d82f      	bhi.n	8000680 <packetRouting+0x70>
 8000620:	a201      	add	r2, pc, #4	@ (adr r2, 8000628 <packetRouting+0x18>)
 8000622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000626:	bf00      	nop
 8000628:	08000639 	.word	0x08000639
 800062c:	0800064b 	.word	0x0800064b
 8000630:	0800065d 	.word	0x0800065d
 8000634:	0800066f 	.word	0x0800066f
		case AMBULANCE:
			xQueueSend(qAmbulance, new_packet, portMAX_DELAY);
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <packetRouting+0x78>)
 800063a:	6818      	ldr	r0, [r3, #0]
 800063c:	2300      	movs	r3, #0
 800063e:	f04f 32ff 	mov.w	r2, #4294967295
 8000642:	6879      	ldr	r1, [r7, #4]
 8000644:	f005 faa0 	bl	8005b88 <xQueueGenericSend>
			break;
 8000648:	e01a      	b.n	8000680 <packetRouting+0x70>
		case POLICE:
			xQueueSend(qPolice, new_packet, portMAX_DELAY);
 800064a:	4b10      	ldr	r3, [pc, #64]	@ (800068c <packetRouting+0x7c>)
 800064c:	6818      	ldr	r0, [r3, #0]
 800064e:	2300      	movs	r3, #0
 8000650:	f04f 32ff 	mov.w	r2, #4294967295
 8000654:	6879      	ldr	r1, [r7, #4]
 8000656:	f005 fa97 	bl	8005b88 <xQueueGenericSend>
			break;
 800065a:	e011      	b.n	8000680 <packetRouting+0x70>
		case FIRE:
			xQueueSend(qFire, new_packet, portMAX_DELAY);
 800065c:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <packetRouting+0x80>)
 800065e:	6818      	ldr	r0, [r3, #0]
 8000660:	2300      	movs	r3, #0
 8000662:	f04f 32ff 	mov.w	r2, #4294967295
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	f005 fa8e 	bl	8005b88 <xQueueGenericSend>
			break;
 800066c:	e008      	b.n	8000680 <packetRouting+0x70>
		case CORONA:
			xQueueSend(qCorona, new_packet, portMAX_DELAY);
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <packetRouting+0x84>)
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	2300      	movs	r3, #0
 8000674:	f04f 32ff 	mov.w	r2, #4294967295
 8000678:	6879      	ldr	r1, [r7, #4]
 800067a:	f005 fa85 	bl	8005b88 <xQueueGenericSend>
			break;
 800067e:	bf00      	nop
	}
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	2000064c 	.word	0x2000064c
 800068c:	20000650 	.word	0x20000650
 8000690:	20000654 	.word	0x20000654
 8000694:	20000658 	.word	0x20000658

08000698 <generateDispatcherMSG>:
 * This function generates a dispatcher message based on a random department and message.
 * It also sets the time required to handle the task in ticks.
 *
 * @param hDispPacket Pointer to the DispatcherPacket to be filled with generated data.
 */
void generateDispatcherMSG(DispatcherPacket* hDispPacket) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
	/*
	 * TODO: Consider creating a Mutex for when trying to modify hDispPacket.
	 * 		 It's also used in the TIM2 Interrupt Handler.
	 */
	DepartmentsEnum dep;
	uint8_t msgIdx = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	73bb      	strb	r3, [r7, #14]

	// Generate Department
	uint32_t random_number = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80006a8:	f107 0308 	add.w	r3, r7, #8
 80006ac:	4619      	mov	r1, r3
 80006ae:	4862      	ldr	r0, [pc, #392]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 80006b0:	f003 fb10 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d107      	bne.n	80006ca <generateDispatcherMSG+0x32>
	        dep = (random_number % 4);
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	f003 0303 	and.w	r3, r3, #3
 80006c2:	73fb      	strb	r3, [r7, #15]
	        hDispPacket->department = dep;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	7bfa      	ldrb	r2, [r7, #15]
 80006c8:	701a      	strb	r2, [r3, #0]
	}

	// Pick a message
	switch(dep) {
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	f200 8093 	bhi.w	80007f8 <generateDispatcherMSG+0x160>
 80006d2:	a201      	add	r2, pc, #4	@ (adr r2, 80006d8 <generateDispatcherMSG+0x40>)
 80006d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d8:	080006e9 	.word	0x080006e9
 80006dc:	08000727 	.word	0x08000727
 80006e0:	08000771 	.word	0x08000771
 80006e4:	080007bb 	.word	0x080007bb
		case AMBULANCE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80006e8:	f107 0308 	add.w	r3, r7, #8
 80006ec:	4619      	mov	r1, r3
 80006ee:	4852      	ldr	r0, [pc, #328]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 80006f0:	f003 faf0 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d104      	bne.n	8000704 <generateDispatcherMSG+0x6c>
				msgIdx = (uint8_t)(random_number % AMB_STRINGS_LEN);
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	f003 0307 	and.w	r3, r3, #7
 8000702:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vAMBstrings[msgIdx], MAX_MSG_LENGTH - 1);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	1c58      	adds	r0, r3, #1
 8000708:	7bbb      	ldrb	r3, [r7, #14]
 800070a:	2264      	movs	r2, #100	@ 0x64
 800070c:	fb02 f303 	mul.w	r3, r2, r3
 8000710:	4a4a      	ldr	r2, [pc, #296]	@ (800083c <generateDispatcherMSG+0x1a4>)
 8000712:	4413      	add	r3, r2
 8000714:	2263      	movs	r2, #99	@ 0x63
 8000716:	4619      	mov	r1, r3
 8000718:	f008 fcb8 	bl	800908c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2200      	movs	r2, #0
 8000720:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 8000724:	e069      	b.n	80007fa <generateDispatcherMSG+0x162>


		case POLICE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	4619      	mov	r1, r3
 800072c:	4842      	ldr	r0, [pc, #264]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 800072e:	f003 fad1 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d10a      	bne.n	800074e <generateDispatcherMSG+0xb6>
				msgIdx = (uint8_t)(random_number % POLICE_STRINGS_LEN);
 8000738:	68b9      	ldr	r1, [r7, #8]
 800073a:	4b41      	ldr	r3, [pc, #260]	@ (8000840 <generateDispatcherMSG+0x1a8>)
 800073c:	fba3 2301 	umull	r2, r3, r3, r1
 8000740:	089a      	lsrs	r2, r3, #2
 8000742:	4613      	mov	r3, r2
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	4413      	add	r3, r2
 8000748:	1aca      	subs	r2, r1, r3
 800074a:	4613      	mov	r3, r2
 800074c:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vPOLstrings[msgIdx], MAX_MSG_LENGTH - 1);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	1c58      	adds	r0, r3, #1
 8000752:	7bbb      	ldrb	r3, [r7, #14]
 8000754:	2264      	movs	r2, #100	@ 0x64
 8000756:	fb02 f303 	mul.w	r3, r2, r3
 800075a:	4a3a      	ldr	r2, [pc, #232]	@ (8000844 <generateDispatcherMSG+0x1ac>)
 800075c:	4413      	add	r3, r2
 800075e:	2263      	movs	r2, #99	@ 0x63
 8000760:	4619      	mov	r1, r3
 8000762:	f008 fc93 	bl	800908c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 800076e:	e044      	b.n	80007fa <generateDispatcherMSG+0x162>


		case FIRE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8000770:	f107 0308 	add.w	r3, r7, #8
 8000774:	4619      	mov	r1, r3
 8000776:	4830      	ldr	r0, [pc, #192]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 8000778:	f003 faac 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d10a      	bne.n	8000798 <generateDispatcherMSG+0x100>
				msgIdx = (uint8_t)(random_number % FIRE_STRINGS_LEN);
 8000782:	68b9      	ldr	r1, [r7, #8]
 8000784:	4b30      	ldr	r3, [pc, #192]	@ (8000848 <generateDispatcherMSG+0x1b0>)
 8000786:	fba3 2301 	umull	r2, r3, r3, r1
 800078a:	085a      	lsrs	r2, r3, #1
 800078c:	4613      	mov	r3, r2
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	4413      	add	r3, r2
 8000792:	1aca      	subs	r2, r1, r3
 8000794:	4613      	mov	r3, r2
 8000796:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vFIREstrings[msgIdx], MAX_MSG_LENGTH - 1);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	1c58      	adds	r0, r3, #1
 800079c:	7bbb      	ldrb	r3, [r7, #14]
 800079e:	2264      	movs	r2, #100	@ 0x64
 80007a0:	fb02 f303 	mul.w	r3, r2, r3
 80007a4:	4a29      	ldr	r2, [pc, #164]	@ (800084c <generateDispatcherMSG+0x1b4>)
 80007a6:	4413      	add	r3, r2
 80007a8:	2263      	movs	r2, #99	@ 0x63
 80007aa:	4619      	mov	r1, r3
 80007ac:	f008 fc6e 	bl	800908c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 80007b8:	e01f      	b.n	80007fa <generateDispatcherMSG+0x162>


		case CORONA:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80007ba:	f107 0308 	add.w	r3, r7, #8
 80007be:	4619      	mov	r1, r3
 80007c0:	481d      	ldr	r0, [pc, #116]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 80007c2:	f003 fa87 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d104      	bne.n	80007d6 <generateDispatcherMSG+0x13e>
				msgIdx = (uint8_t)(random_number % CORONA_STRINGS_LEN);
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	f003 0307 	and.w	r3, r3, #7
 80007d4:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vCORstrings[msgIdx], MAX_MSG_LENGTH - 1);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	1c58      	adds	r0, r3, #1
 80007da:	7bbb      	ldrb	r3, [r7, #14]
 80007dc:	2264      	movs	r2, #100	@ 0x64
 80007de:	fb02 f303 	mul.w	r3, r2, r3
 80007e2:	4a1b      	ldr	r2, [pc, #108]	@ (8000850 <generateDispatcherMSG+0x1b8>)
 80007e4:	4413      	add	r3, r2
 80007e6:	2263      	movs	r2, #99	@ 0x63
 80007e8:	4619      	mov	r1, r3
 80007ea:	f008 fc4f 	bl	800908c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 80007f6:	e000      	b.n	80007fa <generateDispatcherMSG+0x162>


		default:
			break;
 80007f8:	bf00      	nop
	}

	// Pick handling time
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	4619      	mov	r1, r3
 8000800:	480d      	ldr	r0, [pc, #52]	@ (8000838 <generateDispatcherMSG+0x1a0>)
 8000802:	f003 fa67 	bl	8003cd4 <HAL_RNG_GenerateRandomNumber>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d111      	bne.n	8000830 <generateDispatcherMSG+0x198>
		hDispPacket->timeToHandleInTicks = (uint16_t)(random_number % LONGEST_TASK_DURATION_IN_TICKS) +
 800080c:	68ba      	ldr	r2, [r7, #8]
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <generateDispatcherMSG+0x1bc>)
 8000810:	fba3 1302 	umull	r1, r3, r3, r2
 8000814:	0b9b      	lsrs	r3, r3, #14
 8000816:	f644 6120 	movw	r1, #20000	@ 0x4e20
 800081a:	fb01 f303 	mul.w	r3, r1, r3
 800081e:	1ad3      	subs	r3, r2, r3
 8000820:	b29a      	uxth	r2, r3
 8000822:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000826:	4413      	add	r3, r2
 8000828:	b29a      	uxth	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
													SHORTEST_TASK_DURATION_IN_TICKS;
	}
}
 8000830:	bf00      	nop
 8000832:	3710      	adds	r7, #16
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000088 	.word	0x20000088
 800083c:	0800a110 	.word	0x0800a110
 8000840:	cccccccd 	.word	0xcccccccd
 8000844:	0800a430 	.word	0x0800a430
 8000848:	38e38e39 	.word	0x38e38e39
 800084c:	0800a624 	.word	0x0800a624
 8000850:	0800a9a8 	.word	0x0800a9a8
 8000854:	d1b71759 	.word	0xd1b71759

08000858 <tasksManagerTask>:
 * This function continuously checks for available tasks in the queues for
 * Ambulance, Police, Fire Department, and Corona services. If there are
 * available tasks and the current running tasks are below the maximum allowed,
 * it assigns tasks to the appropriate handlers.
 */
void tasksManagerTask(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
	uint32_t ulNotificationValue;
	int8_t newTaskIndex;
	for(;;) {
		if(current_running_tasks >= MAX_TOTAL_CONCURRENT_TASKS) {
 800085e:	4b80      	ldr	r3, [pc, #512]	@ (8000a60 <tasksManagerTask+0x208>)
 8000860:	f993 3000 	ldrsb.w	r3, [r3]
 8000864:	2b09      	cmp	r3, #9
 8000866:	dd06      	ble.n	8000876 <tasksManagerTask+0x1e>
			xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, TASK_MANAGER_TICKS_TO_WAIT);
 8000868:	463a      	mov	r2, r7
 800086a:	2328      	movs	r3, #40	@ 0x28
 800086c:	2100      	movs	r1, #0
 800086e:	2000      	movs	r0, #0
 8000870:	f006 ff0e 	bl	8007690 <xTaskNotifyWait>
 8000874:	e7f3      	b.n	800085e <tasksManagerTask+0x6>
		} else {
			// Check if there are Ambulance tasks to perform
			if(uxQueueMessagesWaiting( qAmbulance ) > 0) {
 8000876:	4b7b      	ldr	r3, [pc, #492]	@ (8000a64 <tasksManagerTask+0x20c>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4618      	mov	r0, r3
 800087c:	f005 fd32 	bl	80062e4 <uxQueueMessagesWaiting>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d032      	beq.n	80008ec <tasksManagerTask+0x94>
				newTaskIndex = getAvailableAmbulanceTask();
 8000886:	f000 fa73 	bl	8000d70 <getAvailableAmbulanceTask>
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000896:	d029      	beq.n	80008ec <tasksManagerTask+0x94>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8000898:	4b73      	ldr	r3, [pc, #460]	@ (8000a68 <tasksManagerTask+0x210>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f04f 31ff 	mov.w	r1, #4294967295
 80008a0:	4618      	mov	r0, r3
 80008a2:	f005 fc07 	bl	80060b4 <xQueueSemaphoreTake>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d112      	bne.n	80008d2 <tasksManagerTask+0x7a>
						printf("Ambulance handler number %d is now active\r\n", newTaskIndex);
 80008ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b0:	4619      	mov	r1, r3
 80008b2:	486e      	ldr	r0, [pc, #440]	@ (8000a6c <tasksManagerTask+0x214>)
 80008b4:	f008 fa66 	bl	8008d84 <iprintf>
						fflush(stdout);
 80008b8:	4b6d      	ldr	r3, [pc, #436]	@ (8000a70 <tasksManagerTask+0x218>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	689b      	ldr	r3, [r3, #8]
 80008be:	4618      	mov	r0, r3
 80008c0:	f008 f98a 	bl	8008bd8 <fflush>
						xSemaphoreGive(printfMutex);
 80008c4:	4b68      	ldr	r3, [pc, #416]	@ (8000a68 <tasksManagerTask+0x210>)
 80008c6:	6818      	ldr	r0, [r3, #0]
 80008c8:	2300      	movs	r3, #0
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	f005 f95b 	bl	8005b88 <xQueueGenericSend>
					}
					addCurrentRunningTask();
 80008d2:	f000 fa01 	bl	8000cd8 <addCurrentRunningTask>
					xTaskNotify(vAmbulanceTasks[newTaskIndex], 0, eNoAction);
 80008d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008da:	4a66      	ldr	r2, [pc, #408]	@ (8000a74 <tasksManagerTask+0x21c>)
 80008dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80008e0:	2300      	movs	r3, #0
 80008e2:	2200      	movs	r2, #0
 80008e4:	2100      	movs	r1, #0
 80008e6:	f006 ff33 	bl	8007750 <xTaskGenericNotify>
					continue;
 80008ea:	e0b8      	b.n	8000a5e <tasksManagerTask+0x206>
				}
			}
			// Check if there are Police tasks to perform
			if(uxQueueMessagesWaiting( qPolice ) > 0) {
 80008ec:	4b62      	ldr	r3, [pc, #392]	@ (8000a78 <tasksManagerTask+0x220>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f005 fcf7 	bl	80062e4 <uxQueueMessagesWaiting>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d032      	beq.n	8000962 <tasksManagerTask+0x10a>
				newTaskIndex = getAvailablePoliceeTask();
 80008fc:	f000 fa78 	bl	8000df0 <getAvailablePoliceeTask>
 8000900:	4603      	mov	r3, r0
 8000902:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 8000904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800090c:	d029      	beq.n	8000962 <tasksManagerTask+0x10a>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 800090e:	4b56      	ldr	r3, [pc, #344]	@ (8000a68 <tasksManagerTask+0x210>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f04f 31ff 	mov.w	r1, #4294967295
 8000916:	4618      	mov	r0, r3
 8000918:	f005 fbcc 	bl	80060b4 <xQueueSemaphoreTake>
 800091c:	4603      	mov	r3, r0
 800091e:	2b01      	cmp	r3, #1
 8000920:	d112      	bne.n	8000948 <tasksManagerTask+0xf0>
						printf("Police handler number %d is now active\r\n", newTaskIndex);
 8000922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000926:	4619      	mov	r1, r3
 8000928:	4854      	ldr	r0, [pc, #336]	@ (8000a7c <tasksManagerTask+0x224>)
 800092a:	f008 fa2b 	bl	8008d84 <iprintf>
						fflush(stdout);
 800092e:	4b50      	ldr	r3, [pc, #320]	@ (8000a70 <tasksManagerTask+0x218>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	4618      	mov	r0, r3
 8000936:	f008 f94f 	bl	8008bd8 <fflush>
						xSemaphoreGive(printfMutex);
 800093a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a68 <tasksManagerTask+0x210>)
 800093c:	6818      	ldr	r0, [r3, #0]
 800093e:	2300      	movs	r3, #0
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	f005 f920 	bl	8005b88 <xQueueGenericSend>
					}
					addCurrentRunningTask();
 8000948:	f000 f9c6 	bl	8000cd8 <addCurrentRunningTask>
					xTaskNotify(vPoliceTasks[newTaskIndex], 0, eNoAction);
 800094c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000950:	4a4b      	ldr	r2, [pc, #300]	@ (8000a80 <tasksManagerTask+0x228>)
 8000952:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000956:	2300      	movs	r3, #0
 8000958:	2200      	movs	r2, #0
 800095a:	2100      	movs	r1, #0
 800095c:	f006 fef8 	bl	8007750 <xTaskGenericNotify>
					continue;
 8000960:	e07d      	b.n	8000a5e <tasksManagerTask+0x206>
				}
			}

			// Check if there are Fire Dep tasks to perform
			if(uxQueueMessagesWaiting( qFire ) > 0) {
 8000962:	4b48      	ldr	r3, [pc, #288]	@ (8000a84 <tasksManagerTask+0x22c>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4618      	mov	r0, r3
 8000968:	f005 fcbc 	bl	80062e4 <uxQueueMessagesWaiting>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d032      	beq.n	80009d8 <tasksManagerTask+0x180>
				newTaskIndex = getAvailableFireTask();
 8000972:	f000 fa7d 	bl	8000e70 <getAvailableFireTask>
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 800097a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000982:	d029      	beq.n	80009d8 <tasksManagerTask+0x180>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8000984:	4b38      	ldr	r3, [pc, #224]	@ (8000a68 <tasksManagerTask+0x210>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f04f 31ff 	mov.w	r1, #4294967295
 800098c:	4618      	mov	r0, r3
 800098e:	f005 fb91 	bl	80060b4 <xQueueSemaphoreTake>
 8000992:	4603      	mov	r3, r0
 8000994:	2b01      	cmp	r3, #1
 8000996:	d112      	bne.n	80009be <tasksManagerTask+0x166>
						printf("Fire dep handler number %d is now active\r\n", newTaskIndex);
 8000998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099c:	4619      	mov	r1, r3
 800099e:	483a      	ldr	r0, [pc, #232]	@ (8000a88 <tasksManagerTask+0x230>)
 80009a0:	f008 f9f0 	bl	8008d84 <iprintf>
						fflush(stdout);
 80009a4:	4b32      	ldr	r3, [pc, #200]	@ (8000a70 <tasksManagerTask+0x218>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f008 f914 	bl	8008bd8 <fflush>
						xSemaphoreGive(printfMutex);
 80009b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000a68 <tasksManagerTask+0x210>)
 80009b2:	6818      	ldr	r0, [r3, #0]
 80009b4:	2300      	movs	r3, #0
 80009b6:	2200      	movs	r2, #0
 80009b8:	2100      	movs	r1, #0
 80009ba:	f005 f8e5 	bl	8005b88 <xQueueGenericSend>
					}
					addCurrentRunningTask();
 80009be:	f000 f98b 	bl	8000cd8 <addCurrentRunningTask>
					xTaskNotify(vFireTasks[newTaskIndex], 0, eNoAction);
 80009c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c6:	4a31      	ldr	r2, [pc, #196]	@ (8000a8c <tasksManagerTask+0x234>)
 80009c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009cc:	2300      	movs	r3, #0
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	f006 febd 	bl	8007750 <xTaskGenericNotify>
					continue;
 80009d6:	e042      	b.n	8000a5e <tasksManagerTask+0x206>
				}
			}

			// Check if there are Corona tasks to perform
			if(uxQueueMessagesWaiting( qCorona ) > 0) {
 80009d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a90 <tasksManagerTask+0x238>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4618      	mov	r0, r3
 80009de:	f005 fc81 	bl	80062e4 <uxQueueMessagesWaiting>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d032      	beq.n	8000a4e <tasksManagerTask+0x1f6>
				newTaskIndex = getAvailableCoronaTask();
 80009e8:	f000 fa82 	bl	8000ef0 <getAvailableCoronaTask>
 80009ec:	4603      	mov	r3, r0
 80009ee:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f8:	d029      	beq.n	8000a4e <tasksManagerTask+0x1f6>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 80009fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <tasksManagerTask+0x210>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f04f 31ff 	mov.w	r1, #4294967295
 8000a02:	4618      	mov	r0, r3
 8000a04:	f005 fb56 	bl	80060b4 <xQueueSemaphoreTake>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d112      	bne.n	8000a34 <tasksManagerTask+0x1dc>
						printf("Corona handler number %d is now active\r\n", newTaskIndex);
 8000a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a12:	4619      	mov	r1, r3
 8000a14:	481f      	ldr	r0, [pc, #124]	@ (8000a94 <tasksManagerTask+0x23c>)
 8000a16:	f008 f9b5 	bl	8008d84 <iprintf>
						fflush(stdout);
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <tasksManagerTask+0x218>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	689b      	ldr	r3, [r3, #8]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f008 f8d9 	bl	8008bd8 <fflush>
						xSemaphoreGive(printfMutex);
 8000a26:	4b10      	ldr	r3, [pc, #64]	@ (8000a68 <tasksManagerTask+0x210>)
 8000a28:	6818      	ldr	r0, [r3, #0]
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f005 f8aa 	bl	8005b88 <xQueueGenericSend>
					}
					addCurrentRunningTask();
 8000a34:	f000 f950 	bl	8000cd8 <addCurrentRunningTask>
					xTaskNotify(vCoronaTasks[newTaskIndex], 0, eNoAction);
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	4a16      	ldr	r2, [pc, #88]	@ (8000a98 <tasksManagerTask+0x240>)
 8000a3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a42:	2300      	movs	r3, #0
 8000a44:	2200      	movs	r2, #0
 8000a46:	2100      	movs	r1, #0
 8000a48:	f006 fe82 	bl	8007750 <xTaskGenericNotify>
					continue;
 8000a4c:	e007      	b.n	8000a5e <tasksManagerTask+0x206>
				}
			}
			portYIELD();
 8000a4e:	4b13      	ldr	r3, [pc, #76]	@ (8000a9c <tasksManagerTask+0x244>)
 8000a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	f3bf 8f4f 	dsb	sy
 8000a5a:	f3bf 8f6f 	isb	sy
		if(current_running_tasks >= MAX_TOTAL_CONCURRENT_TASKS) {
 8000a5e:	e6fe      	b.n	800085e <tasksManagerTask+0x6>
 8000a60:	200006d0 	.word	0x200006d0
 8000a64:	2000064c 	.word	0x2000064c
 8000a68:	200006c0 	.word	0x200006c0
 8000a6c:	08009e84 	.word	0x08009e84
 8000a70:	2000001c 	.word	0x2000001c
 8000a74:	20000660 	.word	0x20000660
 8000a78:	20000650 	.word	0x20000650
 8000a7c:	08009eb0 	.word	0x08009eb0
 8000a80:	20000670 	.word	0x20000670
 8000a84:	20000654 	.word	0x20000654
 8000a88:	08009edc 	.word	0x08009edc
 8000a8c:	2000067c 	.word	0x2000067c
 8000a90:	20000658 	.word	0x20000658
 8000a94:	08009f08 	.word	0x08009f08
 8000a98:	20000684 	.word	0x20000684
 8000a9c:	e000ed04 	.word	0xe000ed04

08000aa0 <vHandleCall>:
 * notifications indicating a new task to process, executes the task, and updates
 * the shared data with the results.
 *
 * @param pvParameters Pointer to the task initialization parameters.
 */
void vHandleCall(void* pvParameters) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b0bc      	sub	sp, #240	@ 0xf0
 8000aa4:	af02      	add	r7, sp, #8
 8000aa6:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifictionValue;
	TickType_t startTick, endTick, totalTicks;
	taskInit_t* pTaskInit = (taskInit_t*)pvParameters;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	DispatcherPacket new_packet = {0};
 8000aae:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ab2:	2268      	movs	r2, #104	@ 0x68
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f008 fae0 	bl	800907c <memset>

	char printMSG[100];
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
			,GET_ENUM_DEPARTMENT_STR(pTaskInit->department)
 8000abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000ac0:	781b      	ldrb	r3, [r3, #0]
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d016      	beq.n	8000af4 <vHandleCall+0x54>
			,GET_ENUM_DEPARTMENT_STR(pTaskInit->department)
 8000ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d00f      	beq.n	8000af0 <vHandleCall+0x50>
 8000ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d008      	beq.n	8000aec <vHandleCall+0x4c>
 8000ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d101      	bne.n	8000ae8 <vHandleCall+0x48>
 8000ae4:	4b6e      	ldr	r3, [pc, #440]	@ (8000ca0 <vHandleCall+0x200>)
 8000ae6:	e006      	b.n	8000af6 <vHandleCall+0x56>
 8000ae8:	4b6e      	ldr	r3, [pc, #440]	@ (8000ca4 <vHandleCall+0x204>)
 8000aea:	e004      	b.n	8000af6 <vHandleCall+0x56>
 8000aec:	4b6e      	ldr	r3, [pc, #440]	@ (8000ca8 <vHandleCall+0x208>)
 8000aee:	e002      	b.n	8000af6 <vHandleCall+0x56>
 8000af0:	4b6e      	ldr	r3, [pc, #440]	@ (8000cac <vHandleCall+0x20c>)
 8000af2:	e000      	b.n	8000af6 <vHandleCall+0x56>
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8000af4:	4b6e      	ldr	r3, [pc, #440]	@ (8000cb0 <vHandleCall+0x210>)
			, pTaskInit->taskIdentifier);
 8000af6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000afa:	7852      	ldrb	r2, [r2, #1]
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8000afc:	f107 0008 	add.w	r0, r7, #8
 8000b00:	9200      	str	r2, [sp, #0]
 8000b02:	4a6c      	ldr	r2, [pc, #432]	@ (8000cb4 <vHandleCall+0x214>)
 8000b04:	2164      	movs	r1, #100	@ 0x64
 8000b06:	f008 f9ad 	bl	8008e64 <sniprintf>
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8000b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8000cb8 <vHandleCall+0x218>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000b12:	4618      	mov	r0, r3
 8000b14:	f005 face 	bl	80060b4 <xQueueSemaphoreTake>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d111      	bne.n	8000b42 <vHandleCall+0xa2>
		printf(printMSG);
 8000b1e:	f107 0308 	add.w	r3, r7, #8
 8000b22:	4618      	mov	r0, r3
 8000b24:	f008 f92e 	bl	8008d84 <iprintf>
		fflush(stdout);
 8000b28:	4b64      	ldr	r3, [pc, #400]	@ (8000cbc <vHandleCall+0x21c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f008 f852 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 8000b34:	4b60      	ldr	r3, [pc, #384]	@ (8000cb8 <vHandleCall+0x218>)
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	2300      	movs	r3, #0
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f005 f823 	bl	8005b88 <xQueueGenericSend>
	}
	for(;;) {
		/* TODO: log a message that this task is created and it's waiting for a job */

		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 8000b42:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f006 fd9f 	bl	8007690 <xTaskNotifyWait>
		// Get starting time tick count
		startTick = xTaskGetTickCount();
 8000b52:	f006 f8af 	bl	8006cb4 <xTaskGetTickCount>
 8000b56:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0

		// Get packet from the queue handler
		//DispatcherPacket new_packet;

		if(!(xQueueReceive(*(pTaskInit->pQhandler), &new_packet, portMAX_DELAY) == pdTRUE)) {
 8000b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000b66:	f04f 32ff 	mov.w	r2, #4294967295
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f005 f9ba 	bl	8005ee4 <xQueueReceive>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	f040 8091 	bne.w	8000c9a <vHandleCall+0x1fa>
			continue;
		}

		// Wait for the job to get done.
		// TODO: Should vTaskDelayUntil be used?
		vTaskDelay(new_packet.timeToHandleInTicks);
 8000b78:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f005 ff3f 	bl	8006a00 <vTaskDelay>
		if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8000b82:	4b4d      	ldr	r3, [pc, #308]	@ (8000cb8 <vHandleCall+0x218>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f04f 31ff 	mov.w	r1, #4294967295
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f005 fa92 	bl	80060b4 <xQueueSemaphoreTake>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d113      	bne.n	8000bbe <vHandleCall+0x11e>
			printf("Handled task: %s \r\n", new_packet.message);
 8000b96:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4848      	ldr	r0, [pc, #288]	@ (8000cc0 <vHandleCall+0x220>)
 8000ba0:	f008 f8f0 	bl	8008d84 <iprintf>
			fflush(stdout);
 8000ba4:	4b45      	ldr	r3, [pc, #276]	@ (8000cbc <vHandleCall+0x21c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f008 f814 	bl	8008bd8 <fflush>
			xSemaphoreGive(printfMutex);
 8000bb0:	4b41      	ldr	r3, [pc, #260]	@ (8000cb8 <vHandleCall+0x218>)
 8000bb2:	6818      	ldr	r0, [r3, #0]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f004 ffe5 	bl	8005b88 <xQueueGenericSend>
		}

		// Update shared app data
		if(xTasksDataMutex != NULL) {
 8000bbe:	4b41      	ldr	r3, [pc, #260]	@ (8000cc4 <vHandleCall+0x224>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d040      	beq.n	8000c48 <vHandleCall+0x1a8>
			if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8000bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc4 <vHandleCall+0x224>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f04f 31ff 	mov.w	r1, #4294967295
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f005 fa70 	bl	80060b4 <xQueueSemaphoreTake>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d136      	bne.n	8000c48 <vHandleCall+0x1a8>
				total_tasks_ran++;
 8000bda:	4b3b      	ldr	r3, [pc, #236]	@ (8000cc8 <vHandleCall+0x228>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	3301      	adds	r3, #1
 8000be0:	4a39      	ldr	r2, [pc, #228]	@ (8000cc8 <vHandleCall+0x228>)
 8000be2:	6013      	str	r3, [r2, #0]
				endTick = xTaskGetTickCount();
 8000be4:	f006 f866 	bl	8006cb4 <xTaskGetTickCount>
 8000be8:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
				totalTicks = endTick - startTick;
 8000bec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
				total_tasks_time += (float)totalTicks / configTICK_RATE_HZ;
 8000bfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000bfe:	ee07 3a90 	vmov	s15, r3
 8000c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c06:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8000ccc <vHandleCall+0x22c>
 8000c0a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c0e:	4b30      	ldr	r3, [pc, #192]	@ (8000cd0 <vHandleCall+0x230>)
 8000c10:	edd3 7a00 	vldr	s15, [r3]
 8000c14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c18:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <vHandleCall+0x230>)
 8000c1a:	edc3 7a00 	vstr	s15, [r3]
				average_task_time = (float)total_tasks_ran/total_tasks_time;
 8000c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc8 <vHandleCall+0x228>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000c2a:	4b29      	ldr	r3, [pc, #164]	@ (8000cd0 <vHandleCall+0x230>)
 8000c2c:	ed93 7a00 	vldr	s14, [r3]
 8000c30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c34:	4b27      	ldr	r3, [pc, #156]	@ (8000cd4 <vHandleCall+0x234>)
 8000c36:	edc3 7a00 	vstr	s15, [r3]
				 * TODO: Calculating the average_task_time in this task is a waste
				 * 		 of resources. Data calculation should be done in its own
				 * 		 lower priority task and only run when printing of data
				 * 		 is required.
				 */
				xSemaphoreGive(xTasksDataMutex);
 8000c3a:	4b22      	ldr	r3, [pc, #136]	@ (8000cc4 <vHandleCall+0x224>)
 8000c3c:	6818      	ldr	r0, [r3, #0]
 8000c3e:	2300      	movs	r3, #0
 8000c40:	2200      	movs	r2, #0
 8000c42:	2100      	movs	r1, #0
 8000c44:	f004 ffa0 	bl	8005b88 <xQueueGenericSend>
				 * The mutex couldn't be obtained. Code should never get here.
				 */
			}
		}
		// Indicate the task is now available for the next incoming packet.
		if(*pTaskInit->pSemHandler != NULL) {
 8000c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	f43f af76 	beq.w	8000b42 <vHandleCall+0xa2>
			if(xSemaphoreTake(*(pTaskInit->pSemHandler), portMAX_DELAY) ==  pdTRUE) {
 8000c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c62:	4618      	mov	r0, r3
 8000c64:	f005 fa26 	bl	80060b4 <xQueueSemaphoreTake>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	f47f af69 	bne.w	8000b42 <vHandleCall+0xa2>
				removeCurrentRunningTask();
 8000c70:	f000 f858 	bl	8000d24 <removeCurrentRunningTask>
				pTaskInit->bTaskStatusArr[pTaskInit->taskIdentifier] = false;
 8000c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c78:	68db      	ldr	r3, [r3, #12]
 8000c7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000c7e:	7852      	ldrb	r2, [r2, #1]
 8000c80:	4413      	add	r3, r2
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(*(pTaskInit->pSemHandler));
 8000c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2200      	movs	r2, #0
 8000c92:	2100      	movs	r1, #0
 8000c94:	f004 ff78 	bl	8005b88 <xQueueGenericSend>
 8000c98:	e753      	b.n	8000b42 <vHandleCall+0xa2>
			continue;
 8000c9a:	bf00      	nop
		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 8000c9c:	e751      	b.n	8000b42 <vHandleCall+0xa2>
 8000c9e:	bf00      	nop
 8000ca0:	08009f34 	.word	0x08009f34
 8000ca4:	08009f3c 	.word	0x08009f3c
 8000ca8:	08009f48 	.word	0x08009f48
 8000cac:	08009f54 	.word	0x08009f54
 8000cb0:	08009f5c 	.word	0x08009f5c
 8000cb4:	08009f68 	.word	0x08009f68
 8000cb8:	200006c0 	.word	0x200006c0
 8000cbc:	2000001c 	.word	0x2000001c
 8000cc0:	08009f94 	.word	0x08009f94
 8000cc4:	200006d4 	.word	0x200006d4
 8000cc8:	200006c8 	.word	0x200006c8
 8000ccc:	447a0000 	.word	0x447a0000
 8000cd0:	200006c4 	.word	0x200006c4
 8000cd4:	200006cc 	.word	0x200006cc

08000cd8 <addCurrentRunningTask>:
 * @brief Increments the count of currently running tasks.
 *
 * This function safely increments the count of currently running tasks
 * using a semaphore to ensure thread safety.
 */
static void addCurrentRunningTask(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	if(xTasksDataMutex != NULL) {
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <addCurrentRunningTask+0x44>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d019      	beq.n	8000d18 <addCurrentRunningTask+0x40>
		if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d1c <addCurrentRunningTask+0x44>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 f9e1 	bl	80060b4 <xQueueSemaphoreTake>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d10f      	bne.n	8000d18 <addCurrentRunningTask+0x40>
			current_running_tasks++;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <addCurrentRunningTask+0x48>)
 8000cfa:	f993 3000 	ldrsb.w	r3, [r3]
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	3301      	adds	r3, #1
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	b25a      	sxtb	r2, r3
 8000d06:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <addCurrentRunningTask+0x48>)
 8000d08:	701a      	strb	r2, [r3, #0]
			xSemaphoreGive(xTasksDataMutex);
 8000d0a:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <addCurrentRunningTask+0x44>)
 8000d0c:	6818      	ldr	r0, [r3, #0]
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2200      	movs	r2, #0
 8000d12:	2100      	movs	r1, #0
 8000d14:	f004 ff38 	bl	8005b88 <xQueueGenericSend>
		}
	}
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	200006d4 	.word	0x200006d4
 8000d20:	200006d0 	.word	0x200006d0

08000d24 <removeCurrentRunningTask>:
 * @brief Decrements the count of currently running tasks.
 *
 * This function safely decrements the count of currently running tasks
 * using a semaphore to ensure thread safety.
 */
static void removeCurrentRunningTask(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	if(xTasksDataMutex != NULL) {
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <removeCurrentRunningTask+0x44>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d019      	beq.n	8000d64 <removeCurrentRunningTask+0x40>
		if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8000d30:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <removeCurrentRunningTask+0x44>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f005 f9bb 	bl	80060b4 <xQueueSemaphoreTake>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10f      	bne.n	8000d64 <removeCurrentRunningTask+0x40>
			current_running_tasks--;
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <removeCurrentRunningTask+0x48>)
 8000d46:	f993 3000 	ldrsb.w	r3, [r3]
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	b25a      	sxtb	r2, r3
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <removeCurrentRunningTask+0x48>)
 8000d54:	701a      	strb	r2, [r3, #0]
			xSemaphoreGive(xTasksDataMutex);
 8000d56:	4b04      	ldr	r3, [pc, #16]	@ (8000d68 <removeCurrentRunningTask+0x44>)
 8000d58:	6818      	ldr	r0, [r3, #0]
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	f004 ff12 	bl	8005b88 <xQueueGenericSend>
		}
	}
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200006d4 	.word	0x200006d4
 8000d6c:	200006d0 	.word	0x200006d0

08000d70 <getAvailableAmbulanceTask>:
 * This function iterates through the ambulance task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available ambulance tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableAmbulanceTask(void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(AmbTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 8000d76:	4b1c      	ldr	r3, [pc, #112]	@ (8000de8 <getAvailableAmbulanceTask+0x78>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f005 f998 	bl	80060b4 <xQueueSemaphoreTake>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d127      	bne.n	8000dda <getAvailableAmbulanceTask+0x6a>
		for(int i = 0; i < AMBULANCE_TASKS; i++) {
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
 8000d8e:	e01a      	b.n	8000dc6 <getAvailableAmbulanceTask+0x56>
			if(bAmbTasksStatus[i] == false) {
 8000d90:	4a16      	ldr	r2, [pc, #88]	@ (8000dec <getAvailableAmbulanceTask+0x7c>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	f083 0301 	eor.w	r3, r3, #1
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d00e      	beq.n	8000dc0 <getAvailableAmbulanceTask+0x50>
				bAmbTasksStatus[i] = true;
 8000da2:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <getAvailableAmbulanceTask+0x7c>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(AmbTasksStatusMutex);
 8000dac:	4b0e      	ldr	r3, [pc, #56]	@ (8000de8 <getAvailableAmbulanceTask+0x78>)
 8000dae:	6818      	ldr	r0, [r3, #0]
 8000db0:	2300      	movs	r3, #0
 8000db2:	2200      	movs	r2, #0
 8000db4:	2100      	movs	r1, #0
 8000db6:	f004 fee7 	bl	8005b88 <xQueueGenericSend>
				return (int8_t)i;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	b25b      	sxtb	r3, r3
 8000dbe:	e00e      	b.n	8000dde <getAvailableAmbulanceTask+0x6e>
		for(int i = 0; i < AMBULANCE_TASKS; i++) {
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	dde1      	ble.n	8000d90 <getAvailableAmbulanceTask+0x20>
			}
		}
		xSemaphoreGive(AmbTasksStatusMutex);
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <getAvailableAmbulanceTask+0x78>)
 8000dce:	6818      	ldr	r0, [r3, #0]
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	f004 fed7 	bl	8005b88 <xQueueGenericSend>
	}
	return -1;
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200006a4 	.word	0x200006a4
 8000dec:	200006a0 	.word	0x200006a0

08000df0 <getAvailablePoliceeTask>:
 * This function iterates through the police task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available police tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailablePoliceeTask(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(PolTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <getAvailablePoliceeTask+0x78>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f005 f958 	bl	80060b4 <xQueueSemaphoreTake>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d127      	bne.n	8000e5a <getAvailablePoliceeTask+0x6a>
		for(int i = 0; i < POLICE_TASKS; i++) {
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	e01a      	b.n	8000e46 <getAvailablePoliceeTask+0x56>
			if(bPolTasksStatus[i] == false) {
 8000e10:	4a16      	ldr	r2, [pc, #88]	@ (8000e6c <getAvailablePoliceeTask+0x7c>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	f083 0301 	eor.w	r3, r3, #1
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d00e      	beq.n	8000e40 <getAvailablePoliceeTask+0x50>
				bPolTasksStatus[i] = true;
 8000e22:	4a12      	ldr	r2, [pc, #72]	@ (8000e6c <getAvailablePoliceeTask+0x7c>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4413      	add	r3, r2
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(PolTasksStatusMutex);
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e68 <getAvailablePoliceeTask+0x78>)
 8000e2e:	6818      	ldr	r0, [r3, #0]
 8000e30:	2300      	movs	r3, #0
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	f004 fea7 	bl	8005b88 <xQueueGenericSend>
				return (int8_t)i;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	b25b      	sxtb	r3, r3
 8000e3e:	e00e      	b.n	8000e5e <getAvailablePoliceeTask+0x6e>
		for(int i = 0; i < POLICE_TASKS; i++) {
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3301      	adds	r3, #1
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	dde1      	ble.n	8000e10 <getAvailablePoliceeTask+0x20>
			}
		}
		xSemaphoreGive(PolTasksStatusMutex);
 8000e4c:	4b06      	ldr	r3, [pc, #24]	@ (8000e68 <getAvailablePoliceeTask+0x78>)
 8000e4e:	6818      	ldr	r0, [r3, #0]
 8000e50:	2300      	movs	r3, #0
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	f004 fe97 	bl	8005b88 <xQueueGenericSend>
	}
	return -1;
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	200006ac 	.word	0x200006ac
 8000e6c:	200006a8 	.word	0x200006a8

08000e70 <getAvailableFireTask>:
 * This function iterates through the fire department task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available fire department tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableFireTask(void) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(FireTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 8000e76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee8 <getAvailableFireTask+0x78>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f005 f918 	bl	80060b4 <xQueueSemaphoreTake>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d127      	bne.n	8000eda <getAvailableFireTask+0x6a>
		for(int i = 0; i < FIRE_TASKS; i++) {
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	607b      	str	r3, [r7, #4]
 8000e8e:	e01a      	b.n	8000ec6 <getAvailableFireTask+0x56>
			if(bFireTasksStatus[i] == false) {
 8000e90:	4a16      	ldr	r2, [pc, #88]	@ (8000eec <getAvailableFireTask+0x7c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	f083 0301 	eor.w	r3, r3, #1
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00e      	beq.n	8000ec0 <getAvailableFireTask+0x50>
				bFireTasksStatus[i] = true;
 8000ea2:	4a12      	ldr	r2, [pc, #72]	@ (8000eec <getAvailableFireTask+0x7c>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(FireTasksStatusMutex);
 8000eac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <getAvailableFireTask+0x78>)
 8000eae:	6818      	ldr	r0, [r3, #0]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	f004 fe67 	bl	8005b88 <xQueueGenericSend>
				return (int8_t)i;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	b25b      	sxtb	r3, r3
 8000ebe:	e00e      	b.n	8000ede <getAvailableFireTask+0x6e>
		for(int i = 0; i < FIRE_TASKS; i++) {
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	dde1      	ble.n	8000e90 <getAvailableFireTask+0x20>
			}
		}
		xSemaphoreGive(FireTasksStatusMutex);
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <getAvailableFireTask+0x78>)
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	f004 fe57 	bl	8005b88 <xQueueGenericSend>
	}
	return -1;
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200006b4 	.word	0x200006b4
 8000eec:	200006b0 	.word	0x200006b0

08000ef0 <getAvailableCoronaTask>:
 * This function iterates through the corona task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available corona tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableCoronaTask(void) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(CorTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 8000ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <getAvailableCoronaTask+0x78>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f04f 31ff 	mov.w	r1, #4294967295
 8000efe:	4618      	mov	r0, r3
 8000f00:	f005 f8d8 	bl	80060b4 <xQueueSemaphoreTake>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d127      	bne.n	8000f5a <getAvailableCoronaTask+0x6a>
		for(int i = 0; i < CORONA_TASKS; i++) {
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	e01a      	b.n	8000f46 <getAvailableCoronaTask+0x56>
			if(bCorTasksStatus[i] == false) {
 8000f10:	4a16      	ldr	r2, [pc, #88]	@ (8000f6c <getAvailableCoronaTask+0x7c>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	f083 0301 	eor.w	r3, r3, #1
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d00e      	beq.n	8000f40 <getAvailableCoronaTask+0x50>
				bCorTasksStatus[i] = true;
 8000f22:	4a12      	ldr	r2, [pc, #72]	@ (8000f6c <getAvailableCoronaTask+0x7c>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4413      	add	r3, r2
 8000f28:	2201      	movs	r2, #1
 8000f2a:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(CorTasksStatusMutex);
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <getAvailableCoronaTask+0x78>)
 8000f2e:	6818      	ldr	r0, [r3, #0]
 8000f30:	2300      	movs	r3, #0
 8000f32:	2200      	movs	r2, #0
 8000f34:	2100      	movs	r1, #0
 8000f36:	f004 fe27 	bl	8005b88 <xQueueGenericSend>
				return (int8_t)i;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	b25b      	sxtb	r3, r3
 8000f3e:	e00e      	b.n	8000f5e <getAvailableCoronaTask+0x6e>
		for(int i = 0; i < CORONA_TASKS; i++) {
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3301      	adds	r3, #1
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	dde1      	ble.n	8000f10 <getAvailableCoronaTask+0x20>
			}
		}
		xSemaphoreGive(CorTasksStatusMutex);
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <getAvailableCoronaTask+0x78>)
 8000f4e:	6818      	ldr	r0, [r3, #0]
 8000f50:	2300      	movs	r3, #0
 8000f52:	2200      	movs	r2, #0
 8000f54:	2100      	movs	r1, #0
 8000f56:	f004 fe17 	bl	8005b88 <xQueueGenericSend>
	}
	return -1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200006bc 	.word	0x200006bc
 8000f6c:	200006b8 	.word	0x200006b8

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f76:	f001 f914 	bl	80021a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7a:	f000 f835 	bl	8000fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7e:	f000 f95f 	bl	8001240 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f82:	f000 f8ff 	bl	8001184 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f86:	f000 f92d 	bl	80011e4 <MX_USB_OTG_FS_PCD_Init>
  MX_RNG_Init();
 8000f8a:	f000 f899 	bl	80010c0 <MX_RNG_Init>
  MX_TIM2_Init();
 8000f8e:	f000 f8ab 	bl	80010e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  initSemaphores();
 8000f92:	f000 fd25 	bl	80019e0 <initSemaphores>
  initQueues();
 8000f96:	f000 fcd3 	bl	8001940 <initQueues>
  /* Create the thread(s) */
  /* creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  BaseType_t status;
  status = xTaskCreate((TaskFunction_t)initTasks,
 8000f9a:	4b10      	ldr	r3, [pc, #64]	@ (8000fdc <main+0x6c>)
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	2338      	movs	r3, #56	@ 0x38
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	490e      	ldr	r1, [pc, #56]	@ (8000fe0 <main+0x70>)
 8000fa8:	480e      	ldr	r0, [pc, #56]	@ (8000fe4 <main+0x74>)
 8000faa:	f005 fbc9 	bl	8006740 <xTaskCreate>
 8000fae:	6078      	str	r0, [r7, #4]
		  "init_task",
		  configMINIMAL_STACK_SIZE,
		  (void*) 1,
		  configMAX_PRIORITIES,
		  &vInitTaskHandle);
  configASSERT(status ==  pdTRUE);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d00d      	beq.n	8000fd2 <main+0x62>
	__asm volatile
 8000fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fba:	b672      	cpsid	i
 8000fbc:	f383 8811 	msr	BASEPRI, r3
 8000fc0:	f3bf 8f6f 	isb	sy
 8000fc4:	f3bf 8f4f 	dsb	sy
 8000fc8:	b662      	cpsie	i
 8000fca:	603b      	str	r3, [r7, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	e7fd      	b.n	8000fce <main+0x5e>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  vTaskStartScheduler();
 8000fd2:	f005 fd4d 	bl	8006a70 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fd6:	bf00      	nop
 8000fd8:	e7fd      	b.n	8000fd6 <main+0x66>
 8000fda:	bf00      	nop
 8000fdc:	20000698 	.word	0x20000698
 8000fe0:	08009fa8 	.word	0x08009fa8
 8000fe4:	0800140d 	.word	0x0800140d

08000fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b094      	sub	sp, #80	@ 0x50
 8000fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fee:	f107 0320 	add.w	r3, r7, #32
 8000ff2:	2230      	movs	r2, #48	@ 0x30
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f008 f840 	bl	800907c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800100c:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <SystemClock_Config+0xd0>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001010:	4a29      	ldr	r2, [pc, #164]	@ (80010b8 <SystemClock_Config+0xd0>)
 8001012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001016:	6413      	str	r3, [r2, #64]	@ 0x40
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <SystemClock_Config+0xd0>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001024:	4b25      	ldr	r3, [pc, #148]	@ (80010bc <SystemClock_Config+0xd4>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a24      	ldr	r2, [pc, #144]	@ (80010bc <SystemClock_Config+0xd4>)
 800102a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b22      	ldr	r3, [pc, #136]	@ (80010bc <SystemClock_Config+0xd4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800103c:	2301      	movs	r3, #1
 800103e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001040:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001046:	2302      	movs	r3, #2
 8001048:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800104a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800104e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001050:	2304      	movs	r3, #4
 8001052:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001054:	23d8      	movs	r3, #216	@ 0xd8
 8001056:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001058:	2302      	movs	r3, #2
 800105a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800105c:	2309      	movs	r3, #9
 800105e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001060:	f107 0320 	add.w	r3, r7, #32
 8001064:	4618      	mov	r0, r3
 8001066:	f001 fd1f 	bl	8002aa8 <HAL_RCC_OscConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001070:	f000 fd62 	bl	8001b38 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001074:	f001 fcc8 	bl	8002a08 <HAL_PWREx_EnableOverDrive>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800107e:	f000 fd5b 	bl	8001b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001082:	230f      	movs	r3, #15
 8001084:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001086:	2302      	movs	r3, #2
 8001088:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800108e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001092:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001094:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001098:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	2107      	movs	r1, #7
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 ffa5 	bl	8002ff0 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80010ac:	f000 fd44 	bl	8001b38 <Error_Handler>
  }
}
 80010b0:	bf00      	nop
 80010b2:	3750      	adds	r7, #80	@ 0x50
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000

080010c0 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <MX_RNG_Init+0x20>)
 80010c6:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <MX_RNG_Init+0x24>)
 80010c8:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <MX_RNG_Init+0x20>)
 80010cc:	f002 fdd8 	bl	8003c80 <HAL_RNG_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80010d6:	f000 fd2f 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000088 	.word	0x20000088
 80010e4:	50060800 	.word	0x50060800

080010e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0310 	add.w	r3, r7, #16
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001106:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <MX_TIM2_Init+0x98>)
 8001108:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800110c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = TIM2_PRESCALER_SET;
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <MX_TIM2_Init+0x98>)
 8001110:	f240 221b 	movw	r2, #539	@ 0x21b
 8001114:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001116:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <MX_TIM2_Init+0x98>)
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_PERIOD_SET;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_TIM2_Init+0x98>)
 800111e:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001122:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001124:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <MX_TIM2_Init+0x98>)
 8001126:	2200      	movs	r2, #0
 8001128:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_TIM2_Init+0x98>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001130:	4813      	ldr	r0, [pc, #76]	@ (8001180 <MX_TIM2_Init+0x98>)
 8001132:	f002 fe8e 	bl	8003e52 <HAL_TIM_Base_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800113c:	f000 fcfc 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001144:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	4619      	mov	r1, r3
 800114c:	480c      	ldr	r0, [pc, #48]	@ (8001180 <MX_TIM2_Init+0x98>)
 800114e:	f003 f857 	bl	8004200 <HAL_TIM_ConfigClockSource>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001158:	f000 fcee 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	4619      	mov	r1, r3
 8001168:	4805      	ldr	r0, [pc, #20]	@ (8001180 <MX_TIM2_Init+0x98>)
 800116a:	f003 fa81 	bl	8004670 <HAL_TIMEx_MasterConfigSynchronization>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001174:	f000 fce0 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001178:	bf00      	nop
 800117a:	3720      	adds	r7, #32
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000098 	.word	0x20000098

08001184 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 800118a:	4a15      	ldr	r2, [pc, #84]	@ (80011e0 <MX_USART3_UART_Init+0x5c>)
 800118c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800118e:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 8001190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001194:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011aa:	220c      	movs	r2, #12
 80011ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b4:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	@ (80011dc <MX_USART3_UART_Init+0x58>)
 80011c8:	f003 fafe 	bl	80047c8 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011d2:	f000 fcb1 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200000e4 	.word	0x200000e4
 80011e0:	40004800 	.word	0x40004800

080011e4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ea:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f2:	2206      	movs	r2, #6
 80011f4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011f6:	4b11      	ldr	r3, [pc, #68]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011fe:	2200      	movs	r2, #0
 8001200:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001204:	2202      	movs	r2, #2
 8001206:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800120a:	2201      	movs	r2, #1
 800120c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800120e:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001210:	2200      	movs	r2, #0
 8001212:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001214:	4b09      	ldr	r3, [pc, #36]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001216:	2200      	movs	r2, #0
 8001218:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800121a:	4b08      	ldr	r3, [pc, #32]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800121c:	2201      	movs	r2, #1
 800121e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001222:	2200      	movs	r2, #0
 8001224:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001226:	4805      	ldr	r0, [pc, #20]	@ (800123c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001228:	f001 fab3 	bl	8002792 <HAL_PCD_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001232:	f000 fc81 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2000016c 	.word	0x2000016c

08001240 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08c      	sub	sp, #48	@ 0x30
 8001244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b68      	ldr	r3, [pc, #416]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a67      	ldr	r2, [pc, #412]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b65      	ldr	r3, [pc, #404]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	61bb      	str	r3, [r7, #24]
 800126c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800126e:	4b62      	ldr	r3, [pc, #392]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a61      	ldr	r2, [pc, #388]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001274:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b5f      	ldr	r3, [pc, #380]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	4b5c      	ldr	r3, [pc, #368]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a5b      	ldr	r2, [pc, #364]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b59      	ldr	r3, [pc, #356]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129e:	4b56      	ldr	r3, [pc, #344]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a55      	ldr	r2, [pc, #340]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b53      	ldr	r3, [pc, #332]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b6:	4b50      	ldr	r3, [pc, #320]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a4f      	ldr	r2, [pc, #316]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012bc:	f043 0308 	orr.w	r3, r3, #8
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b4d      	ldr	r3, [pc, #308]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ce:	4b4a      	ldr	r3, [pc, #296]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a49      	ldr	r2, [pc, #292]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b47      	ldr	r3, [pc, #284]	@ (80013f8 <MX_GPIO_Init+0x1b8>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80012ec:	4843      	ldr	r0, [pc, #268]	@ (80013fc <MX_GPIO_Init+0x1bc>)
 80012ee:	f001 fa37 	bl	8002760 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2140      	movs	r1, #64	@ 0x40
 80012f6:	4842      	ldr	r0, [pc, #264]	@ (8001400 <MX_GPIO_Init+0x1c0>)
 80012f8:	f001 fa32 	bl	8002760 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001302:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001306:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	4619      	mov	r1, r3
 8001312:	483c      	ldr	r0, [pc, #240]	@ (8001404 <MX_GPIO_Init+0x1c4>)
 8001314:	f001 f878 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001318:	2332      	movs	r3, #50	@ 0x32
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001328:	230b      	movs	r3, #11
 800132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	4834      	ldr	r0, [pc, #208]	@ (8001404 <MX_GPIO_Init+0x1c4>)
 8001334:	f001 f868 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001338:	2386      	movs	r3, #134	@ 0x86
 800133a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001348:	230b      	movs	r3, #11
 800134a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	482d      	ldr	r0, [pc, #180]	@ (8001408 <MX_GPIO_Init+0x1c8>)
 8001354:	f001 f858 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001358:	f244 0381 	movw	r3, #16513	@ 0x4081
 800135c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135e:	2301      	movs	r3, #1
 8001360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	2300      	movs	r3, #0
 8001368:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	4619      	mov	r1, r3
 8001370:	4822      	ldr	r0, [pc, #136]	@ (80013fc <MX_GPIO_Init+0x1bc>)
 8001372:	f001 f849 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137c:	2302      	movs	r3, #2
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001388:	230b      	movs	r3, #11
 800138a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800138c:	f107 031c 	add.w	r3, r7, #28
 8001390:	4619      	mov	r1, r3
 8001392:	481a      	ldr	r0, [pc, #104]	@ (80013fc <MX_GPIO_Init+0x1bc>)
 8001394:	f001 f838 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001398:	2340      	movs	r3, #64	@ 0x40
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	4814      	ldr	r0, [pc, #80]	@ (8001400 <MX_GPIO_Init+0x1c0>)
 80013b0:	f001 f82a 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013b4:	2380      	movs	r3, #128	@ 0x80
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013c0:	f107 031c 	add.w	r3, r7, #28
 80013c4:	4619      	mov	r1, r3
 80013c6:	480e      	ldr	r0, [pc, #56]	@ (8001400 <MX_GPIO_Init+0x1c0>)
 80013c8:	f001 f81e 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80013cc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80013d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d2:	2302      	movs	r3, #2
 80013d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013da:	2303      	movs	r3, #3
 80013dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013de:	230b      	movs	r3, #11
 80013e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	4619      	mov	r1, r3
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_GPIO_Init+0x1c0>)
 80013ea:	f001 f80d 	bl	8002408 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ee:	bf00      	nop
 80013f0:	3730      	adds	r7, #48	@ 0x30
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020400 	.word	0x40020400
 8001400:	40021800 	.word	0x40021800
 8001404:	40020800 	.word	0x40020800
 8001408:	40020000 	.word	0x40020000

0800140c <initTasks>:

/* USER CODE BEGIN 4 */
void initTasks(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b0a4      	sub	sp, #144	@ 0x90
 8001410:	af02      	add	r7, sp, #8
	/* TODO: consider creating a dedicated function to initialize the tasks,
	 *       the function will receive the address of the tasks array, and its size,
	 *       and will initialize it.
	 *       This will replace initializing each array separately.
	 */
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001412:	4b92      	ldr	r3, [pc, #584]	@ (800165c <initTasks+0x250>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f04f 31ff 	mov.w	r1, #4294967295
 800141a:	4618      	mov	r0, r3
 800141c:	f004 fe4a 	bl	80060b4 <xQueueSemaphoreTake>
 8001420:	4603      	mov	r3, r0
 8001422:	2b01      	cmp	r3, #1
 8001424:	d113      	bne.n	800144e <initTasks+0x42>
		portENTER_CRITICAL();
 8001426:	f007 f811 	bl	800844c <vPortEnterCritical>
		printf("Starting initTasks task! \r\n");
 800142a:	488d      	ldr	r0, [pc, #564]	@ (8001660 <initTasks+0x254>)
 800142c:	f007 fd12 	bl	8008e54 <puts>
		fflush(stdout);
 8001430:	4b8c      	ldr	r3, [pc, #560]	@ (8001664 <initTasks+0x258>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	4618      	mov	r0, r3
 8001438:	f007 fbce 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 800143c:	4b87      	ldr	r3, [pc, #540]	@ (800165c <initTasks+0x250>)
 800143e:	6818      	ldr	r0, [r3, #0]
 8001440:	2300      	movs	r3, #0
 8001442:	2200      	movs	r2, #0
 8001444:	2100      	movs	r1, #0
 8001446:	f004 fb9f 	bl	8005b88 <xQueueGenericSend>
		portEXIT_CRITICAL();
 800144a:	f007 f835 	bl	80084b8 <vPortExitCritical>
	}
	/* AMBULANCE TASK INIT */
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 800144e:	2300      	movs	r3, #0
 8001450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001454:	e056      	b.n	8001504 <initTasks+0xf8>
		taskInit_t* ambulance_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 8001456:	2014      	movs	r0, #20
 8001458:	f007 f926 	bl	80086a8 <pvPortMalloc>
 800145c:	65b8      	str	r0, [r7, #88]	@ 0x58
		configASSERT(ambulance_taskInit != NULL);
 800145e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001460:	2b00      	cmp	r3, #0
 8001462:	d10d      	bne.n	8001480 <initTasks+0x74>
	__asm volatile
 8001464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001468:	b672      	cpsid	i
 800146a:	f383 8811 	msr	BASEPRI, r3
 800146e:	f3bf 8f6f 	isb	sy
 8001472:	f3bf 8f4f 	dsb	sy
 8001476:	b662      	cpsie	i
 8001478:	653b      	str	r3, [r7, #80]	@ 0x50
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <initTasks+0x70>

		ambulance_taskInit->department = AMBULANCE;
 8001480:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
		ambulance_taskInit->taskIdentifier = i;
 8001486:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800148a:	b2da      	uxtb	r2, r3
 800148c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800148e:	705a      	strb	r2, [r3, #1]
		ambulance_taskInit->pQhandler = &qAmbulance;
 8001490:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001492:	4a75      	ldr	r2, [pc, #468]	@ (8001668 <initTasks+0x25c>)
 8001494:	605a      	str	r2, [r3, #4]
		ambulance_taskInit->pSemHandler = &AmbTasksStatusMutex;
 8001496:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001498:	4a74      	ldr	r2, [pc, #464]	@ (800166c <initTasks+0x260>)
 800149a:	609a      	str	r2, [r3, #8]
		ambulance_taskInit->bTaskStatusArr = bAmbTasksStatus;
 800149c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800149e:	4a74      	ldr	r2, [pc, #464]	@ (8001670 <initTasks+0x264>)
 80014a0:	60da      	str	r2, [r3, #12]
		ambulance_taskInit->numOfTasks = AMBULANCE_TASKS;
 80014a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014a4:	2204      	movs	r2, #4
 80014a6:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Ambulance_%d", i);
 80014a8:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80014ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80014b0:	4a70      	ldr	r2, [pc, #448]	@ (8001674 <initTasks+0x268>)
 80014b2:	2110      	movs	r1, #16
 80014b4:	f007 fcd6 	bl	8008e64 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 80014b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4a6e      	ldr	r2, [pc, #440]	@ (8001678 <initTasks+0x26c>)
 80014c0:	4413      	add	r3, r2
 80014c2:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	232e      	movs	r3, #46	@ 0x2e
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014ce:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80014d2:	486a      	ldr	r0, [pc, #424]	@ (800167c <initTasks+0x270>)
 80014d4:	f005 f934 	bl	8006740 <xTaskCreate>
 80014d8:	6578      	str	r0, [r7, #84]	@ 0x54
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*)ambulance_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vAmbulanceTasks[i]);
	 	if(status != pdTRUE) {
 80014da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d00c      	beq.n	80014fa <initTasks+0xee>
	 		/* TODO: handle this error */
	 		vPortFree(ambulance_taskInit);
 80014e0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80014e2:	f007 f9af 	bl	8008844 <vPortFree>
	 		printf("Starting Ambulance Threads Failed! \r\n");
 80014e6:	4866      	ldr	r0, [pc, #408]	@ (8001680 <initTasks+0x274>)
 80014e8:	f007 fcb4 	bl	8008e54 <puts>
	 		fflush(stdout);
 80014ec:	4b5d      	ldr	r3, [pc, #372]	@ (8001664 <initTasks+0x258>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f007 fb70 	bl	8008bd8 <fflush>
 80014f8:	e1ee      	b.n	80018d8 <initTasks+0x4cc>
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 80014fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80014fe:	3301      	adds	r3, #1
 8001500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001504:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001508:	2b03      	cmp	r3, #3
 800150a:	dda4      	ble.n	8001456 <initTasks+0x4a>
	 		return;
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 800150c:	4b53      	ldr	r3, [pc, #332]	@ (800165c <initTasks+0x250>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f04f 31ff 	mov.w	r1, #4294967295
 8001514:	4618      	mov	r0, r3
 8001516:	f004 fdcd 	bl	80060b4 <xQueueSemaphoreTake>
 800151a:	4603      	mov	r3, r0
 800151c:	2b01      	cmp	r3, #1
 800151e:	d113      	bne.n	8001548 <initTasks+0x13c>
		portENTER_CRITICAL();
 8001520:	f006 ff94 	bl	800844c <vPortEnterCritical>
		printf("Started Ambulance Threads! \r\n");
 8001524:	4857      	ldr	r0, [pc, #348]	@ (8001684 <initTasks+0x278>)
 8001526:	f007 fc95 	bl	8008e54 <puts>
		fflush(stdout);
 800152a:	4b4e      	ldr	r3, [pc, #312]	@ (8001664 <initTasks+0x258>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	4618      	mov	r0, r3
 8001532:	f007 fb51 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 8001536:	4b49      	ldr	r3, [pc, #292]	@ (800165c <initTasks+0x250>)
 8001538:	6818      	ldr	r0, [r3, #0]
 800153a:	2300      	movs	r3, #0
 800153c:	2200      	movs	r2, #0
 800153e:	2100      	movs	r1, #0
 8001540:	f004 fb22 	bl	8005b88 <xQueueGenericSend>
		portEXIT_CRITICAL();
 8001544:	f006 ffb8 	bl	80084b8 <vPortExitCritical>
	}


	/* POLICE TASK INIT */
	for(int i=0; i<POLICE_TASKS; i++) {
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800154e:	e04a      	b.n	80015e6 <initTasks+0x1da>
		taskInit_t* police_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 8001550:	2014      	movs	r0, #20
 8001552:	f007 f8a9 	bl	80086a8 <pvPortMalloc>
 8001556:	6638      	str	r0, [r7, #96]	@ 0x60
		configASSERT(police_taskInit != NULL);
 8001558:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10d      	bne.n	800157a <initTasks+0x16e>
	__asm volatile
 800155e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001562:	b672      	cpsid	i
 8001564:	f383 8811 	msr	BASEPRI, r3
 8001568:	f3bf 8f6f 	isb	sy
 800156c:	f3bf 8f4f 	dsb	sy
 8001570:	b662      	cpsie	i
 8001572:	64fb      	str	r3, [r7, #76]	@ 0x4c
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	e7fd      	b.n	8001576 <initTasks+0x16a>

		police_taskInit->department = POLICE;
 800157a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
		police_taskInit->taskIdentifier = i;
 8001580:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001584:	b2da      	uxtb	r2, r3
 8001586:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001588:	705a      	strb	r2, [r3, #1]
		police_taskInit->pQhandler = &qPolice;
 800158a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800158c:	4a3e      	ldr	r2, [pc, #248]	@ (8001688 <initTasks+0x27c>)
 800158e:	605a      	str	r2, [r3, #4]
		police_taskInit->pSemHandler = &PolTasksStatusMutex;
 8001590:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001592:	4a3e      	ldr	r2, [pc, #248]	@ (800168c <initTasks+0x280>)
 8001594:	609a      	str	r2, [r3, #8]
		police_taskInit->bTaskStatusArr = bPolTasksStatus;
 8001596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001598:	4a3d      	ldr	r2, [pc, #244]	@ (8001690 <initTasks+0x284>)
 800159a:	60da      	str	r2, [r3, #12]
		police_taskInit->numOfTasks = POLICE_TASKS;
 800159c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800159e:	2203      	movs	r2, #3
 80015a0:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Police_%d", i);
 80015a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80015a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015aa:	4a3a      	ldr	r2, [pc, #232]	@ (8001694 <initTasks+0x288>)
 80015ac:	2110      	movs	r1, #16
 80015ae:	f007 fc59 	bl	8008e64 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 80015b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4a37      	ldr	r2, [pc, #220]	@ (8001698 <initTasks+0x28c>)
 80015ba:	4413      	add	r3, r2
 80015bc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80015c0:	9301      	str	r3, [sp, #4]
 80015c2:	232e      	movs	r3, #46	@ 0x2e
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80015c8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80015cc:	482b      	ldr	r0, [pc, #172]	@ (800167c <initTasks+0x270>)
 80015ce:	f005 f8b7 	bl	8006740 <xTaskCreate>
 80015d2:	65f8      	str	r0, [r7, #92]	@ 0x5c
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) police_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vPoliceTasks[i]);
	 	if(status != pdTRUE) {
 80015d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	f040 8177 	bne.w	80018ca <initTasks+0x4be>
	for(int i=0; i<POLICE_TASKS; i++) {
 80015dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015e0:	3301      	adds	r3, #1
 80015e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	ddb0      	ble.n	8001550 <initTasks+0x144>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 80015ee:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <initTasks+0x250>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f04f 31ff 	mov.w	r1, #4294967295
 80015f6:	4618      	mov	r0, r3
 80015f8:	f004 fd5c 	bl	80060b4 <xQueueSemaphoreTake>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d113      	bne.n	800162a <initTasks+0x21e>
		portENTER_CRITICAL();
 8001602:	f006 ff23 	bl	800844c <vPortEnterCritical>
		printf("Started Police Threads! \r\n");
 8001606:	4825      	ldr	r0, [pc, #148]	@ (800169c <initTasks+0x290>)
 8001608:	f007 fc24 	bl	8008e54 <puts>
		fflush(stdout);
 800160c:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <initTasks+0x258>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	4618      	mov	r0, r3
 8001614:	f007 fae0 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 8001618:	4b10      	ldr	r3, [pc, #64]	@ (800165c <initTasks+0x250>)
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	f004 fab1 	bl	8005b88 <xQueueGenericSend>
		portEXIT_CRITICAL();
 8001626:	f006 ff47 	bl	80084b8 <vPortExitCritical>
	}

	/* FIRE DEP TASK INIT */
	for(int i=0; i<FIRE_TASKS; i++) {
 800162a:	2300      	movs	r3, #0
 800162c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800162e:	e068      	b.n	8001702 <initTasks+0x2f6>
		taskInit_t* fire_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 8001630:	2014      	movs	r0, #20
 8001632:	f007 f839 	bl	80086a8 <pvPortMalloc>
 8001636:	66b8      	str	r0, [r7, #104]	@ 0x68
		configASSERT(fire_taskInit != NULL);
 8001638:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800163a:	2b00      	cmp	r3, #0
 800163c:	d130      	bne.n	80016a0 <initTasks+0x294>
	__asm volatile
 800163e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001642:	b672      	cpsid	i
 8001644:	f383 8811 	msr	BASEPRI, r3
 8001648:	f3bf 8f6f 	isb	sy
 800164c:	f3bf 8f4f 	dsb	sy
 8001650:	b662      	cpsie	i
 8001652:	64bb      	str	r3, [r7, #72]	@ 0x48
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	e7fd      	b.n	8001656 <initTasks+0x24a>
 800165a:	bf00      	nop
 800165c:	200006c0 	.word	0x200006c0
 8001660:	08009fb4 	.word	0x08009fb4
 8001664:	2000001c 	.word	0x2000001c
 8001668:	2000064c 	.word	0x2000064c
 800166c:	200006a4 	.word	0x200006a4
 8001670:	200006a0 	.word	0x200006a0
 8001674:	08009fd0 	.word	0x08009fd0
 8001678:	20000660 	.word	0x20000660
 800167c:	08000aa1 	.word	0x08000aa1
 8001680:	08009fe0 	.word	0x08009fe0
 8001684:	0800a008 	.word	0x0800a008
 8001688:	20000650 	.word	0x20000650
 800168c:	200006ac 	.word	0x200006ac
 8001690:	200006a8 	.word	0x200006a8
 8001694:	0800a028 	.word	0x0800a028
 8001698:	20000670 	.word	0x20000670
 800169c:	0800a034 	.word	0x0800a034

		fire_taskInit->department = FIRE;
 80016a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016a2:	2202      	movs	r2, #2
 80016a4:	701a      	strb	r2, [r3, #0]
		fire_taskInit->taskIdentifier = i;
 80016a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016ac:	705a      	strb	r2, [r3, #1]
		fire_taskInit->pQhandler = &qFire;
 80016ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016b0:	4a8b      	ldr	r2, [pc, #556]	@ (80018e0 <initTasks+0x4d4>)
 80016b2:	605a      	str	r2, [r3, #4]
		fire_taskInit->pSemHandler = &FireTasksStatusMutex;
 80016b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016b6:	4a8b      	ldr	r2, [pc, #556]	@ (80018e4 <initTasks+0x4d8>)
 80016b8:	609a      	str	r2, [r3, #8]
		fire_taskInit->bTaskStatusArr = bFireTasksStatus;
 80016ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016bc:	4a8a      	ldr	r2, [pc, #552]	@ (80018e8 <initTasks+0x4dc>)
 80016be:	60da      	str	r2, [r3, #12]
		fire_taskInit->numOfTasks = FIRE_TASKS;
 80016c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016c2:	2202      	movs	r2, #2
 80016c4:	741a      	strb	r2, [r3, #16]
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Fire_%d", i);
 80016c6:	f107 0014 	add.w	r0, r7, #20
 80016ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016cc:	4a87      	ldr	r2, [pc, #540]	@ (80018ec <initTasks+0x4e0>)
 80016ce:	2110      	movs	r1, #16
 80016d0:	f007 fbc8 	bl	8008e64 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 80016d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4a85      	ldr	r2, [pc, #532]	@ (80018f0 <initTasks+0x4e4>)
 80016da:	4413      	add	r3, r2
 80016dc:	f107 0114 	add.w	r1, r7, #20
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	232e      	movs	r3, #46	@ 0x2e
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016e8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016ec:	4881      	ldr	r0, [pc, #516]	@ (80018f4 <initTasks+0x4e8>)
 80016ee:	f005 f827 	bl	8006740 <xTaskCreate>
 80016f2:	6678      	str	r0, [r7, #100]	@ 0x64
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) fire_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vFireTasks[i]);
	 	if(status != pdTRUE) {
 80016f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	f040 80e9 	bne.w	80018ce <initTasks+0x4c2>
	for(int i=0; i<FIRE_TASKS; i++) {
 80016fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80016fe:	3301      	adds	r3, #1
 8001700:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001702:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001704:	2b01      	cmp	r3, #1
 8001706:	dd93      	ble.n	8001630 <initTasks+0x224>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001708:	4b7b      	ldr	r3, [pc, #492]	@ (80018f8 <initTasks+0x4ec>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f04f 31ff 	mov.w	r1, #4294967295
 8001710:	4618      	mov	r0, r3
 8001712:	f004 fccf 	bl	80060b4 <xQueueSemaphoreTake>
 8001716:	4603      	mov	r3, r0
 8001718:	2b01      	cmp	r3, #1
 800171a:	d10f      	bne.n	800173c <initTasks+0x330>
		printf("Started Fire Dep Threads! \r\n");
 800171c:	4877      	ldr	r0, [pc, #476]	@ (80018fc <initTasks+0x4f0>)
 800171e:	f007 fb99 	bl	8008e54 <puts>
		fflush(stdout);
 8001722:	4b77      	ldr	r3, [pc, #476]	@ (8001900 <initTasks+0x4f4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	4618      	mov	r0, r3
 800172a:	f007 fa55 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 800172e:	4b72      	ldr	r3, [pc, #456]	@ (80018f8 <initTasks+0x4ec>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	2300      	movs	r3, #0
 8001734:	2200      	movs	r2, #0
 8001736:	2100      	movs	r1, #0
 8001738:	f004 fa26 	bl	8005b88 <xQueueGenericSend>
	}

	/* CORONA TASK INIT */
	for(int i=0; i<CORONA_TASKS; i++) {
 800173c:	2300      	movs	r3, #0
 800173e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001740:	e043      	b.n	80017ca <initTasks+0x3be>
		taskInit_t* corona_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 8001742:	2014      	movs	r0, #20
 8001744:	f006 ffb0 	bl	80086a8 <pvPortMalloc>
 8001748:	6738      	str	r0, [r7, #112]	@ 0x70
		configASSERT(corona_taskInit != NULL);
 800174a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10d      	bne.n	800176c <initTasks+0x360>
	__asm volatile
 8001750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001754:	b672      	cpsid	i
 8001756:	f383 8811 	msr	BASEPRI, r3
 800175a:	f3bf 8f6f 	isb	sy
 800175e:	f3bf 8f4f 	dsb	sy
 8001762:	b662      	cpsie	i
 8001764:	647b      	str	r3, [r7, #68]	@ 0x44
}
 8001766:	bf00      	nop
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <initTasks+0x35c>

		corona_taskInit->department = CORONA;
 800176c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800176e:	2203      	movs	r2, #3
 8001770:	701a      	strb	r2, [r3, #0]
		corona_taskInit->taskIdentifier = i;
 8001772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001774:	b2da      	uxtb	r2, r3
 8001776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001778:	705a      	strb	r2, [r3, #1]
		corona_taskInit->pQhandler = &qCorona;
 800177a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800177c:	4a61      	ldr	r2, [pc, #388]	@ (8001904 <initTasks+0x4f8>)
 800177e:	605a      	str	r2, [r3, #4]
		corona_taskInit->pSemHandler = &CorTasksStatusMutex;
 8001780:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001782:	4a61      	ldr	r2, [pc, #388]	@ (8001908 <initTasks+0x4fc>)
 8001784:	609a      	str	r2, [r3, #8]
		corona_taskInit->bTaskStatusArr = bCorTasksStatus;
 8001786:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001788:	4a60      	ldr	r2, [pc, #384]	@ (800190c <initTasks+0x500>)
 800178a:	60da      	str	r2, [r3, #12]
		corona_taskInit->numOfTasks = CORONA_TASKS;
 800178c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800178e:	2204      	movs	r2, #4
 8001790:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Corona_%d", i);
 8001792:	1d38      	adds	r0, r7, #4
 8001794:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001796:	4a5e      	ldr	r2, [pc, #376]	@ (8001910 <initTasks+0x504>)
 8001798:	2110      	movs	r1, #16
 800179a:	f007 fb63 	bl	8008e64 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 800179e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4a5c      	ldr	r2, [pc, #368]	@ (8001914 <initTasks+0x508>)
 80017a4:	4413      	add	r3, r2
 80017a6:	1d39      	adds	r1, r7, #4
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	232e      	movs	r3, #46	@ 0x2e
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017b0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017b4:	484f      	ldr	r0, [pc, #316]	@ (80018f4 <initTasks+0x4e8>)
 80017b6:	f004 ffc3 	bl	8006740 <xTaskCreate>
 80017ba:	66f8      	str	r0, [r7, #108]	@ 0x6c
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) corona_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vCoronaTasks[i]);
	 	if(status != pdTRUE) {
 80017bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017be:	2b01      	cmp	r3, #1
 80017c0:	f040 8087 	bne.w	80018d2 <initTasks+0x4c6>
	for(int i=0; i<CORONA_TASKS; i++) {
 80017c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017c6:	3301      	adds	r3, #1
 80017c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80017ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017cc:	2b03      	cmp	r3, #3
 80017ce:	ddb8      	ble.n	8001742 <initTasks+0x336>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 80017d0:	4b49      	ldr	r3, [pc, #292]	@ (80018f8 <initTasks+0x4ec>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	4618      	mov	r0, r3
 80017da:	f004 fc6b 	bl	80060b4 <xQueueSemaphoreTake>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d10f      	bne.n	8001804 <initTasks+0x3f8>
		printf("Started Corona Threads! \r\n");
 80017e4:	484c      	ldr	r0, [pc, #304]	@ (8001918 <initTasks+0x50c>)
 80017e6:	f007 fb35 	bl	8008e54 <puts>
		fflush(stdout);
 80017ea:	4b45      	ldr	r3, [pc, #276]	@ (8001900 <initTasks+0x4f4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f007 f9f1 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 80017f6:	4b40      	ldr	r3, [pc, #256]	@ (80018f8 <initTasks+0x4ec>)
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	2300      	movs	r3, #0
 80017fc:	2200      	movs	r2, #0
 80017fe:	2100      	movs	r1, #0
 8001800:	f004 f9c2 	bl	8005b88 <xQueueGenericSend>
	}

	vTaskDelay(100);
 8001804:	2064      	movs	r0, #100	@ 0x64
 8001806:	f005 f8fb 	bl	8006a00 <vTaskDelay>

	BaseType_t status = xTaskCreate((TaskFunction_t)vDispatcherCode,
 800180a:	4b44      	ldr	r3, [pc, #272]	@ (800191c <initTasks+0x510>)
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	232c      	movs	r3, #44	@ 0x2c
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	2301      	movs	r3, #1
 8001814:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001818:	4941      	ldr	r1, [pc, #260]	@ (8001920 <initTasks+0x514>)
 800181a:	4842      	ldr	r0, [pc, #264]	@ (8001924 <initTasks+0x518>)
 800181c:	f004 ff90 	bl	8006740 <xTaskCreate>
 8001820:	6778      	str	r0, [r7, #116]	@ 0x74
							"Dispatcher_Task",
							TASKS_MEMORY_SIZE,
							(void*)1,
							DISPATCHER_TASK_PRIORITY,
							&vDispatcherTask);
	if(status != pdTRUE) {
 8001822:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001824:	2b01      	cmp	r3, #1
 8001826:	d156      	bne.n	80018d6 <initTasks+0x4ca>
		return;
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001828:	4b33      	ldr	r3, [pc, #204]	@ (80018f8 <initTasks+0x4ec>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f04f 31ff 	mov.w	r1, #4294967295
 8001830:	4618      	mov	r0, r3
 8001832:	f004 fc3f 	bl	80060b4 <xQueueSemaphoreTake>
 8001836:	4603      	mov	r3, r0
 8001838:	2b01      	cmp	r3, #1
 800183a:	d10f      	bne.n	800185c <initTasks+0x450>
		printf("Started Dispatcher Thread! \r\n");
 800183c:	483a      	ldr	r0, [pc, #232]	@ (8001928 <initTasks+0x51c>)
 800183e:	f007 fb09 	bl	8008e54 <puts>
		fflush(stdout);
 8001842:	4b2f      	ldr	r3, [pc, #188]	@ (8001900 <initTasks+0x4f4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	4618      	mov	r0, r3
 800184a:	f007 f9c5 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 800184e:	4b2a      	ldr	r3, [pc, #168]	@ (80018f8 <initTasks+0x4ec>)
 8001850:	6818      	ldr	r0, [r3, #0]
 8001852:	2300      	movs	r3, #0
 8001854:	2200      	movs	r2, #0
 8001856:	2100      	movs	r1, #0
 8001858:	f004 f996 	bl	8005b88 <xQueueGenericSend>
	}

	status = xTaskCreate((TaskFunction_t)tasksManagerTask,
 800185c:	4b33      	ldr	r3, [pc, #204]	@ (800192c <initTasks+0x520>)
 800185e:	9301      	str	r3, [sp, #4]
 8001860:	232b      	movs	r3, #43	@ 0x2b
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2301      	movs	r3, #1
 8001866:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800186a:	4931      	ldr	r1, [pc, #196]	@ (8001930 <initTasks+0x524>)
 800186c:	4831      	ldr	r0, [pc, #196]	@ (8001934 <initTasks+0x528>)
 800186e:	f004 ff67 	bl	8006740 <xTaskCreate>
 8001872:	6778      	str	r0, [r7, #116]	@ 0x74
						(void*)1,
						MANAGER_TASK_PRIORITY,
						&vTasksManagerTask);


	if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8001874:	4830      	ldr	r0, [pc, #192]	@ (8001938 <initTasks+0x52c>)
 8001876:	f002 fb43 	bl	8003f00 <HAL_TIM_Base_Start_IT>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <initTasks+0x478>
		Error_Handler();
 8001880:	f000 f95a 	bl	8001b38 <Error_Handler>
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001884:	4b1c      	ldr	r3, [pc, #112]	@ (80018f8 <initTasks+0x4ec>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f04f 31ff 	mov.w	r1, #4294967295
 800188c:	4618      	mov	r0, r3
 800188e:	f004 fc11 	bl	80060b4 <xQueueSemaphoreTake>
 8001892:	4603      	mov	r3, r0
 8001894:	2b01      	cmp	r3, #1
 8001896:	d10f      	bne.n	80018b8 <initTasks+0x4ac>
		printf("Timer interrupts enabled! \r\n");
 8001898:	4828      	ldr	r0, [pc, #160]	@ (800193c <initTasks+0x530>)
 800189a:	f007 fadb 	bl	8008e54 <puts>
		fflush(stdout);
 800189e:	4b18      	ldr	r3, [pc, #96]	@ (8001900 <initTasks+0x4f4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f007 f997 	bl	8008bd8 <fflush>
		xSemaphoreGive(printfMutex);
 80018aa:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <initTasks+0x4ec>)
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	2300      	movs	r3, #0
 80018b0:	2200      	movs	r2, #0
 80018b2:	2100      	movs	r1, #0
 80018b4:	f004 f968 	bl	8005b88 <xQueueGenericSend>
	//	Error_Handler();
	//}
	//vTaskDelay(100);
	for(;;) {
		uint32_t ulNotificationValue;
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 80018b8:	463a      	mov	r2, r7
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	2100      	movs	r1, #0
 80018c0:	2000      	movs	r0, #0
 80018c2:	f005 fee5 	bl	8007690 <xTaskNotifyWait>
	for(;;) {
 80018c6:	bf00      	nop
 80018c8:	e7f6      	b.n	80018b8 <initTasks+0x4ac>
	 		return;
 80018ca:	bf00      	nop
 80018cc:	e004      	b.n	80018d8 <initTasks+0x4cc>
	 		return;
 80018ce:	bf00      	nop
 80018d0:	e002      	b.n	80018d8 <initTasks+0x4cc>
	 		return;
 80018d2:	bf00      	nop
 80018d4:	e000      	b.n	80018d8 <initTasks+0x4cc>
		return;
 80018d6:	bf00      	nop
	}
}
 80018d8:	3788      	adds	r7, #136	@ 0x88
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000654 	.word	0x20000654
 80018e4:	200006b4 	.word	0x200006b4
 80018e8:	200006b0 	.word	0x200006b0
 80018ec:	0800a050 	.word	0x0800a050
 80018f0:	2000067c 	.word	0x2000067c
 80018f4:	08000aa1 	.word	0x08000aa1
 80018f8:	200006c0 	.word	0x200006c0
 80018fc:	0800a058 	.word	0x0800a058
 8001900:	2000001c 	.word	0x2000001c
 8001904:	20000658 	.word	0x20000658
 8001908:	200006bc 	.word	0x200006bc
 800190c:	200006b8 	.word	0x200006b8
 8001910:	0800a074 	.word	0x0800a074
 8001914:	20000684 	.word	0x20000684
 8001918:	0800a080 	.word	0x0800a080
 800191c:	20000694 	.word	0x20000694
 8001920:	0800a09c 	.word	0x0800a09c
 8001924:	080005a1 	.word	0x080005a1
 8001928:	0800a0ac 	.word	0x0800a0ac
 800192c:	2000069c 	.word	0x2000069c
 8001930:	0800a0cc 	.word	0x0800a0cc
 8001934:	08000859 	.word	0x08000859
 8001938:	20000098 	.word	0x20000098
 800193c:	0800a0dc 	.word	0x0800a0dc

08001940 <initQueues>:

void initQueues(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	/* TODO: Consider setting attributed for each queue */

	qAmbulance = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001944:	2200      	movs	r2, #0
 8001946:	2168      	movs	r1, #104	@ 0x68
 8001948:	200a      	movs	r0, #10
 800194a:	f004 f884 	bl	8005a56 <xQueueGenericCreate>
 800194e:	4603      	mov	r3, r0
 8001950:	4a1e      	ldr	r2, [pc, #120]	@ (80019cc <initQueues+0x8c>)
 8001952:	6013      	str	r3, [r2, #0]
	if(qAmbulance == NULL) {
 8001954:	4b1d      	ldr	r3, [pc, #116]	@ (80019cc <initQueues+0x8c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d02f      	beq.n	80019bc <initQueues+0x7c>
		/* TODO: handle this error */
		return;
	}
	qPolice = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800195c:	2200      	movs	r2, #0
 800195e:	2168      	movs	r1, #104	@ 0x68
 8001960:	200a      	movs	r0, #10
 8001962:	f004 f878 	bl	8005a56 <xQueueGenericCreate>
 8001966:	4603      	mov	r3, r0
 8001968:	4a19      	ldr	r2, [pc, #100]	@ (80019d0 <initQueues+0x90>)
 800196a:	6013      	str	r3, [r2, #0]
	if(qPolice == NULL) {
 800196c:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <initQueues+0x90>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d025      	beq.n	80019c0 <initQueues+0x80>
		/* TODO: handle this error */
		return;
	}
	qFire = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001974:	2200      	movs	r2, #0
 8001976:	2168      	movs	r1, #104	@ 0x68
 8001978:	200a      	movs	r0, #10
 800197a:	f004 f86c 	bl	8005a56 <xQueueGenericCreate>
 800197e:	4603      	mov	r3, r0
 8001980:	4a14      	ldr	r2, [pc, #80]	@ (80019d4 <initQueues+0x94>)
 8001982:	6013      	str	r3, [r2, #0]
	if(qFire == NULL) {
 8001984:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <initQueues+0x94>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d01b      	beq.n	80019c4 <initQueues+0x84>
		/* TODO: handle this error */
		return;
	}
	qCorona = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800198c:	2200      	movs	r2, #0
 800198e:	2168      	movs	r1, #104	@ 0x68
 8001990:	200a      	movs	r0, #10
 8001992:	f004 f860 	bl	8005a56 <xQueueGenericCreate>
 8001996:	4603      	mov	r3, r0
 8001998:	4a0f      	ldr	r2, [pc, #60]	@ (80019d8 <initQueues+0x98>)
 800199a:	6013      	str	r3, [r2, #0]
	if(qCorona == NULL) {
 800199c:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <initQueues+0x98>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d011      	beq.n	80019c8 <initQueues+0x88>
		/* TODO: handle this error */
		return;
	}
	qDispatcher = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 80019a4:	2200      	movs	r2, #0
 80019a6:	2168      	movs	r1, #104	@ 0x68
 80019a8:	200a      	movs	r0, #10
 80019aa:	f004 f854 	bl	8005a56 <xQueueGenericCreate>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4a0a      	ldr	r2, [pc, #40]	@ (80019dc <initQueues+0x9c>)
 80019b2:	6013      	str	r3, [r2, #0]
	if(qDispatcher == NULL) {
 80019b4:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <initQueues+0x9c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	e006      	b.n	80019ca <initQueues+0x8a>
		return;
 80019bc:	bf00      	nop
 80019be:	e004      	b.n	80019ca <initQueues+0x8a>
		return;
 80019c0:	bf00      	nop
 80019c2:	e002      	b.n	80019ca <initQueues+0x8a>
		return;
 80019c4:	bf00      	nop
 80019c6:	e000      	b.n	80019ca <initQueues+0x8a>
		return;
 80019c8:	bf00      	nop
		/* TODO: handle this error */
		return;
	}
	/* TODO: log a message queues were initialized */

}
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	2000064c 	.word	0x2000064c
 80019d0:	20000650 	.word	0x20000650
 80019d4:	20000654 	.word	0x20000654
 80019d8:	20000658 	.word	0x20000658
 80019dc:	2000065c 	.word	0x2000065c

080019e0 <initSemaphores>:





void initSemaphores(void) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	printfMutex = xSemaphoreCreateMutex();
 80019e4:	2001      	movs	r0, #1
 80019e6:	f004 f8b6 	bl	8005b56 <xQueueCreateMutex>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4a20      	ldr	r2, [pc, #128]	@ (8001a70 <initSemaphores+0x90>)
 80019ee:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 80019f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a70 <initSemaphores+0x90>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d031      	beq.n	8001a5c <initSemaphores+0x7c>
		return;
	}
	xTasksDataMutex = xSemaphoreCreateMutex();
 80019f8:	2001      	movs	r0, #1
 80019fa:	f004 f8ac 	bl	8005b56 <xQueueCreateMutex>
 80019fe:	4603      	mov	r3, r0
 8001a00:	4a1c      	ldr	r2, [pc, #112]	@ (8001a74 <initSemaphores+0x94>)
 8001a02:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <initSemaphores+0x90>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d029      	beq.n	8001a60 <initSemaphores+0x80>
		return;
	}
	AmbTasksStatusMutex = xSemaphoreCreateMutex();
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f004 f8a2 	bl	8005b56 <xQueueCreateMutex>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a18      	ldr	r2, [pc, #96]	@ (8001a78 <initSemaphores+0x98>)
 8001a16:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 8001a18:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <initSemaphores+0x90>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d021      	beq.n	8001a64 <initSemaphores+0x84>
		return;
	}
	PolTasksStatusMutex = xSemaphoreCreateMutex();
 8001a20:	2001      	movs	r0, #1
 8001a22:	f004 f898 	bl	8005b56 <xQueueCreateMutex>
 8001a26:	4603      	mov	r3, r0
 8001a28:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <initSemaphores+0x9c>)
 8001a2a:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 8001a2c:	4b10      	ldr	r3, [pc, #64]	@ (8001a70 <initSemaphores+0x90>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d019      	beq.n	8001a68 <initSemaphores+0x88>
		return;
	}
	FireTasksStatusMutex = xSemaphoreCreateMutex();
 8001a34:	2001      	movs	r0, #1
 8001a36:	f004 f88e 	bl	8005b56 <xQueueCreateMutex>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4a10      	ldr	r2, [pc, #64]	@ (8001a80 <initSemaphores+0xa0>)
 8001a3e:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 8001a40:	4b0b      	ldr	r3, [pc, #44]	@ (8001a70 <initSemaphores+0x90>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d011      	beq.n	8001a6c <initSemaphores+0x8c>
		return;
	}
	CorTasksStatusMutex = xSemaphoreCreateMutex();
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f004 f884 	bl	8005b56 <xQueueCreateMutex>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4a0c      	ldr	r2, [pc, #48]	@ (8001a84 <initSemaphores+0xa4>)
 8001a52:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 8001a54:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <initSemaphores+0x90>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	e008      	b.n	8001a6e <initSemaphores+0x8e>
		return;
 8001a5c:	bf00      	nop
 8001a5e:	e006      	b.n	8001a6e <initSemaphores+0x8e>
		return;
 8001a60:	bf00      	nop
 8001a62:	e004      	b.n	8001a6e <initSemaphores+0x8e>
		return;
 8001a64:	bf00      	nop
 8001a66:	e002      	b.n	8001a6e <initSemaphores+0x8e>
		return;
 8001a68:	bf00      	nop
 8001a6a:	e000      	b.n	8001a6e <initSemaphores+0x8e>
		return;
 8001a6c:	bf00      	nop
		return;
	}
}
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200006c0 	.word	0x200006c0
 8001a74:	200006d4 	.word	0x200006d4
 8001a78:	200006a4 	.word	0x200006a4
 8001a7c:	200006ac 	.word	0x200006ac
 8001a80:	200006b4 	.word	0x200006b4
 8001a84:	200006bc 	.word	0x200006bc

08001a88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b0a0      	sub	sp, #128	@ 0x80
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM2) {
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a98:	d13a      	bne.n	8001b10 <HAL_TIM_PeriodElapsedCallback+0x88>
		DispatcherPacket new_packet;
		generateDispatcherMSG(&new_packet);
 8001a9a:	f107 0308 	add.w	r3, r7, #8
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7fe fdfa 	bl	8000698 <generateDispatcherMSG>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	673b      	str	r3, [r7, #112]	@ 0x70
		UBaseType_t qItems = uxQueueMessagesWaitingFromISR( qDispatcher );
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f004 fc3a 	bl	8006326 <uxQueueMessagesWaitingFromISR>
 8001ab2:	6778      	str	r0, [r7, #116]	@ 0x74
		//UBaseType_t uxHighWaterMark = uxTaskGetStackHighWaterMark(vDispatcherTask);
		if( qItems != TASKS_QUEUE_SIZE) {
 8001ab4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ab6:	2b0a      	cmp	r3, #10
 8001ab8:	d012      	beq.n	8001ae0 <HAL_TIM_PeriodElapsedCallback+0x58>
			xQueueSendFromISR(qDispatcher, &new_packet, NULL);
 8001aba:	4b1b      	ldr	r3, [pc, #108]	@ (8001b28 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	f107 0108 	add.w	r1, r7, #8
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f004 f969 	bl	8005d9c <xQueueGenericSendFromISR>
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001acc:	6818      	ldr	r0, [r3, #0]
 8001ace:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	f005 ff01 	bl	80078e0 <xTaskGenericNotifyFromISR>
 8001ade:	e009      	b.n	8001af4 <HAL_TIM_PeriodElapsedCallback+0x6c>
			//printf("Added to queue! \r\n");
			//fflush(stdout);
		} else {
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 8001ae0:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2300      	movs	r3, #0
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	f005 fef6 	bl	80078e0 <xTaskGenericNotifyFromISR>
		}
		if(xHigherPriorityTaskWoken == pdTRUE)
 8001af4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d10a      	bne.n	8001b10 <HAL_TIM_PeriodElapsedCallback+0x88>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001afa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d007      	beq.n	8001b10 <HAL_TIM_PeriodElapsedCallback+0x88>
 8001b00:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	f3bf 8f4f 	dsb	sy
 8001b0c:	f3bf 8f6f 	isb	sy
		/*
		 * TODO: add a random item to dispatcher queue.
		 */
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a07      	ldr	r2, [pc, #28]	@ (8001b34 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d101      	bne.n	8001b1e <HAL_TIM_PeriodElapsedCallback+0x96>
    HAL_IncTick();
 8001b1a:	f000 fb4f 	bl	80021bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	3778      	adds	r7, #120	@ 0x78
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	2000065c 	.word	0x2000065c
 8001b2c:	20000694 	.word	0x20000694
 8001b30:	e000ed04 	.word	0xe000ed04
 8001b34:	40001000 	.word	0x40001000

08001b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b3c:	b672      	cpsid	i
}
 8001b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <Error_Handler+0x8>

08001b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	4a19      	ldr	r2, [pc, #100]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b56:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	4b14      	ldr	r3, [pc, #80]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	4a13      	ldr	r2, [pc, #76]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6e:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <HAL_MspInit+0x70>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	210f      	movs	r1, #15
 8001b7e:	f06f 0001 	mvn.w	r0, #1
 8001b82:	f000 fc17 	bl	80023b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  HAL_NVIC_SetPriority(RNG_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY -1  , 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2104      	movs	r1, #4
 8001b8a:	2050      	movs	r0, #80	@ 0x50
 8001b8c:	f000 fc12 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8001b90:	2050      	movs	r0, #80	@ 0x50
 8001b92:	f000 fc2b 	bl	80023ec <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM2_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY -1, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2104      	movs	r1, #4
 8001b9a:	201c      	movs	r0, #28
 8001b9c:	f000 fc0a 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ba0:	201c      	movs	r0, #28
 8001ba2:	f000 fc23 	bl	80023ec <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba6:	2003      	movs	r0, #3
 8001ba8:	f000 fbf9 	bl	800239e <HAL_NVIC_SetPriorityGrouping>

  /* USER CODE END MspInit 1 */
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40023800 	.word	0x40023800

08001bb8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b0a4      	sub	sp, #144	@ 0x90
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bc0:	f107 030c 	add.w	r3, r7, #12
 8001bc4:	2284      	movs	r2, #132	@ 0x84
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f007 fa57 	bl	800907c <memset>
  if(hrng->Instance==RNG)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a15      	ldr	r2, [pc, #84]	@ (8001c28 <HAL_RNG_MspInit+0x70>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d123      	bne.n	8001c20 <HAL_RNG_MspInit+0x68>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001bd8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001bdc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	4618      	mov	r0, r3
 8001bea:	f001 fc59 	bl	80034a0 <HAL_RCCEx_PeriphCLKConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8001bf4:	f7ff ffa0 	bl	8001b38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_RNG_MspInit+0x74>)
 8001bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bfc:	4a0b      	ldr	r2, [pc, #44]	@ (8001c2c <HAL_RNG_MspInit+0x74>)
 8001bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c02:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c04:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <HAL_RNG_MspInit+0x74>)
 8001c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 15, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	210f      	movs	r1, #15
 8001c14:	2050      	movs	r0, #80	@ 0x50
 8001c16:	f000 fbcd 	bl	80023b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8001c1a:	2050      	movs	r0, #80	@ 0x50
 8001c1c:	f000 fbe6 	bl	80023ec <HAL_NVIC_EnableIRQ>

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8001c20:	bf00      	nop
 8001c22:	3790      	adds	r7, #144	@ 0x90
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	50060800 	.word	0x50060800
 8001c2c:	40023800 	.word	0x40023800

08001c30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c40:	d113      	bne.n	8001c6a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c42:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <HAL_TIM_Base_MspInit+0x44>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	4a0b      	ldr	r2, [pc, #44]	@ (8001c74 <HAL_TIM_Base_MspInit+0x44>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4e:	4b09      	ldr	r3, [pc, #36]	@ (8001c74 <HAL_TIM_Base_MspInit+0x44>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	210a      	movs	r1, #10
 8001c5e:	201c      	movs	r0, #28
 8001c60:	f000 fba8 	bl	80023b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c64:	201c      	movs	r0, #28
 8001c66:	f000 fbc1 	bl	80023ec <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40023800 	.word	0x40023800

08001c78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b0aa      	sub	sp, #168	@ 0xa8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	2284      	movs	r2, #132	@ 0x84
 8001c96:	2100      	movs	r1, #0
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f007 f9ef 	bl	800907c <memset>
  if(huart->Instance==USART3)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a22      	ldr	r2, [pc, #136]	@ (8001d2c <HAL_UART_MspInit+0xb4>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d13c      	bne.n	8001d22 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ca8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cb2:	f107 0310 	add.w	r3, r7, #16
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f001 fbf2 	bl	80034a0 <HAL_RCCEx_PeriphCLKConfig>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001cc2:	f7ff ff39 	bl	8001b38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	4a19      	ldr	r2, [pc, #100]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd2:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cde:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a13      	ldr	r2, [pc, #76]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_UART_MspInit+0xb8>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001cf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cfa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d10:	2307      	movs	r3, #7
 8001d12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d16:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <HAL_UART_MspInit+0xbc>)
 8001d1e:	f000 fb73 	bl	8002408 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001d22:	bf00      	nop
 8001d24:	37a8      	adds	r7, #168	@ 0xa8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40004800 	.word	0x40004800
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020c00 	.word	0x40020c00

08001d38 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0ac      	sub	sp, #176	@ 0xb0
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d50:	f107 0318 	add.w	r3, r7, #24
 8001d54:	2284      	movs	r2, #132	@ 0x84
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f007 f98f 	bl	800907c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d66:	d159      	bne.n	8001e1c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001d68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d6c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d74:	f107 0318 	add.w	r3, r7, #24
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f001 fb91 	bl	80034a0 <HAL_RCCEx_PeriphCLKConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001d84:	f7ff fed8 	bl	8001b38 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d88:	4b26      	ldr	r3, [pc, #152]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	4a25      	ldr	r2, [pc, #148]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d94:	4b23      	ldr	r3, [pc, #140]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001da0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db4:	2303      	movs	r3, #3
 8001db6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dba:	230a      	movs	r3, #10
 8001dbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4818      	ldr	r0, [pc, #96]	@ (8001e28 <HAL_PCD_MspInit+0xf0>)
 8001dc8:	f000 fb1e 	bl	8002408 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001dcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001de0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001de4:	4619      	mov	r1, r3
 8001de6:	4810      	ldr	r0, [pc, #64]	@ (8001e28 <HAL_PCD_MspInit+0xf0>)
 8001de8:	f000 fb0e 	bl	8002408 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001dec:	4b0d      	ldr	r3, [pc, #52]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001df0:	4a0c      	ldr	r2, [pc, #48]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001df6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001df8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e08:	4a06      	ldr	r2, [pc, #24]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001e0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e10:	4b04      	ldr	r3, [pc, #16]	@ (8001e24 <HAL_PCD_MspInit+0xec>)
 8001e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001e1c:	bf00      	nop
 8001e1e:	37b0      	adds	r7, #176	@ 0xb0
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020000 	.word	0x40020000

08001e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08e      	sub	sp, #56	@ 0x38
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e34:	2300      	movs	r3, #0
 8001e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e3c:	4b33      	ldr	r3, [pc, #204]	@ (8001f0c <HAL_InitTick+0xe0>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	4a32      	ldr	r2, [pc, #200]	@ (8001f0c <HAL_InitTick+0xe0>)
 8001e42:	f043 0310 	orr.w	r3, r3, #16
 8001e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e48:	4b30      	ldr	r3, [pc, #192]	@ (8001f0c <HAL_InitTick+0xe0>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e54:	f107 0210 	add.w	r2, r7, #16
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4611      	mov	r1, r2
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f001 faec 	bl	800343c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e64:	6a3b      	ldr	r3, [r7, #32]
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d103      	bne.n	8001e76 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e6e:	f001 fabd 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8001e72:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e74:	e004      	b.n	8001e80 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e76:	f001 fab9 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e82:	4a23      	ldr	r2, [pc, #140]	@ (8001f10 <HAL_InitTick+0xe4>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	0c9b      	lsrs	r3, r3, #18
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e8e:	4b21      	ldr	r3, [pc, #132]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e90:	4a21      	ldr	r2, [pc, #132]	@ (8001f18 <HAL_InitTick+0xec>)
 8001e92:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e94:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e9a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eae:	4b19      	ldr	r3, [pc, #100]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001eb4:	4817      	ldr	r0, [pc, #92]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001eb6:	f001 ffcc 	bl	8003e52 <HAL_TIM_Base_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d11b      	bne.n	8001f00 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ec8:	4812      	ldr	r0, [pc, #72]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001eca:	f002 f819 	bl	8003f00 <HAL_TIM_Base_Start_IT>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ed4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d111      	bne.n	8001f00 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001edc:	2036      	movs	r0, #54	@ 0x36
 8001ede:	f000 fa85 	bl	80023ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b0f      	cmp	r3, #15
 8001ee6:	d808      	bhi.n	8001efa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	2036      	movs	r0, #54	@ 0x36
 8001eee:	f000 fa61 	bl	80023b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	e002      	b.n	8001f00 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3738      	adds	r7, #56	@ 0x38
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	431bde83 	.word	0x431bde83
 8001f14:	200006d8 	.word	0x200006d8
 8001f18:	40001000 	.word	0x40001000
 8001f1c:	20000004 	.word	0x20000004

08001f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <NMI_Handler+0x4>

08001f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <HardFault_Handler+0x4>

08001f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <MemManage_Handler+0x4>

08001f38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f3c:	bf00      	nop
 8001f3e:	e7fd      	b.n	8001f3c <BusFault_Handler+0x4>

08001f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <UsageFault_Handler+0x4>

08001f48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <TIM2_IRQHandler+0x10>)
 8001f5e:	f002 f847 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000098 	.word	0x20000098

08001f6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <TIM6_DAC_IRQHandler+0x10>)
 8001f72:	f002 f83d 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200006d8 	.word	0x200006d8

08001f80 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001f84:	4802      	ldr	r0, [pc, #8]	@ (8001f90 <RNG_IRQHandler+0x10>)
 8001f86:	f001 fefb 	bl	8003d80 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000088 	.word	0x20000088

08001f94 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 	*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN		*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]

	// Enable TRCENA
	DEMCR |= (1<<24);
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <ITM_SendChar+0x48>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8001fdc <ITM_SendChar+0x48>)
 8001fa4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fa8:	6013      	str	r3, [r2, #0]

	//Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8001faa:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe0 <ITM_SendChar+0x4c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe0 <ITM_SendChar+0x4c>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit [0]
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001fb6:	bf00      	nop
 8001fb8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f8      	beq.n	8001fb8 <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8001fc6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	6013      	str	r3, [r2, #0]
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000edfc 	.word	0xe000edfc
 8001fe0:	e0000e00 	.word	0xe0000e00

08001fe4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	e00a      	b.n	800200c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ff6:	f3af 8000 	nop.w
 8001ffa:	4601      	mov	r1, r0
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	1c5a      	adds	r2, r3, #1
 8002000:	60ba      	str	r2, [r7, #8]
 8002002:	b2ca      	uxtb	r2, r1
 8002004:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	3301      	adds	r3, #1
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	429a      	cmp	r2, r3
 8002012:	dbf0      	blt.n	8001ff6 <_read+0x12>
  }

  return len;
 8002014:	687b      	ldr	r3, [r7, #4]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	e009      	b.n	8002044 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	1c5a      	adds	r2, r3, #1
 8002034:	60ba      	str	r2, [r7, #8]
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ffab 	bl	8001f94 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	3301      	adds	r3, #1
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	429a      	cmp	r2, r3
 800204a:	dbf1      	blt.n	8002030 <_write+0x12>
  }
  return len;
 800204c:	687b      	ldr	r3, [r7, #4]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <_close>:

int _close(int file)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800207e:	605a      	str	r2, [r3, #4]
  return 0;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <_isatty>:

int _isatty(int file)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002096:	2301      	movs	r3, #1
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c8:	4a14      	ldr	r2, [pc, #80]	@ (800211c <_sbrk+0x5c>)
 80020ca:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <_sbrk+0x60>)
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d4:	4b13      	ldr	r3, [pc, #76]	@ (8002124 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d102      	bne.n	80020e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020dc:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <_sbrk+0x64>)
 80020de:	4a12      	ldr	r2, [pc, #72]	@ (8002128 <_sbrk+0x68>)
 80020e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e2:	4b10      	ldr	r3, [pc, #64]	@ (8002124 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d207      	bcs.n	8002100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f0:	f007 f87c 	bl	80091ec <__errno>
 80020f4:	4603      	mov	r3, r0
 80020f6:	220c      	movs	r2, #12
 80020f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e009      	b.n	8002114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002100:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002106:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	4a05      	ldr	r2, [pc, #20]	@ (8002124 <_sbrk+0x64>)
 8002110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20050000 	.word	0x20050000
 8002120:	00000400 	.word	0x00000400
 8002124:	20000724 	.word	0x20000724
 8002128:	20019cf8 	.word	0x20019cf8

0800212c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <SystemInit+0x20>)
 8002132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <SystemInit+0x20>)
 8002138:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800213c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002150:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002188 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002154:	f7ff ffea 	bl	800212c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002158:	480c      	ldr	r0, [pc, #48]	@ (800218c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800215a:	490d      	ldr	r1, [pc, #52]	@ (8002190 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800215c:	4a0d      	ldr	r2, [pc, #52]	@ (8002194 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800215e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002160:	e002      	b.n	8002168 <LoopCopyDataInit>

08002162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002166:	3304      	adds	r3, #4

08002168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800216c:	d3f9      	bcc.n	8002162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216e:	4a0a      	ldr	r2, [pc, #40]	@ (8002198 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002170:	4c0a      	ldr	r4, [pc, #40]	@ (800219c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002174:	e001      	b.n	800217a <LoopFillZerobss>

08002176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002178:	3204      	adds	r2, #4

0800217a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800217c:	d3fb      	bcc.n	8002176 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800217e:	f007 f83b 	bl	80091f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002182:	f7fe fef5 	bl	8000f70 <main>
  bx  lr    
 8002186:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002188:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800218c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002190:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002194:	0800ad24 	.word	0x0800ad24
  ldr r2, =_sbss
 8002198:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800219c:	20019cf4 	.word	0x20019cf4

080021a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC_IRQHandler>

080021a2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a6:	2003      	movs	r0, #3
 80021a8:	f000 f8f9 	bl	800239e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ac:	200f      	movs	r0, #15
 80021ae:	f7ff fe3d 	bl	8001e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021b2:	f7ff fcc7 	bl	8001b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	bd80      	pop	{r7, pc}

080021bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_IncTick+0x20>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <HAL_IncTick+0x24>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_IncTick+0x24>)
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000008 	.word	0x20000008
 80021e0:	20000728 	.word	0x20000728

080021e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return uwTick;
 80021e8:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <HAL_GetTick+0x14>)
 80021ea:	681b      	ldr	r3, [r3, #0]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000728 	.word	0x20000728

080021fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff ffee 	bl	80021e4 <HAL_GetTick>
 8002208:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d005      	beq.n	8002222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_Delay+0x44>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002222:	bf00      	nop
 8002224:	f7ff ffde 	bl	80021e4 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	429a      	cmp	r2, r3
 8002232:	d8f7      	bhi.n	8002224 <HAL_Delay+0x28>
  {
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000008 	.word	0x20000008

08002244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002254:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <__NVIC_SetPriorityGrouping+0x40>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800226c:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 800226e:	4313      	orrs	r3, r2
 8002270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002272:	4a04      	ldr	r2, [pc, #16]	@ (8002284 <__NVIC_SetPriorityGrouping+0x40>)
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	60d3      	str	r3, [r2, #12]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	e000ed00 	.word	0xe000ed00
 8002288:	05fa0000 	.word	0x05fa0000

0800228c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002290:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0a1b      	lsrs	r3, r3, #8
 8002296:	f003 0307 	and.w	r3, r3, #7
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	db0b      	blt.n	80022d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	4907      	ldr	r1, [pc, #28]	@ (80022e0 <__NVIC_EnableIRQ+0x38>)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2001      	movs	r0, #1
 80022ca:	fa00 f202 	lsl.w	r2, r0, r2
 80022ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000e100 	.word	0xe000e100

080022e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	db0a      	blt.n	800230e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	490c      	ldr	r1, [pc, #48]	@ (8002330 <__NVIC_SetPriority+0x4c>)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	0112      	lsls	r2, r2, #4
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	440b      	add	r3, r1
 8002308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800230c:	e00a      	b.n	8002324 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4908      	ldr	r1, [pc, #32]	@ (8002334 <__NVIC_SetPriority+0x50>)
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	3b04      	subs	r3, #4
 800231c:	0112      	lsls	r2, r2, #4
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	440b      	add	r3, r1
 8002322:	761a      	strb	r2, [r3, #24]
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000e100 	.word	0xe000e100
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002338:	b480      	push	{r7}
 800233a:	b089      	sub	sp, #36	@ 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	f1c3 0307 	rsb	r3, r3, #7
 8002352:	2b04      	cmp	r3, #4
 8002354:	bf28      	it	cs
 8002356:	2304      	movcs	r3, #4
 8002358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3304      	adds	r3, #4
 800235e:	2b06      	cmp	r3, #6
 8002360:	d902      	bls.n	8002368 <NVIC_EncodePriority+0x30>
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	3b03      	subs	r3, #3
 8002366:	e000      	b.n	800236a <NVIC_EncodePriority+0x32>
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	f04f 32ff 	mov.w	r2, #4294967295
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	401a      	ands	r2, r3
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002380:	f04f 31ff 	mov.w	r1, #4294967295
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	fa01 f303 	lsl.w	r3, r1, r3
 800238a:	43d9      	mvns	r1, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	4313      	orrs	r3, r2
         );
}
 8002392:	4618      	mov	r0, r3
 8002394:	3724      	adds	r7, #36	@ 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7ff ff4c 	bl	8002244 <__NVIC_SetPriorityGrouping>
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023c6:	f7ff ff61 	bl	800228c <__NVIC_GetPriorityGrouping>
 80023ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	6978      	ldr	r0, [r7, #20]
 80023d2:	f7ff ffb1 	bl	8002338 <NVIC_EncodePriority>
 80023d6:	4602      	mov	r2, r0
 80023d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023dc:	4611      	mov	r1, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ff80 	bl	80022e4 <__NVIC_SetPriority>
}
 80023e4:	bf00      	nop
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff ff54 	bl	80022a8 <__NVIC_EnableIRQ>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002408:	b480      	push	{r7}
 800240a:	b089      	sub	sp, #36	@ 0x24
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002412:	2300      	movs	r3, #0
 8002414:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002416:	2300      	movs	r3, #0
 8002418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800241a:	2300      	movs	r3, #0
 800241c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800241e:	2300      	movs	r3, #0
 8002420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002422:	2300      	movs	r3, #0
 8002424:	61fb      	str	r3, [r7, #28]
 8002426:	e175      	b.n	8002714 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002428:	2201      	movs	r2, #1
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	429a      	cmp	r2, r3
 8002442:	f040 8164 	bne.w	800270e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b01      	cmp	r3, #1
 8002450:	d005      	beq.n	800245e <HAL_GPIO_Init+0x56>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d130      	bne.n	80024c0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	2203      	movs	r2, #3
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	43db      	mvns	r3, r3
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	4013      	ands	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002494:	2201      	movs	r2, #1
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	f003 0201 	and.w	r2, r3, #1
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d017      	beq.n	80024fc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	2203      	movs	r2, #3
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d123      	bne.n	8002550 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	08da      	lsrs	r2, r3, #3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3208      	adds	r2, #8
 8002510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	220f      	movs	r2, #15
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f003 0307 	and.w	r3, r3, #7
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	4313      	orrs	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	08da      	lsrs	r2, r3, #3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3208      	adds	r2, #8
 800254a:	69b9      	ldr	r1, [r7, #24]
 800254c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	2203      	movs	r2, #3
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0203 	and.w	r2, r3, #3
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 80be 	beq.w	800270e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002592:	4b66      	ldr	r3, [pc, #408]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	4a65      	ldr	r2, [pc, #404]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800259c:	6453      	str	r3, [r2, #68]	@ 0x44
 800259e:	4b63      	ldr	r3, [pc, #396]	@ (800272c <HAL_GPIO_Init+0x324>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80025aa:	4a61      	ldr	r2, [pc, #388]	@ (8002730 <HAL_GPIO_Init+0x328>)
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	3302      	adds	r3, #2
 80025b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	220f      	movs	r2, #15
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43db      	mvns	r3, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4013      	ands	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a58      	ldr	r2, [pc, #352]	@ (8002734 <HAL_GPIO_Init+0x32c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d037      	beq.n	8002646 <HAL_GPIO_Init+0x23e>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a57      	ldr	r2, [pc, #348]	@ (8002738 <HAL_GPIO_Init+0x330>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d031      	beq.n	8002642 <HAL_GPIO_Init+0x23a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a56      	ldr	r2, [pc, #344]	@ (800273c <HAL_GPIO_Init+0x334>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d02b      	beq.n	800263e <HAL_GPIO_Init+0x236>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a55      	ldr	r2, [pc, #340]	@ (8002740 <HAL_GPIO_Init+0x338>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d025      	beq.n	800263a <HAL_GPIO_Init+0x232>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a54      	ldr	r2, [pc, #336]	@ (8002744 <HAL_GPIO_Init+0x33c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d01f      	beq.n	8002636 <HAL_GPIO_Init+0x22e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a53      	ldr	r2, [pc, #332]	@ (8002748 <HAL_GPIO_Init+0x340>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d019      	beq.n	8002632 <HAL_GPIO_Init+0x22a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a52      	ldr	r2, [pc, #328]	@ (800274c <HAL_GPIO_Init+0x344>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d013      	beq.n	800262e <HAL_GPIO_Init+0x226>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a51      	ldr	r2, [pc, #324]	@ (8002750 <HAL_GPIO_Init+0x348>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d00d      	beq.n	800262a <HAL_GPIO_Init+0x222>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a50      	ldr	r2, [pc, #320]	@ (8002754 <HAL_GPIO_Init+0x34c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d007      	beq.n	8002626 <HAL_GPIO_Init+0x21e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4f      	ldr	r2, [pc, #316]	@ (8002758 <HAL_GPIO_Init+0x350>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d101      	bne.n	8002622 <HAL_GPIO_Init+0x21a>
 800261e:	2309      	movs	r3, #9
 8002620:	e012      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002622:	230a      	movs	r3, #10
 8002624:	e010      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002626:	2308      	movs	r3, #8
 8002628:	e00e      	b.n	8002648 <HAL_GPIO_Init+0x240>
 800262a:	2307      	movs	r3, #7
 800262c:	e00c      	b.n	8002648 <HAL_GPIO_Init+0x240>
 800262e:	2306      	movs	r3, #6
 8002630:	e00a      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002632:	2305      	movs	r3, #5
 8002634:	e008      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002636:	2304      	movs	r3, #4
 8002638:	e006      	b.n	8002648 <HAL_GPIO_Init+0x240>
 800263a:	2303      	movs	r3, #3
 800263c:	e004      	b.n	8002648 <HAL_GPIO_Init+0x240>
 800263e:	2302      	movs	r3, #2
 8002640:	e002      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <HAL_GPIO_Init+0x240>
 8002646:	2300      	movs	r3, #0
 8002648:	69fa      	ldr	r2, [r7, #28]
 800264a:	f002 0203 	and.w	r2, r2, #3
 800264e:	0092      	lsls	r2, r2, #2
 8002650:	4093      	lsls	r3, r2
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4313      	orrs	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002658:	4935      	ldr	r1, [pc, #212]	@ (8002730 <HAL_GPIO_Init+0x328>)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	089b      	lsrs	r3, r3, #2
 800265e:	3302      	adds	r3, #2
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002666:	4b3d      	ldr	r3, [pc, #244]	@ (800275c <HAL_GPIO_Init+0x354>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	43db      	mvns	r3, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4013      	ands	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800268a:	4a34      	ldr	r2, [pc, #208]	@ (800275c <HAL_GPIO_Init+0x354>)
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002690:	4b32      	ldr	r3, [pc, #200]	@ (800275c <HAL_GPIO_Init+0x354>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026b4:	4a29      	ldr	r2, [pc, #164]	@ (800275c <HAL_GPIO_Init+0x354>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026ba:	4b28      	ldr	r3, [pc, #160]	@ (800275c <HAL_GPIO_Init+0x354>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026de:	4a1f      	ldr	r2, [pc, #124]	@ (800275c <HAL_GPIO_Init+0x354>)
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026e4:	4b1d      	ldr	r3, [pc, #116]	@ (800275c <HAL_GPIO_Init+0x354>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002708:	4a14      	ldr	r2, [pc, #80]	@ (800275c <HAL_GPIO_Init+0x354>)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3301      	adds	r3, #1
 8002712:	61fb      	str	r3, [r7, #28]
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	2b0f      	cmp	r3, #15
 8002718:	f67f ae86 	bls.w	8002428 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	3724      	adds	r7, #36	@ 0x24
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40023800 	.word	0x40023800
 8002730:	40013800 	.word	0x40013800
 8002734:	40020000 	.word	0x40020000
 8002738:	40020400 	.word	0x40020400
 800273c:	40020800 	.word	0x40020800
 8002740:	40020c00 	.word	0x40020c00
 8002744:	40021000 	.word	0x40021000
 8002748:	40021400 	.word	0x40021400
 800274c:	40021800 	.word	0x40021800
 8002750:	40021c00 	.word	0x40021c00
 8002754:	40022000 	.word	0x40022000
 8002758:	40022400 	.word	0x40022400
 800275c:	40013c00 	.word	0x40013c00

08002760 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	460b      	mov	r3, r1
 800276a:	807b      	strh	r3, [r7, #2]
 800276c:	4613      	mov	r3, r2
 800276e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002770:	787b      	ldrb	r3, [r7, #1]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002776:	887a      	ldrh	r2, [r7, #2]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800277c:	e003      	b.n	8002786 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800277e:	887b      	ldrh	r3, [r7, #2]
 8002780:	041a      	lsls	r2, r3, #16
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	619a      	str	r2, [r3, #24]
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b086      	sub	sp, #24
 8002796:	af02      	add	r7, sp, #8
 8002798:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e108      	b.n	80029b6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7ff faba 	bl	8001d38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2203      	movs	r2, #3
 80027c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027d2:	d102      	bne.n	80027da <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f002 fcc8 	bl	8005174 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7c1a      	ldrb	r2, [r3, #16]
 80027ec:	f88d 2000 	strb.w	r2, [sp]
 80027f0:	3304      	adds	r3, #4
 80027f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027f4:	f002 fc64 	bl	80050c0 <USB_CoreInit>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2202      	movs	r2, #2
 8002802:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e0d5      	b.n	80029b6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2100      	movs	r1, #0
 8002810:	4618      	mov	r0, r3
 8002812:	f002 fcc0 	bl	8005196 <USB_SetCurrentMode>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d005      	beq.n	8002828 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2202      	movs	r2, #2
 8002820:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0c6      	b.n	80029b6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002828:	2300      	movs	r3, #0
 800282a:	73fb      	strb	r3, [r7, #15]
 800282c:	e04a      	b.n	80028c4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800282e:	7bfa      	ldrb	r2, [r7, #15]
 8002830:	6879      	ldr	r1, [r7, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	4413      	add	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	440b      	add	r3, r1
 800283c:	3315      	adds	r3, #21
 800283e:	2201      	movs	r2, #1
 8002840:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002842:	7bfa      	ldrb	r2, [r7, #15]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	00db      	lsls	r3, r3, #3
 800284a:	4413      	add	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	3314      	adds	r3, #20
 8002852:	7bfa      	ldrb	r2, [r7, #15]
 8002854:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002856:	7bfa      	ldrb	r2, [r7, #15]
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	b298      	uxth	r0, r3
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	4613      	mov	r3, r2
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	332e      	adds	r3, #46	@ 0x2e
 800286a:	4602      	mov	r2, r0
 800286c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800286e:	7bfa      	ldrb	r2, [r7, #15]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4413      	add	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	440b      	add	r3, r1
 800287c:	3318      	adds	r3, #24
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002882:	7bfa      	ldrb	r2, [r7, #15]
 8002884:	6879      	ldr	r1, [r7, #4]
 8002886:	4613      	mov	r3, r2
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	440b      	add	r3, r1
 8002890:	331c      	adds	r3, #28
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002896:	7bfa      	ldrb	r2, [r7, #15]
 8002898:	6879      	ldr	r1, [r7, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	4413      	add	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	3320      	adds	r3, #32
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028aa:	7bfa      	ldrb	r2, [r7, #15]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	3324      	adds	r3, #36	@ 0x24
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	3301      	adds	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	791b      	ldrb	r3, [r3, #4]
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d3af      	bcc.n	800282e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ce:	2300      	movs	r3, #0
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	e044      	b.n	800295e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028d4:	7bfa      	ldrb	r2, [r7, #15]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	4413      	add	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80028fc:	7bfa      	ldrb	r2, [r7, #15]
 80028fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002900:	7bfa      	ldrb	r2, [r7, #15]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	4413      	add	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002916:	7bfa      	ldrb	r2, [r7, #15]
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800292c:	7bfa      	ldrb	r2, [r7, #15]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002942:	7bfa      	ldrb	r2, [r7, #15]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	3301      	adds	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	791b      	ldrb	r3, [r3, #4]
 8002962:	7bfa      	ldrb	r2, [r7, #15]
 8002964:	429a      	cmp	r2, r3
 8002966:	d3b5      	bcc.n	80028d4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6818      	ldr	r0, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7c1a      	ldrb	r2, [r3, #16]
 8002970:	f88d 2000 	strb.w	r2, [sp]
 8002974:	3304      	adds	r3, #4
 8002976:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002978:	f002 fc5a 	bl	8005230 <USB_DevInit>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d005      	beq.n	800298e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2202      	movs	r2, #2
 8002986:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e013      	b.n	80029b6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	7b1b      	ldrb	r3, [r3, #12]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d102      	bne.n	80029aa <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f80b 	bl	80029c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f002 fe15 	bl	80055de <USB_DevDisconnect>

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80029ee:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <HAL_PCDEx_ActivateLPM+0x44>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	10000003 	.word	0x10000003

08002a08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	4b23      	ldr	r3, [pc, #140]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	4a22      	ldr	r2, [pc, #136]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a1e:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a34:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a36:	f7ff fbd5 	bl	80021e4 <HAL_GetTick>
 8002a3a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a3c:	e009      	b.n	8002a52 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a3e:	f7ff fbd1 	bl	80021e4 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a4c:	d901      	bls.n	8002a52 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e022      	b.n	8002a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5e:	d1ee      	bne.n	8002a3e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a60:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0f      	ldr	r2, [pc, #60]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a6c:	f7ff fbba 	bl	80021e4 <HAL_GetTick>
 8002a70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a72:	e009      	b.n	8002a88 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a74:	f7ff fbb6 	bl	80021e4 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a82:	d901      	bls.n	8002a88 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e007      	b.n	8002a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a94:	d1ee      	bne.n	8002a74 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40007000 	.word	0x40007000

08002aa8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e291      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 8087 	beq.w	8002bda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002acc:	4b96      	ldr	r3, [pc, #600]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 030c 	and.w	r3, r3, #12
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d00c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad8:	4b93      	ldr	r3, [pc, #588]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d112      	bne.n	8002b0a <HAL_RCC_OscConfig+0x62>
 8002ae4:	4b90      	ldr	r3, [pc, #576]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002af0:	d10b      	bne.n	8002b0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af2:	4b8d      	ldr	r3, [pc, #564]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d06c      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x130>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d168      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e26b      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b12:	d106      	bne.n	8002b22 <HAL_RCC_OscConfig+0x7a>
 8002b14:	4b84      	ldr	r3, [pc, #528]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a83      	ldr	r2, [pc, #524]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	e02e      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x9c>
 8002b2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	4b7c      	ldr	r3, [pc, #496]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a7b      	ldr	r2, [pc, #492]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e01d      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0xc0>
 8002b4e:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a75      	ldr	r2, [pc, #468]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	4b73      	ldr	r3, [pc, #460]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a72      	ldr	r2, [pc, #456]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b68:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	4b6c      	ldr	r3, [pc, #432]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a6b      	ldr	r2, [pc, #428]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d013      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff fb2c 	bl	80021e4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b90:	f7ff fb28 	bl	80021e4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b64      	cmp	r3, #100	@ 0x64
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e21f      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b61      	ldr	r3, [pc, #388]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0xe8>
 8002bae:	e014      	b.n	8002bda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7ff fb18 	bl	80021e4 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7ff fb14 	bl	80021e4 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	@ 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e20b      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	4b57      	ldr	r3, [pc, #348]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x110>
 8002bd6:	e000      	b.n	8002bda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d069      	beq.n	8002cba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002be6:	4b50      	ldr	r3, [pc, #320]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00b      	beq.n	8002c0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf2:	4b4d      	ldr	r3, [pc, #308]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d11c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x190>
 8002bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d116      	bne.n	8002c38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c0a:	4b47      	ldr	r3, [pc, #284]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <HAL_RCC_OscConfig+0x17a>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d001      	beq.n	8002c22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e1df      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c22:	4b41      	ldr	r3, [pc, #260]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	493d      	ldr	r1, [pc, #244]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c36:	e040      	b.n	8002cba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d023      	beq.n	8002c88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c40:	4b39      	ldr	r3, [pc, #228]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a38      	ldr	r2, [pc, #224]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4c:	f7ff faca 	bl	80021e4 <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c54:	f7ff fac6 	bl	80021e4 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e1bd      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c66:	4b30      	ldr	r3, [pc, #192]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c72:	4b2d      	ldr	r3, [pc, #180]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4929      	ldr	r1, [pc, #164]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	600b      	str	r3, [r1, #0]
 8002c86:	e018      	b.n	8002cba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c8e:	f023 0301 	bic.w	r3, r3, #1
 8002c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7ff faa6 	bl	80021e4 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9c:	f7ff faa2 	bl	80021e4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e199      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cae:	4b1e      	ldr	r3, [pc, #120]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d038      	beq.n	8002d38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d019      	beq.n	8002d02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cce:	4b16      	ldr	r3, [pc, #88]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd2:	4a15      	ldr	r2, [pc, #84]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cda:	f7ff fa83 	bl	80021e4 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce2:	f7ff fa7f 	bl	80021e4 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e176      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x23a>
 8002d00:	e01a      	b.n	8002d38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d02:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d06:	4a08      	ldr	r2, [pc, #32]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0e:	f7ff fa69 	bl	80021e4 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d14:	e00a      	b.n	8002d2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d16:	f7ff fa65 	bl	80021e4 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d903      	bls.n	8002d2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e15c      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
 8002d28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	4b91      	ldr	r3, [pc, #580]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ee      	bne.n	8002d16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 80a4 	beq.w	8002e8e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d46:	4b8b      	ldr	r3, [pc, #556]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10d      	bne.n	8002d6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d52:	4b88      	ldr	r3, [pc, #544]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	4a87      	ldr	r2, [pc, #540]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d5e:	4b85      	ldr	r3, [pc, #532]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d6e:	4b82      	ldr	r3, [pc, #520]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d118      	bne.n	8002dac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d7a:	4b7f      	ldr	r3, [pc, #508]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a7e      	ldr	r2, [pc, #504]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d86:	f7ff fa2d 	bl	80021e4 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d8e:	f7ff fa29 	bl	80021e4 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b64      	cmp	r3, #100	@ 0x64
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e120      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da0:	4b75      	ldr	r3, [pc, #468]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x31a>
 8002db4:	4b6f      	ldr	r3, [pc, #444]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	4a6e      	ldr	r2, [pc, #440]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc0:	e02d      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10c      	bne.n	8002de4 <HAL_RCC_OscConfig+0x33c>
 8002dca:	4b6a      	ldr	r3, [pc, #424]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	4a69      	ldr	r2, [pc, #420]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd6:	4b67      	ldr	r3, [pc, #412]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	4a66      	ldr	r2, [pc, #408]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002ddc:	f023 0304 	bic.w	r3, r3, #4
 8002de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de2:	e01c      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b05      	cmp	r3, #5
 8002dea:	d10c      	bne.n	8002e06 <HAL_RCC_OscConfig+0x35e>
 8002dec:	4b61      	ldr	r3, [pc, #388]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df0:	4a60      	ldr	r2, [pc, #384]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002df2:	f043 0304 	orr.w	r3, r3, #4
 8002df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df8:	4b5e      	ldr	r3, [pc, #376]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e04:	e00b      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002e06:	4b5b      	ldr	r3, [pc, #364]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	4a5a      	ldr	r2, [pc, #360]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e12:	4b58      	ldr	r3, [pc, #352]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	4a57      	ldr	r2, [pc, #348]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d015      	beq.n	8002e52 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7ff f9dd 	bl	80021e4 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2c:	e00a      	b.n	8002e44 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2e:	f7ff f9d9 	bl	80021e4 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e0ce      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e44:	4b4b      	ldr	r3, [pc, #300]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0ee      	beq.n	8002e2e <HAL_RCC_OscConfig+0x386>
 8002e50:	e014      	b.n	8002e7c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e52:	f7ff f9c7 	bl	80021e4 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7ff f9c3 	bl	80021e4 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e0b8      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e70:	4b40      	ldr	r3, [pc, #256]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1ee      	bne.n	8002e5a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e7c:	7dfb      	ldrb	r3, [r7, #23]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d105      	bne.n	8002e8e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e82:	4b3c      	ldr	r3, [pc, #240]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e86:	4a3b      	ldr	r2, [pc, #236]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e8c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80a4 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e98:	4b36      	ldr	r3, [pc, #216]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d06b      	beq.n	8002f7c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d149      	bne.n	8002f40 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eac:	4b31      	ldr	r3, [pc, #196]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a30      	ldr	r2, [pc, #192]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7ff f994 	bl	80021e4 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7ff f990 	bl	80021e4 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e087      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed2:	4b28      	ldr	r3, [pc, #160]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eec:	019b      	lsls	r3, r3, #6
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	085b      	lsrs	r3, r3, #1
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	041b      	lsls	r3, r3, #16
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f00:	061b      	lsls	r3, r3, #24
 8002f02:	4313      	orrs	r3, r2
 8002f04:	4a1b      	ldr	r2, [pc, #108]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f06:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002f0a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f0c:	4b19      	ldr	r3, [pc, #100]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a18      	ldr	r2, [pc, #96]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f18:	f7ff f964 	bl	80021e4 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f20:	f7ff f960 	bl	80021e4 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e057      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f32:	4b10      	ldr	r3, [pc, #64]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x478>
 8002f3e:	e04f      	b.n	8002fe0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0b      	ldr	r2, [pc, #44]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4c:	f7ff f94a 	bl	80021e4 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f54:	f7ff f946 	bl	80021e4 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e03d      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f66:	4b03      	ldr	r3, [pc, #12]	@ (8002f74 <HAL_RCC_OscConfig+0x4cc>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x4ac>
 8002f72:	e035      	b.n	8002fe0 <HAL_RCC_OscConfig+0x538>
 8002f74:	40023800 	.word	0x40023800
 8002f78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <HAL_RCC_OscConfig+0x544>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d028      	beq.n	8002fdc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d121      	bne.n	8002fdc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d11a      	bne.n	8002fdc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fac:	4013      	ands	r3, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fb2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d111      	bne.n	8002fdc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	085b      	lsrs	r3, r3, #1
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d107      	bne.n	8002fdc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e0d0      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003008:	4b6a      	ldr	r3, [pc, #424]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d910      	bls.n	8003038 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b67      	ldr	r3, [pc, #412]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 020f 	bic.w	r2, r3, #15
 800301e:	4965      	ldr	r1, [pc, #404]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b63      	ldr	r3, [pc, #396]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0b8      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d020      	beq.n	8003086 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003050:	4b59      	ldr	r3, [pc, #356]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	4a58      	ldr	r2, [pc, #352]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003056:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800305a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003068:	4b53      	ldr	r3, [pc, #332]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	4a52      	ldr	r2, [pc, #328]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800306e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003072:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003074:	4b50      	ldr	r3, [pc, #320]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	494d      	ldr	r1, [pc, #308]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003082:	4313      	orrs	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d040      	beq.n	8003114 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d107      	bne.n	80030aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	4b47      	ldr	r3, [pc, #284]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d115      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e07f      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d107      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b2:	4b41      	ldr	r3, [pc, #260]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d109      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e073      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c2:	4b3d      	ldr	r3, [pc, #244]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e06b      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d2:	4b39      	ldr	r3, [pc, #228]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f023 0203 	bic.w	r2, r3, #3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4936      	ldr	r1, [pc, #216]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030e4:	f7ff f87e 	bl	80021e4 <HAL_GetTick>
 80030e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ea:	e00a      	b.n	8003102 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ec:	f7ff f87a 	bl	80021e4 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e053      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003102:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 020c 	and.w	r2, r3, #12
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	429a      	cmp	r2, r3
 8003112:	d1eb      	bne.n	80030ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003114:	4b27      	ldr	r3, [pc, #156]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d210      	bcs.n	8003144 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003122:	4b24      	ldr	r3, [pc, #144]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f023 020f 	bic.w	r2, r3, #15
 800312a:	4922      	ldr	r1, [pc, #136]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003132:	4b20      	ldr	r3, [pc, #128]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	d001      	beq.n	8003144 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e032      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d008      	beq.n	8003162 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003150:	4b19      	ldr	r3, [pc, #100]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4916      	ldr	r1, [pc, #88]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800316e:	4b12      	ldr	r3, [pc, #72]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	490e      	ldr	r1, [pc, #56]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800317e:	4313      	orrs	r3, r2
 8003180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003182:	f000 f821 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 8003186:	4602      	mov	r2, r0
 8003188:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	490a      	ldr	r1, [pc, #40]	@ (80031bc <HAL_RCC_ClockConfig+0x1cc>)
 8003194:	5ccb      	ldrb	r3, [r1, r3]
 8003196:	fa22 f303 	lsr.w	r3, r2, r3
 800319a:	4a09      	ldr	r2, [pc, #36]	@ (80031c0 <HAL_RCC_ClockConfig+0x1d0>)
 800319c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800319e:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_ClockConfig+0x1d4>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe fe42 	bl	8001e2c <HAL_InitTick>

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023c00 	.word	0x40023c00
 80031b8:	40023800 	.word	0x40023800
 80031bc:	0800acc8 	.word	0x0800acc8
 80031c0:	20000000 	.word	0x20000000
 80031c4:	20000004 	.word	0x20000004

080031c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031cc:	b094      	sub	sp, #80	@ 0x50
 80031ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80031d0:	2300      	movs	r3, #0
 80031d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80031d4:	2300      	movs	r3, #0
 80031d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031d8:	2300      	movs	r3, #0
 80031da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80031dc:	2300      	movs	r3, #0
 80031de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031e0:	4b79      	ldr	r3, [pc, #484]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 030c 	and.w	r3, r3, #12
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d00d      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x40>
 80031ec:	2b08      	cmp	r3, #8
 80031ee:	f200 80e1 	bhi.w	80033b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x34>
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0x3a>
 80031fa:	e0db      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031fc:	4b73      	ldr	r3, [pc, #460]	@ (80033cc <HAL_RCC_GetSysClockFreq+0x204>)
 80031fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003200:	e0db      	b.n	80033ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003202:	4b73      	ldr	r3, [pc, #460]	@ (80033d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003204:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003206:	e0d8      	b.n	80033ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003208:	4b6f      	ldr	r3, [pc, #444]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003210:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003212:	4b6d      	ldr	r3, [pc, #436]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d063      	beq.n	80032e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800321e:	4b6a      	ldr	r3, [pc, #424]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	099b      	lsrs	r3, r3, #6
 8003224:	2200      	movs	r2, #0
 8003226:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003228:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800322a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800322c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003230:	633b      	str	r3, [r7, #48]	@ 0x30
 8003232:	2300      	movs	r3, #0
 8003234:	637b      	str	r3, [r7, #52]	@ 0x34
 8003236:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800323a:	4622      	mov	r2, r4
 800323c:	462b      	mov	r3, r5
 800323e:	f04f 0000 	mov.w	r0, #0
 8003242:	f04f 0100 	mov.w	r1, #0
 8003246:	0159      	lsls	r1, r3, #5
 8003248:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800324c:	0150      	lsls	r0, r2, #5
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4621      	mov	r1, r4
 8003254:	1a51      	subs	r1, r2, r1
 8003256:	6139      	str	r1, [r7, #16]
 8003258:	4629      	mov	r1, r5
 800325a:	eb63 0301 	sbc.w	r3, r3, r1
 800325e:	617b      	str	r3, [r7, #20]
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800326c:	4659      	mov	r1, fp
 800326e:	018b      	lsls	r3, r1, #6
 8003270:	4651      	mov	r1, sl
 8003272:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003276:	4651      	mov	r1, sl
 8003278:	018a      	lsls	r2, r1, #6
 800327a:	4651      	mov	r1, sl
 800327c:	ebb2 0801 	subs.w	r8, r2, r1
 8003280:	4659      	mov	r1, fp
 8003282:	eb63 0901 	sbc.w	r9, r3, r1
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	f04f 0300 	mov.w	r3, #0
 800328e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003292:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003296:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800329a:	4690      	mov	r8, r2
 800329c:	4699      	mov	r9, r3
 800329e:	4623      	mov	r3, r4
 80032a0:	eb18 0303 	adds.w	r3, r8, r3
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	462b      	mov	r3, r5
 80032a8:	eb49 0303 	adc.w	r3, r9, r3
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	f04f 0200 	mov.w	r2, #0
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032ba:	4629      	mov	r1, r5
 80032bc:	024b      	lsls	r3, r1, #9
 80032be:	4621      	mov	r1, r4
 80032c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032c4:	4621      	mov	r1, r4
 80032c6:	024a      	lsls	r2, r1, #9
 80032c8:	4610      	mov	r0, r2
 80032ca:	4619      	mov	r1, r3
 80032cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ce:	2200      	movs	r2, #0
 80032d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032d8:	f7fc ffea 	bl	80002b0 <__aeabi_uldivmod>
 80032dc:	4602      	mov	r2, r0
 80032de:	460b      	mov	r3, r1
 80032e0:	4613      	mov	r3, r2
 80032e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032e4:	e058      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032e6:	4b38      	ldr	r3, [pc, #224]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	099b      	lsrs	r3, r3, #6
 80032ec:	2200      	movs	r2, #0
 80032ee:	4618      	mov	r0, r3
 80032f0:	4611      	mov	r1, r2
 80032f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032f6:	623b      	str	r3, [r7, #32]
 80032f8:	2300      	movs	r3, #0
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80032fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003300:	4642      	mov	r2, r8
 8003302:	464b      	mov	r3, r9
 8003304:	f04f 0000 	mov.w	r0, #0
 8003308:	f04f 0100 	mov.w	r1, #0
 800330c:	0159      	lsls	r1, r3, #5
 800330e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003312:	0150      	lsls	r0, r2, #5
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	4641      	mov	r1, r8
 800331a:	ebb2 0a01 	subs.w	sl, r2, r1
 800331e:	4649      	mov	r1, r9
 8003320:	eb63 0b01 	sbc.w	fp, r3, r1
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003330:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003334:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003338:	ebb2 040a 	subs.w	r4, r2, sl
 800333c:	eb63 050b 	sbc.w	r5, r3, fp
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	f04f 0300 	mov.w	r3, #0
 8003348:	00eb      	lsls	r3, r5, #3
 800334a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800334e:	00e2      	lsls	r2, r4, #3
 8003350:	4614      	mov	r4, r2
 8003352:	461d      	mov	r5, r3
 8003354:	4643      	mov	r3, r8
 8003356:	18e3      	adds	r3, r4, r3
 8003358:	603b      	str	r3, [r7, #0]
 800335a:	464b      	mov	r3, r9
 800335c:	eb45 0303 	adc.w	r3, r5, r3
 8003360:	607b      	str	r3, [r7, #4]
 8003362:	f04f 0200 	mov.w	r2, #0
 8003366:	f04f 0300 	mov.w	r3, #0
 800336a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800336e:	4629      	mov	r1, r5
 8003370:	028b      	lsls	r3, r1, #10
 8003372:	4621      	mov	r1, r4
 8003374:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003378:	4621      	mov	r1, r4
 800337a:	028a      	lsls	r2, r1, #10
 800337c:	4610      	mov	r0, r2
 800337e:	4619      	mov	r1, r3
 8003380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003382:	2200      	movs	r2, #0
 8003384:	61bb      	str	r3, [r7, #24]
 8003386:	61fa      	str	r2, [r7, #28]
 8003388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800338c:	f7fc ff90 	bl	80002b0 <__aeabi_uldivmod>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4613      	mov	r3, r2
 8003396:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003398:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	0c1b      	lsrs	r3, r3, #16
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	3301      	adds	r3, #1
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80033a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033b2:	e002      	b.n	80033ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033b4:	4b05      	ldr	r3, [pc, #20]	@ (80033cc <HAL_RCC_GetSysClockFreq+0x204>)
 80033b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3750      	adds	r7, #80	@ 0x50
 80033c0:	46bd      	mov	sp, r7
 80033c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033c6:	bf00      	nop
 80033c8:	40023800 	.word	0x40023800
 80033cc:	00f42400 	.word	0x00f42400
 80033d0:	007a1200 	.word	0x007a1200

080033d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033d8:	4b03      	ldr	r3, [pc, #12]	@ (80033e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033da:	681b      	ldr	r3, [r3, #0]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000000 	.word	0x20000000

080033ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033f0:	f7ff fff0 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 80033f4:	4602      	mov	r2, r0
 80033f6:	4b05      	ldr	r3, [pc, #20]	@ (800340c <HAL_RCC_GetPCLK1Freq+0x20>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	0a9b      	lsrs	r3, r3, #10
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	4903      	ldr	r1, [pc, #12]	@ (8003410 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003402:	5ccb      	ldrb	r3, [r1, r3]
 8003404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003408:	4618      	mov	r0, r3
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40023800 	.word	0x40023800
 8003410:	0800acd8 	.word	0x0800acd8

08003414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003418:	f7ff ffdc 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 800341c:	4602      	mov	r2, r0
 800341e:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	0b5b      	lsrs	r3, r3, #13
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	4903      	ldr	r1, [pc, #12]	@ (8003438 <HAL_RCC_GetPCLK2Freq+0x24>)
 800342a:	5ccb      	ldrb	r3, [r1, r3]
 800342c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003430:	4618      	mov	r0, r3
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40023800 	.word	0x40023800
 8003438:	0800acd8 	.word	0x0800acd8

0800343c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	220f      	movs	r2, #15
 800344a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800344c:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <HAL_RCC_GetClockConfig+0x5c>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 0203 	and.w	r2, r3, #3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003458:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <HAL_RCC_GetClockConfig+0x5c>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003464:	4b0c      	ldr	r3, [pc, #48]	@ (8003498 <HAL_RCC_GetClockConfig+0x5c>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003470:	4b09      	ldr	r3, [pc, #36]	@ (8003498 <HAL_RCC_GetClockConfig+0x5c>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	08db      	lsrs	r3, r3, #3
 8003476:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800347e:	4b07      	ldr	r3, [pc, #28]	@ (800349c <HAL_RCC_GetClockConfig+0x60>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 020f 	and.w	r2, r3, #15
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	601a      	str	r2, [r3, #0]
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	40023c00 	.word	0x40023c00

080034a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80034ac:	2300      	movs	r3, #0
 80034ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d012      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034c8:	4b69      	ldr	r3, [pc, #420]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	4a68      	ldr	r2, [pc, #416]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80034d2:	6093      	str	r3, [r2, #8]
 80034d4:	4b66      	ldr	r3, [pc, #408]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034dc:	4964      	ldr	r1, [pc, #400]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80034ea:	2301      	movs	r3, #1
 80034ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d017      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003500:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003508:	4959      	ldr	r1, [pc, #356]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003514:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003518:	d101      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800351a:	2301      	movs	r3, #1
 800351c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003526:	2301      	movs	r3, #1
 8003528:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d017      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003536:	4b4e      	ldr	r3, [pc, #312]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800353c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	494a      	ldr	r1, [pc, #296]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003554:	d101      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003556:	2301      	movs	r3, #1
 8003558:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003562:	2301      	movs	r3, #1
 8003564:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003572:	2301      	movs	r3, #1
 8003574:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0320 	and.w	r3, r3, #32
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 808b 	beq.w	800369a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003584:	4b3a      	ldr	r3, [pc, #232]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	4a39      	ldr	r2, [pc, #228]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800358e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003590:	4b37      	ldr	r3, [pc, #220]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003598:	60bb      	str	r3, [r7, #8]
 800359a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800359c:	4b35      	ldr	r3, [pc, #212]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a34      	ldr	r2, [pc, #208]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035a8:	f7fe fe1c 	bl	80021e4 <HAL_GetTick>
 80035ac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b0:	f7fe fe18 	bl	80021e4 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	@ 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e357      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035ce:	4b28      	ldr	r3, [pc, #160]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035d6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d035      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d02e      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ec:	4b20      	ldr	r3, [pc, #128]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035f4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003600:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003602:	4b1b      	ldr	r3, [pc, #108]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003606:	4a1a      	ldr	r2, [pc, #104]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800360c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800360e:	4a18      	ldr	r2, [pc, #96]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003614:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d114      	bne.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fe fde0 	bl	80021e4 <HAL_GetTick>
 8003624:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003626:	e00a      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003628:	f7fe fddc 	bl	80021e4 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003636:	4293      	cmp	r3, r2
 8003638:	d901      	bls.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e319      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800363e:	4b0c      	ldr	r3, [pc, #48]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0ee      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003656:	d111      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003658:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003666:	400b      	ands	r3, r1
 8003668:	4901      	ldr	r1, [pc, #4]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
 800366e:	e00b      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003670:	40023800 	.word	0x40023800
 8003674:	40007000 	.word	0x40007000
 8003678:	0ffffcff 	.word	0x0ffffcff
 800367c:	4baa      	ldr	r3, [pc, #680]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	4aa9      	ldr	r2, [pc, #676]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003682:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003686:	6093      	str	r3, [r2, #8]
 8003688:	4ba7      	ldr	r3, [pc, #668]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800368a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003694:	49a4      	ldr	r1, [pc, #656]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003696:	4313      	orrs	r3, r2
 8003698:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0310 	and.w	r3, r3, #16
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d010      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036a6:	4ba0      	ldr	r3, [pc, #640]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036ac:	4a9e      	ldr	r2, [pc, #632]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80036b6:	4b9c      	ldr	r3, [pc, #624]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	4999      	ldr	r1, [pc, #612]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036d4:	4b94      	ldr	r3, [pc, #592]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e2:	4991      	ldr	r1, [pc, #580]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036f6:	4b8c      	ldr	r3, [pc, #560]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003704:	4988      	ldr	r1, [pc, #544]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003718:	4b83      	ldr	r3, [pc, #524]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003726:	4980      	ldr	r1, [pc, #512]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800373a:	4b7b      	ldr	r3, [pc, #492]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003748:	4977      	ldr	r1, [pc, #476]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800375c:	4b72      	ldr	r3, [pc, #456]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800375e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003762:	f023 0203 	bic.w	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376a:	496f      	ldr	r1, [pc, #444]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00a      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800377e:	4b6a      	ldr	r3, [pc, #424]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003784:	f023 020c 	bic.w	r2, r3, #12
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800378c:	4966      	ldr	r1, [pc, #408]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00a      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037a0:	4b61      	ldr	r3, [pc, #388]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	495e      	ldr	r1, [pc, #376]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00a      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037c2:	4b59      	ldr	r3, [pc, #356]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037d0:	4955      	ldr	r1, [pc, #340]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037e4:	4b50      	ldr	r3, [pc, #320]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f2:	494d      	ldr	r1, [pc, #308]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003806:	4b48      	ldr	r3, [pc, #288]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003814:	4944      	ldr	r1, [pc, #272]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003828:	4b3f      	ldr	r3, [pc, #252]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800382e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003836:	493c      	ldr	r1, [pc, #240]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800384a:	4b37      	ldr	r3, [pc, #220]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800384c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003850:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003858:	4933      	ldr	r1, [pc, #204]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800385a:	4313      	orrs	r3, r2
 800385c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800386c:	4b2e      	ldr	r3, [pc, #184]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003872:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800387a:	492b      	ldr	r1, [pc, #172]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800387c:	4313      	orrs	r3, r2
 800387e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d011      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800388e:	4b26      	ldr	r3, [pc, #152]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003894:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800389c:	4922      	ldr	r1, [pc, #136]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038ac:	d101      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80038ae:	2301      	movs	r3, #1
 80038b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80038be:	2301      	movs	r3, #1
 80038c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ce:	4b16      	ldr	r3, [pc, #88]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038dc:	4912      	ldr	r1, [pc, #72]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00b      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80038f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003900:	4909      	ldr	r1, [pc, #36]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d006      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 80d9 	beq.w	8003ace <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800391c:	4b02      	ldr	r3, [pc, #8]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a01      	ldr	r2, [pc, #4]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003922:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003926:	e001      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003928:	40023800 	.word	0x40023800
 800392c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800392e:	f7fe fc59 	bl	80021e4 <HAL_GetTick>
 8003932:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003934:	e008      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003936:	f7fe fc55 	bl	80021e4 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b64      	cmp	r3, #100	@ 0x64
 8003942:	d901      	bls.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e194      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003948:	4b6c      	ldr	r3, [pc, #432]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f0      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d021      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003964:	2b00      	cmp	r3, #0
 8003966:	d11d      	bne.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003968:	4b64      	ldr	r3, [pc, #400]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800396a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800396e:	0c1b      	lsrs	r3, r3, #16
 8003970:	f003 0303 	and.w	r3, r3, #3
 8003974:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003976:	4b61      	ldr	r3, [pc, #388]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003978:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800397c:	0e1b      	lsrs	r3, r3, #24
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	019a      	lsls	r2, r3, #6
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	041b      	lsls	r3, r3, #16
 800398e:	431a      	orrs	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	061b      	lsls	r3, r3, #24
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	071b      	lsls	r3, r3, #28
 800399c:	4957      	ldr	r1, [pc, #348]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d004      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039b8:	d00a      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d02e      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039ce:	d129      	bne.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80039d0:	4b4a      	ldr	r3, [pc, #296]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039d6:	0c1b      	lsrs	r3, r3, #16
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039de:	4b47      	ldr	r3, [pc, #284]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039e4:	0f1b      	lsrs	r3, r3, #28
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	019a      	lsls	r2, r3, #6
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	041b      	lsls	r3, r3, #16
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	061b      	lsls	r3, r3, #24
 80039fe:	431a      	orrs	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	071b      	lsls	r3, r3, #28
 8003a04:	493d      	ldr	r1, [pc, #244]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a12:	f023 021f 	bic.w	r2, r3, #31
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	4937      	ldr	r1, [pc, #220]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d01d      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a30:	4b32      	ldr	r3, [pc, #200]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a36:	0e1b      	lsrs	r3, r3, #24
 8003a38:	f003 030f 	and.w	r3, r3, #15
 8003a3c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a44:	0f1b      	lsrs	r3, r3, #28
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	019a      	lsls	r2, r3, #6
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	041b      	lsls	r3, r3, #16
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	061b      	lsls	r3, r3, #24
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	071b      	lsls	r3, r3, #28
 8003a64:	4925      	ldr	r1, [pc, #148]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d011      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	019a      	lsls	r2, r3, #6
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	041b      	lsls	r3, r3, #16
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	061b      	lsls	r3, r3, #24
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	071b      	lsls	r3, r3, #28
 8003a94:	4919      	ldr	r1, [pc, #100]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a9c:	4b17      	ldr	r3, [pc, #92]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a16      	ldr	r2, [pc, #88]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003aa2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003aa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa8:	f7fe fb9c 	bl	80021e4 <HAL_GetTick>
 8003aac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ab0:	f7fe fb98 	bl	80021e4 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b64      	cmp	r3, #100	@ 0x64
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e0d7      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0f0      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	f040 80cd 	bne.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ad6:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a08      	ldr	r2, [pc, #32]	@ (8003afc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003adc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ae0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae2:	f7fe fb7f 	bl	80021e4 <HAL_GetTick>
 8003ae6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003aea:	f7fe fb7b 	bl	80021e4 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b64      	cmp	r3, #100	@ 0x64
 8003af6:	d903      	bls.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e0ba      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003afc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b00:	4b5e      	ldr	r3, [pc, #376]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b0c:	d0ed      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d02e      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d12a      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b36:	4b51      	ldr	r3, [pc, #324]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3c:	0c1b      	lsrs	r3, r3, #16
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b44:	4b4d      	ldr	r3, [pc, #308]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b4a:	0f1b      	lsrs	r3, r3, #28
 8003b4c:	f003 0307 	and.w	r3, r3, #7
 8003b50:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	019a      	lsls	r2, r3, #6
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	041b      	lsls	r3, r3, #16
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	061b      	lsls	r3, r3, #24
 8003b64:	431a      	orrs	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	071b      	lsls	r3, r3, #28
 8003b6a:	4944      	ldr	r1, [pc, #272]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b72:	4b42      	ldr	r3, [pc, #264]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b80:	3b01      	subs	r3, #1
 8003b82:	021b      	lsls	r3, r3, #8
 8003b84:	493d      	ldr	r1, [pc, #244]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d022      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ba0:	d11d      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ba2:	4b36      	ldr	r3, [pc, #216]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba8:	0e1b      	lsrs	r3, r3, #24
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003bb0:	4b32      	ldr	r3, [pc, #200]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb6:	0f1b      	lsrs	r3, r3, #28
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	019a      	lsls	r2, r3, #6
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	041b      	lsls	r3, r3, #16
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	061b      	lsls	r3, r3, #24
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	071b      	lsls	r3, r3, #28
 8003bd6:	4929      	ldr	r1, [pc, #164]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d028      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003bea:	4b24      	ldr	r3, [pc, #144]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf0:	0e1b      	lsrs	r3, r3, #24
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bf8:	4b20      	ldr	r3, [pc, #128]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfe:	0c1b      	lsrs	r3, r3, #16
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	019a      	lsls	r2, r3, #6
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	041b      	lsls	r3, r3, #16
 8003c10:	431a      	orrs	r2, r3
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	071b      	lsls	r3, r3, #28
 8003c1e:	4917      	ldr	r1, [pc, #92]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003c26:	4b15      	ldr	r3, [pc, #84]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c34:	4911      	ldr	r1, [pc, #68]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0e      	ldr	r2, [pc, #56]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c48:	f7fe facc 	bl	80021e4 <HAL_GetTick>
 8003c4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c50:	f7fe fac8 	bl	80021e4 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	@ 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e007      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c62:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c6e:	d1ef      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3720      	adds	r7, #32
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800

08003c80 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e01c      	b.n	8003ccc <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	795b      	ldrb	r3, [r3, #5]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d105      	bne.n	8003ca8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd ff88 	bl	8001bb8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f042 0204 	orr.w	r2, r2, #4
 8003cbc:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	791b      	ldrb	r3, [r3, #4]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_RNG_GenerateRandomNumber+0x1a>
 8003cea:	2302      	movs	r3, #2
 8003cec:	e044      	b.n	8003d78 <HAL_RNG_GenerateRandomNumber+0xa4>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	795b      	ldrb	r3, [r3, #5]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d133      	bne.n	8003d66 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2202      	movs	r2, #2
 8003d02:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d04:	f7fe fa6e 	bl	80021e4 <HAL_GetTick>
 8003d08:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003d0a:	e018      	b.n	8003d3e <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003d0c:	f7fe fa6a 	bl	80021e4 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d911      	bls.n	8003d3e <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d00a      	beq.n	8003d3e <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2202      	movs	r2, #2
 8003d32:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e01c      	b.n	8003d78 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d1df      	bne.n	8003d0c <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	715a      	strb	r2, [r3, #5]
 8003d64:	e004      	b.n	8003d70 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2204      	movs	r2, #4
 8003d6a:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	711a      	strb	r2, [r3, #4]

  return status;
 8003d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2210      	movs	r2, #16
 8003da2:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8003da4:	2301      	movs	r3, #1
 8003da6:	60fb      	str	r3, [r7, #12]
 8003da8:	e009      	b.n	8003dbe <HAL_RNG_IRQHandler+0x3e>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d004      	beq.n	8003dbe <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2208      	movs	r2, #8
 8003db8:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d10b      	bne.n	8003ddc <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f837 	bl	8003e3e <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0260 	mvn.w	r2, #96	@ 0x60
 8003dd8:	605a      	str	r2, [r3, #4]

    return;
 8003dda:	e022      	b.n	8003e22 <HAL_RNG_IRQHandler+0xa2>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d01d      	beq.n	8003e22 <HAL_RNG_IRQHandler+0xa2>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 0208 	bic.w	r2, r2, #8
 8003df4:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	795b      	ldrb	r3, [r3, #5]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b04      	cmp	r3, #4
 8003e08:	d00b      	beq.n	8003e22 <HAL_RNG_IRQHandler+0xa2>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f803 	bl	8003e28 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d101      	bne.n	8003e64 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e049      	b.n	8003ef8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d106      	bne.n	8003e7e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7fd fed9 	bl	8001c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	3304      	adds	r3, #4
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4610      	mov	r0, r2
 8003e92:	f000 faa7 	bl	80043e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d001      	beq.n	8003f18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e054      	b.n	8003fc2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a26      	ldr	r2, [pc, #152]	@ (8003fd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d022      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f42:	d01d      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a22      	ldr	r2, [pc, #136]	@ (8003fd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d018      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a21      	ldr	r2, [pc, #132]	@ (8003fd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d013      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003fdc <HAL_TIM_Base_Start_IT+0xdc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00e      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1e      	ldr	r2, [pc, #120]	@ (8003fe0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d009      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a1c      	ldr	r2, [pc, #112]	@ (8003fe4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x80>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe8 <HAL_TIM_Base_Start_IT+0xe8>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d115      	bne.n	8003fac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	4b19      	ldr	r3, [pc, #100]	@ (8003fec <HAL_TIM_Base_Start_IT+0xec>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b06      	cmp	r3, #6
 8003f90:	d015      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0xbe>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f98:	d011      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0201 	orr.w	r2, r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003faa:	e008      	b.n	8003fbe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e000      	b.n	8003fc0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40000400 	.word	0x40000400
 8003fd8:	40000800 	.word	0x40000800
 8003fdc:	40000c00 	.word	0x40000c00
 8003fe0:	40010400 	.word	0x40010400
 8003fe4:	40014000 	.word	0x40014000
 8003fe8:	40001800 	.word	0x40001800
 8003fec:	00010007 	.word	0x00010007

08003ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d020      	beq.n	8004054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0202 	mvn.w	r2, #2
 8004024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f9b4 	bl	80043a8 <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f9a6 	bl	8004394 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f9b7 	bl	80043bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b00      	cmp	r3, #0
 800405c:	d020      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	d01b      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0204 	mvn.w	r2, #4
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2202      	movs	r2, #2
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f98e 	bl	80043a8 <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f980 	bl	8004394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f991 	bl	80043bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d020      	beq.n	80040ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d01b      	beq.n	80040ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0208 	mvn.w	r2, #8
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2204      	movs	r2, #4
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f968 	bl	80043a8 <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f95a 	bl	8004394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f96b 	bl	80043bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d020      	beq.n	8004138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01b      	beq.n	8004138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0210 	mvn.w	r2, #16
 8004108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2208      	movs	r2, #8
 800410e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f942 	bl	80043a8 <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f934 	bl	8004394 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f945 	bl	80043bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00c      	beq.n	800415c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0201 	mvn.w	r2, #1
 8004154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7fd fc96 	bl	8001a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004162:	2b00      	cmp	r3, #0
 8004164:	d104      	bne.n	8004170 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00c      	beq.n	800418a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 fb0b 	bl	80047a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00c      	beq.n	80041ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419a:	2b00      	cmp	r3, #0
 800419c:	d007      	beq.n	80041ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80041a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 fb03 	bl	80047b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00c      	beq.n	80041d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d007      	beq.n	80041d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 f8ff 	bl	80043d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00c      	beq.n	80041f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f003 0320 	and.w	r3, r3, #32
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d007      	beq.n	80041f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f06f 0220 	mvn.w	r2, #32
 80041ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 facb 	bl	800478c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041f6:	bf00      	nop
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
	...

08004200 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800420a:	2300      	movs	r3, #0
 800420c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004214:	2b01      	cmp	r3, #1
 8004216:	d101      	bne.n	800421c <HAL_TIM_ConfigClockSource+0x1c>
 8004218:	2302      	movs	r3, #2
 800421a:	e0b4      	b.n	8004386 <HAL_TIM_ConfigClockSource+0x186>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004234:	68ba      	ldr	r2, [r7, #8]
 8004236:	4b56      	ldr	r3, [pc, #344]	@ (8004390 <HAL_TIM_ConfigClockSource+0x190>)
 8004238:	4013      	ands	r3, r2
 800423a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004242:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004254:	d03e      	beq.n	80042d4 <HAL_TIM_ConfigClockSource+0xd4>
 8004256:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800425a:	f200 8087 	bhi.w	800436c <HAL_TIM_ConfigClockSource+0x16c>
 800425e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004262:	f000 8086 	beq.w	8004372 <HAL_TIM_ConfigClockSource+0x172>
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426a:	d87f      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 800426c:	2b70      	cmp	r3, #112	@ 0x70
 800426e:	d01a      	beq.n	80042a6 <HAL_TIM_ConfigClockSource+0xa6>
 8004270:	2b70      	cmp	r3, #112	@ 0x70
 8004272:	d87b      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 8004274:	2b60      	cmp	r3, #96	@ 0x60
 8004276:	d050      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x11a>
 8004278:	2b60      	cmp	r3, #96	@ 0x60
 800427a:	d877      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 800427c:	2b50      	cmp	r3, #80	@ 0x50
 800427e:	d03c      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0xfa>
 8004280:	2b50      	cmp	r3, #80	@ 0x50
 8004282:	d873      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 8004284:	2b40      	cmp	r3, #64	@ 0x40
 8004286:	d058      	beq.n	800433a <HAL_TIM_ConfigClockSource+0x13a>
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d86f      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 800428c:	2b30      	cmp	r3, #48	@ 0x30
 800428e:	d064      	beq.n	800435a <HAL_TIM_ConfigClockSource+0x15a>
 8004290:	2b30      	cmp	r3, #48	@ 0x30
 8004292:	d86b      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 8004294:	2b20      	cmp	r3, #32
 8004296:	d060      	beq.n	800435a <HAL_TIM_ConfigClockSource+0x15a>
 8004298:	2b20      	cmp	r3, #32
 800429a:	d867      	bhi.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
 800429c:	2b00      	cmp	r3, #0
 800429e:	d05c      	beq.n	800435a <HAL_TIM_ConfigClockSource+0x15a>
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d05a      	beq.n	800435a <HAL_TIM_ConfigClockSource+0x15a>
 80042a4:	e062      	b.n	800436c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042b6:	f000 f9bb 	bl	8004630 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	609a      	str	r2, [r3, #8]
      break;
 80042d2:	e04f      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042e4:	f000 f9a4 	bl	8004630 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689a      	ldr	r2, [r3, #8]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042f6:	609a      	str	r2, [r3, #8]
      break;
 80042f8:	e03c      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004306:	461a      	mov	r2, r3
 8004308:	f000 f918 	bl	800453c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2150      	movs	r1, #80	@ 0x50
 8004312:	4618      	mov	r0, r3
 8004314:	f000 f971 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004318:	e02c      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004326:	461a      	mov	r2, r3
 8004328:	f000 f937 	bl	800459a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2160      	movs	r1, #96	@ 0x60
 8004332:	4618      	mov	r0, r3
 8004334:	f000 f961 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004338:	e01c      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004346:	461a      	mov	r2, r3
 8004348:	f000 f8f8 	bl	800453c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2140      	movs	r1, #64	@ 0x40
 8004352:	4618      	mov	r0, r3
 8004354:	f000 f951 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004358:	e00c      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4619      	mov	r1, r3
 8004364:	4610      	mov	r0, r2
 8004366:	f000 f948 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 800436a:	e003      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	73fb      	strb	r3, [r7, #15]
      break;
 8004370:	e000      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004372:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004384:	7bfb      	ldrb	r3, [r7, #15]
}
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	fffeff88 	.word	0xfffeff88

08004394 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a46      	ldr	r2, [pc, #280]	@ (8004510 <TIM_Base_SetConfig+0x12c>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d013      	beq.n	8004424 <TIM_Base_SetConfig+0x40>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004402:	d00f      	beq.n	8004424 <TIM_Base_SetConfig+0x40>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a43      	ldr	r2, [pc, #268]	@ (8004514 <TIM_Base_SetConfig+0x130>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00b      	beq.n	8004424 <TIM_Base_SetConfig+0x40>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a42      	ldr	r2, [pc, #264]	@ (8004518 <TIM_Base_SetConfig+0x134>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d007      	beq.n	8004424 <TIM_Base_SetConfig+0x40>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a41      	ldr	r2, [pc, #260]	@ (800451c <TIM_Base_SetConfig+0x138>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d003      	beq.n	8004424 <TIM_Base_SetConfig+0x40>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a40      	ldr	r2, [pc, #256]	@ (8004520 <TIM_Base_SetConfig+0x13c>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d108      	bne.n	8004436 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800442a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a35      	ldr	r2, [pc, #212]	@ (8004510 <TIM_Base_SetConfig+0x12c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d02b      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d027      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a32      	ldr	r2, [pc, #200]	@ (8004514 <TIM_Base_SetConfig+0x130>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d023      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a31      	ldr	r2, [pc, #196]	@ (8004518 <TIM_Base_SetConfig+0x134>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d01f      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a30      	ldr	r2, [pc, #192]	@ (800451c <TIM_Base_SetConfig+0x138>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d01b      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a2f      	ldr	r2, [pc, #188]	@ (8004520 <TIM_Base_SetConfig+0x13c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d017      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a2e      	ldr	r2, [pc, #184]	@ (8004524 <TIM_Base_SetConfig+0x140>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d013      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a2d      	ldr	r2, [pc, #180]	@ (8004528 <TIM_Base_SetConfig+0x144>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d00f      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a2c      	ldr	r2, [pc, #176]	@ (800452c <TIM_Base_SetConfig+0x148>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d00b      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a2b      	ldr	r2, [pc, #172]	@ (8004530 <TIM_Base_SetConfig+0x14c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d007      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a2a      	ldr	r2, [pc, #168]	@ (8004534 <TIM_Base_SetConfig+0x150>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d003      	beq.n	8004496 <TIM_Base_SetConfig+0xb2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a29      	ldr	r2, [pc, #164]	@ (8004538 <TIM_Base_SetConfig+0x154>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d108      	bne.n	80044a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800449c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a10      	ldr	r2, [pc, #64]	@ (8004510 <TIM_Base_SetConfig+0x12c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d003      	beq.n	80044dc <TIM_Base_SetConfig+0xf8>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a12      	ldr	r2, [pc, #72]	@ (8004520 <TIM_Base_SetConfig+0x13c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d103      	bne.n	80044e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d105      	bne.n	8004502 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	f023 0201 	bic.w	r2, r3, #1
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	611a      	str	r2, [r3, #16]
  }
}
 8004502:	bf00      	nop
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	40010000 	.word	0x40010000
 8004514:	40000400 	.word	0x40000400
 8004518:	40000800 	.word	0x40000800
 800451c:	40000c00 	.word	0x40000c00
 8004520:	40010400 	.word	0x40010400
 8004524:	40014000 	.word	0x40014000
 8004528:	40014400 	.word	0x40014400
 800452c:	40014800 	.word	0x40014800
 8004530:	40001800 	.word	0x40001800
 8004534:	40001c00 	.word	0x40001c00
 8004538:	40002000 	.word	0x40002000

0800453c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 0201 	bic.w	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004566:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f023 030a 	bic.w	r3, r3, #10
 8004578:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	621a      	str	r2, [r3, #32]
}
 800458e:	bf00      	nop
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800459a:	b480      	push	{r7}
 800459c:	b087      	sub	sp, #28
 800459e:	af00      	add	r7, sp, #0
 80045a0:	60f8      	str	r0, [r7, #12]
 80045a2:	60b9      	str	r1, [r7, #8]
 80045a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	f023 0210 	bic.w	r2, r3, #16
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	031b      	lsls	r3, r3, #12
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	4313      	orrs	r3, r2
 80045e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	621a      	str	r2, [r3, #32]
}
 80045ee:	bf00      	nop
 80045f0:	371c      	adds	r7, #28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b085      	sub	sp, #20
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
 8004602:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004610:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	f043 0307 	orr.w	r3, r3, #7
 800461c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	609a      	str	r2, [r3, #8]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004630:	b480      	push	{r7}
 8004632:	b087      	sub	sp, #28
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800464a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	021a      	lsls	r2, r3, #8
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	431a      	orrs	r2, r3
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	4313      	orrs	r3, r2
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	609a      	str	r2, [r3, #8]
}
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004680:	2b01      	cmp	r3, #1
 8004682:	d101      	bne.n	8004688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004684:	2302      	movs	r3, #2
 8004686:	e06d      	b.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a30      	ldr	r2, [pc, #192]	@ (8004770 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004774 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d108      	bne.n	80046ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	4313      	orrs	r3, r2
 80046de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a20      	ldr	r2, [pc, #128]	@ (8004770 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d022      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046fa:	d01d      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a1d      	ldr	r2, [pc, #116]	@ (8004778 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d018      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1c      	ldr	r2, [pc, #112]	@ (800477c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d013      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1a      	ldr	r2, [pc, #104]	@ (8004780 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d00e      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a15      	ldr	r2, [pc, #84]	@ (8004774 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d009      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a16      	ldr	r2, [pc, #88]	@ (8004784 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d004      	beq.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a15      	ldr	r2, [pc, #84]	@ (8004788 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d10c      	bne.n	8004752 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800473e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	4313      	orrs	r3, r2
 8004748:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	40010000 	.word	0x40010000
 8004774:	40010400 	.word	0x40010400
 8004778:	40000400 	.word	0x40000400
 800477c:	40000800 	.word	0x40000800
 8004780:	40000c00 	.word	0x40000c00
 8004784:	40014000 	.word	0x40014000
 8004788:	40001800 	.word	0x40001800

0800478c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e040      	b.n	800485c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fd fa44 	bl	8001c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2224      	movs	r2, #36	@ 0x24
 80047f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0201 	bic.w	r2, r2, #1
 8004804:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fa8c 	bl	8004d2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 f825 	bl	8004864 <UART_SetConfig>
 800481a:	4603      	mov	r3, r0
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e01b      	b.n	800485c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004832:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689a      	ldr	r2, [r3, #8]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004842:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0201 	orr.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 fb0b 	bl	8004e70 <UART_CheckIdleState>
 800485a:	4603      	mov	r3, r0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	431a      	orrs	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	4313      	orrs	r3, r2
 8004886:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4ba6      	ldr	r3, [pc, #664]	@ (8004b28 <UART_SetConfig+0x2c4>)
 8004890:	4013      	ands	r3, r2
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6812      	ldr	r2, [r2, #0]
 8004896:	6979      	ldr	r1, [r7, #20]
 8004898:	430b      	orrs	r3, r1
 800489a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a94      	ldr	r2, [pc, #592]	@ (8004b2c <UART_SetConfig+0x2c8>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d120      	bne.n	8004922 <UART_SetConfig+0xbe>
 80048e0:	4b93      	ldr	r3, [pc, #588]	@ (8004b30 <UART_SetConfig+0x2cc>)
 80048e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e6:	f003 0303 	and.w	r3, r3, #3
 80048ea:	2b03      	cmp	r3, #3
 80048ec:	d816      	bhi.n	800491c <UART_SetConfig+0xb8>
 80048ee:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <UART_SetConfig+0x90>)
 80048f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f4:	08004905 	.word	0x08004905
 80048f8:	08004911 	.word	0x08004911
 80048fc:	0800490b 	.word	0x0800490b
 8004900:	08004917 	.word	0x08004917
 8004904:	2301      	movs	r3, #1
 8004906:	77fb      	strb	r3, [r7, #31]
 8004908:	e150      	b.n	8004bac <UART_SetConfig+0x348>
 800490a:	2302      	movs	r3, #2
 800490c:	77fb      	strb	r3, [r7, #31]
 800490e:	e14d      	b.n	8004bac <UART_SetConfig+0x348>
 8004910:	2304      	movs	r3, #4
 8004912:	77fb      	strb	r3, [r7, #31]
 8004914:	e14a      	b.n	8004bac <UART_SetConfig+0x348>
 8004916:	2308      	movs	r3, #8
 8004918:	77fb      	strb	r3, [r7, #31]
 800491a:	e147      	b.n	8004bac <UART_SetConfig+0x348>
 800491c:	2310      	movs	r3, #16
 800491e:	77fb      	strb	r3, [r7, #31]
 8004920:	e144      	b.n	8004bac <UART_SetConfig+0x348>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a83      	ldr	r2, [pc, #524]	@ (8004b34 <UART_SetConfig+0x2d0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d132      	bne.n	8004992 <UART_SetConfig+0x12e>
 800492c:	4b80      	ldr	r3, [pc, #512]	@ (8004b30 <UART_SetConfig+0x2cc>)
 800492e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004932:	f003 030c 	and.w	r3, r3, #12
 8004936:	2b0c      	cmp	r3, #12
 8004938:	d828      	bhi.n	800498c <UART_SetConfig+0x128>
 800493a:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <UART_SetConfig+0xdc>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	08004975 	.word	0x08004975
 8004944:	0800498d 	.word	0x0800498d
 8004948:	0800498d 	.word	0x0800498d
 800494c:	0800498d 	.word	0x0800498d
 8004950:	08004981 	.word	0x08004981
 8004954:	0800498d 	.word	0x0800498d
 8004958:	0800498d 	.word	0x0800498d
 800495c:	0800498d 	.word	0x0800498d
 8004960:	0800497b 	.word	0x0800497b
 8004964:	0800498d 	.word	0x0800498d
 8004968:	0800498d 	.word	0x0800498d
 800496c:	0800498d 	.word	0x0800498d
 8004970:	08004987 	.word	0x08004987
 8004974:	2300      	movs	r3, #0
 8004976:	77fb      	strb	r3, [r7, #31]
 8004978:	e118      	b.n	8004bac <UART_SetConfig+0x348>
 800497a:	2302      	movs	r3, #2
 800497c:	77fb      	strb	r3, [r7, #31]
 800497e:	e115      	b.n	8004bac <UART_SetConfig+0x348>
 8004980:	2304      	movs	r3, #4
 8004982:	77fb      	strb	r3, [r7, #31]
 8004984:	e112      	b.n	8004bac <UART_SetConfig+0x348>
 8004986:	2308      	movs	r3, #8
 8004988:	77fb      	strb	r3, [r7, #31]
 800498a:	e10f      	b.n	8004bac <UART_SetConfig+0x348>
 800498c:	2310      	movs	r3, #16
 800498e:	77fb      	strb	r3, [r7, #31]
 8004990:	e10c      	b.n	8004bac <UART_SetConfig+0x348>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a68      	ldr	r2, [pc, #416]	@ (8004b38 <UART_SetConfig+0x2d4>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d120      	bne.n	80049de <UART_SetConfig+0x17a>
 800499c:	4b64      	ldr	r3, [pc, #400]	@ (8004b30 <UART_SetConfig+0x2cc>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049a6:	2b30      	cmp	r3, #48	@ 0x30
 80049a8:	d013      	beq.n	80049d2 <UART_SetConfig+0x16e>
 80049aa:	2b30      	cmp	r3, #48	@ 0x30
 80049ac:	d814      	bhi.n	80049d8 <UART_SetConfig+0x174>
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d009      	beq.n	80049c6 <UART_SetConfig+0x162>
 80049b2:	2b20      	cmp	r3, #32
 80049b4:	d810      	bhi.n	80049d8 <UART_SetConfig+0x174>
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <UART_SetConfig+0x15c>
 80049ba:	2b10      	cmp	r3, #16
 80049bc:	d006      	beq.n	80049cc <UART_SetConfig+0x168>
 80049be:	e00b      	b.n	80049d8 <UART_SetConfig+0x174>
 80049c0:	2300      	movs	r3, #0
 80049c2:	77fb      	strb	r3, [r7, #31]
 80049c4:	e0f2      	b.n	8004bac <UART_SetConfig+0x348>
 80049c6:	2302      	movs	r3, #2
 80049c8:	77fb      	strb	r3, [r7, #31]
 80049ca:	e0ef      	b.n	8004bac <UART_SetConfig+0x348>
 80049cc:	2304      	movs	r3, #4
 80049ce:	77fb      	strb	r3, [r7, #31]
 80049d0:	e0ec      	b.n	8004bac <UART_SetConfig+0x348>
 80049d2:	2308      	movs	r3, #8
 80049d4:	77fb      	strb	r3, [r7, #31]
 80049d6:	e0e9      	b.n	8004bac <UART_SetConfig+0x348>
 80049d8:	2310      	movs	r3, #16
 80049da:	77fb      	strb	r3, [r7, #31]
 80049dc:	e0e6      	b.n	8004bac <UART_SetConfig+0x348>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a56      	ldr	r2, [pc, #344]	@ (8004b3c <UART_SetConfig+0x2d8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d120      	bne.n	8004a2a <UART_SetConfig+0x1c6>
 80049e8:	4b51      	ldr	r3, [pc, #324]	@ (8004b30 <UART_SetConfig+0x2cc>)
 80049ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80049f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80049f4:	d013      	beq.n	8004a1e <UART_SetConfig+0x1ba>
 80049f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80049f8:	d814      	bhi.n	8004a24 <UART_SetConfig+0x1c0>
 80049fa:	2b80      	cmp	r3, #128	@ 0x80
 80049fc:	d009      	beq.n	8004a12 <UART_SetConfig+0x1ae>
 80049fe:	2b80      	cmp	r3, #128	@ 0x80
 8004a00:	d810      	bhi.n	8004a24 <UART_SetConfig+0x1c0>
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d002      	beq.n	8004a0c <UART_SetConfig+0x1a8>
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d006      	beq.n	8004a18 <UART_SetConfig+0x1b4>
 8004a0a:	e00b      	b.n	8004a24 <UART_SetConfig+0x1c0>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	77fb      	strb	r3, [r7, #31]
 8004a10:	e0cc      	b.n	8004bac <UART_SetConfig+0x348>
 8004a12:	2302      	movs	r3, #2
 8004a14:	77fb      	strb	r3, [r7, #31]
 8004a16:	e0c9      	b.n	8004bac <UART_SetConfig+0x348>
 8004a18:	2304      	movs	r3, #4
 8004a1a:	77fb      	strb	r3, [r7, #31]
 8004a1c:	e0c6      	b.n	8004bac <UART_SetConfig+0x348>
 8004a1e:	2308      	movs	r3, #8
 8004a20:	77fb      	strb	r3, [r7, #31]
 8004a22:	e0c3      	b.n	8004bac <UART_SetConfig+0x348>
 8004a24:	2310      	movs	r3, #16
 8004a26:	77fb      	strb	r3, [r7, #31]
 8004a28:	e0c0      	b.n	8004bac <UART_SetConfig+0x348>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a44      	ldr	r2, [pc, #272]	@ (8004b40 <UART_SetConfig+0x2dc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d125      	bne.n	8004a80 <UART_SetConfig+0x21c>
 8004a34:	4b3e      	ldr	r3, [pc, #248]	@ (8004b30 <UART_SetConfig+0x2cc>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a42:	d017      	beq.n	8004a74 <UART_SetConfig+0x210>
 8004a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a48:	d817      	bhi.n	8004a7a <UART_SetConfig+0x216>
 8004a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a4e:	d00b      	beq.n	8004a68 <UART_SetConfig+0x204>
 8004a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a54:	d811      	bhi.n	8004a7a <UART_SetConfig+0x216>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <UART_SetConfig+0x1fe>
 8004a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a5e:	d006      	beq.n	8004a6e <UART_SetConfig+0x20a>
 8004a60:	e00b      	b.n	8004a7a <UART_SetConfig+0x216>
 8004a62:	2300      	movs	r3, #0
 8004a64:	77fb      	strb	r3, [r7, #31]
 8004a66:	e0a1      	b.n	8004bac <UART_SetConfig+0x348>
 8004a68:	2302      	movs	r3, #2
 8004a6a:	77fb      	strb	r3, [r7, #31]
 8004a6c:	e09e      	b.n	8004bac <UART_SetConfig+0x348>
 8004a6e:	2304      	movs	r3, #4
 8004a70:	77fb      	strb	r3, [r7, #31]
 8004a72:	e09b      	b.n	8004bac <UART_SetConfig+0x348>
 8004a74:	2308      	movs	r3, #8
 8004a76:	77fb      	strb	r3, [r7, #31]
 8004a78:	e098      	b.n	8004bac <UART_SetConfig+0x348>
 8004a7a:	2310      	movs	r3, #16
 8004a7c:	77fb      	strb	r3, [r7, #31]
 8004a7e:	e095      	b.n	8004bac <UART_SetConfig+0x348>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a2f      	ldr	r2, [pc, #188]	@ (8004b44 <UART_SetConfig+0x2e0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d125      	bne.n	8004ad6 <UART_SetConfig+0x272>
 8004a8a:	4b29      	ldr	r3, [pc, #164]	@ (8004b30 <UART_SetConfig+0x2cc>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a98:	d017      	beq.n	8004aca <UART_SetConfig+0x266>
 8004a9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a9e:	d817      	bhi.n	8004ad0 <UART_SetConfig+0x26c>
 8004aa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa4:	d00b      	beq.n	8004abe <UART_SetConfig+0x25a>
 8004aa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aaa:	d811      	bhi.n	8004ad0 <UART_SetConfig+0x26c>
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <UART_SetConfig+0x254>
 8004ab0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab4:	d006      	beq.n	8004ac4 <UART_SetConfig+0x260>
 8004ab6:	e00b      	b.n	8004ad0 <UART_SetConfig+0x26c>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	77fb      	strb	r3, [r7, #31]
 8004abc:	e076      	b.n	8004bac <UART_SetConfig+0x348>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	77fb      	strb	r3, [r7, #31]
 8004ac2:	e073      	b.n	8004bac <UART_SetConfig+0x348>
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e070      	b.n	8004bac <UART_SetConfig+0x348>
 8004aca:	2308      	movs	r3, #8
 8004acc:	77fb      	strb	r3, [r7, #31]
 8004ace:	e06d      	b.n	8004bac <UART_SetConfig+0x348>
 8004ad0:	2310      	movs	r3, #16
 8004ad2:	77fb      	strb	r3, [r7, #31]
 8004ad4:	e06a      	b.n	8004bac <UART_SetConfig+0x348>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1b      	ldr	r2, [pc, #108]	@ (8004b48 <UART_SetConfig+0x2e4>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d138      	bne.n	8004b52 <UART_SetConfig+0x2ee>
 8004ae0:	4b13      	ldr	r3, [pc, #76]	@ (8004b30 <UART_SetConfig+0x2cc>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004aea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004aee:	d017      	beq.n	8004b20 <UART_SetConfig+0x2bc>
 8004af0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004af4:	d82a      	bhi.n	8004b4c <UART_SetConfig+0x2e8>
 8004af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004afa:	d00b      	beq.n	8004b14 <UART_SetConfig+0x2b0>
 8004afc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b00:	d824      	bhi.n	8004b4c <UART_SetConfig+0x2e8>
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <UART_SetConfig+0x2aa>
 8004b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b0a:	d006      	beq.n	8004b1a <UART_SetConfig+0x2b6>
 8004b0c:	e01e      	b.n	8004b4c <UART_SetConfig+0x2e8>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	77fb      	strb	r3, [r7, #31]
 8004b12:	e04b      	b.n	8004bac <UART_SetConfig+0x348>
 8004b14:	2302      	movs	r3, #2
 8004b16:	77fb      	strb	r3, [r7, #31]
 8004b18:	e048      	b.n	8004bac <UART_SetConfig+0x348>
 8004b1a:	2304      	movs	r3, #4
 8004b1c:	77fb      	strb	r3, [r7, #31]
 8004b1e:	e045      	b.n	8004bac <UART_SetConfig+0x348>
 8004b20:	2308      	movs	r3, #8
 8004b22:	77fb      	strb	r3, [r7, #31]
 8004b24:	e042      	b.n	8004bac <UART_SetConfig+0x348>
 8004b26:	bf00      	nop
 8004b28:	efff69f3 	.word	0xefff69f3
 8004b2c:	40011000 	.word	0x40011000
 8004b30:	40023800 	.word	0x40023800
 8004b34:	40004400 	.word	0x40004400
 8004b38:	40004800 	.word	0x40004800
 8004b3c:	40004c00 	.word	0x40004c00
 8004b40:	40005000 	.word	0x40005000
 8004b44:	40011400 	.word	0x40011400
 8004b48:	40007800 	.word	0x40007800
 8004b4c:	2310      	movs	r3, #16
 8004b4e:	77fb      	strb	r3, [r7, #31]
 8004b50:	e02c      	b.n	8004bac <UART_SetConfig+0x348>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a72      	ldr	r2, [pc, #456]	@ (8004d20 <UART_SetConfig+0x4bc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d125      	bne.n	8004ba8 <UART_SetConfig+0x344>
 8004b5c:	4b71      	ldr	r3, [pc, #452]	@ (8004d24 <UART_SetConfig+0x4c0>)
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004b66:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004b6a:	d017      	beq.n	8004b9c <UART_SetConfig+0x338>
 8004b6c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004b70:	d817      	bhi.n	8004ba2 <UART_SetConfig+0x33e>
 8004b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b76:	d00b      	beq.n	8004b90 <UART_SetConfig+0x32c>
 8004b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b7c:	d811      	bhi.n	8004ba2 <UART_SetConfig+0x33e>
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <UART_SetConfig+0x326>
 8004b82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b86:	d006      	beq.n	8004b96 <UART_SetConfig+0x332>
 8004b88:	e00b      	b.n	8004ba2 <UART_SetConfig+0x33e>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	77fb      	strb	r3, [r7, #31]
 8004b8e:	e00d      	b.n	8004bac <UART_SetConfig+0x348>
 8004b90:	2302      	movs	r3, #2
 8004b92:	77fb      	strb	r3, [r7, #31]
 8004b94:	e00a      	b.n	8004bac <UART_SetConfig+0x348>
 8004b96:	2304      	movs	r3, #4
 8004b98:	77fb      	strb	r3, [r7, #31]
 8004b9a:	e007      	b.n	8004bac <UART_SetConfig+0x348>
 8004b9c:	2308      	movs	r3, #8
 8004b9e:	77fb      	strb	r3, [r7, #31]
 8004ba0:	e004      	b.n	8004bac <UART_SetConfig+0x348>
 8004ba2:	2310      	movs	r3, #16
 8004ba4:	77fb      	strb	r3, [r7, #31]
 8004ba6:	e001      	b.n	8004bac <UART_SetConfig+0x348>
 8004ba8:	2310      	movs	r3, #16
 8004baa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	69db      	ldr	r3, [r3, #28]
 8004bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb4:	d15b      	bne.n	8004c6e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004bb6:	7ffb      	ldrb	r3, [r7, #31]
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	d828      	bhi.n	8004c0e <UART_SetConfig+0x3aa>
 8004bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc4 <UART_SetConfig+0x360>)
 8004bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc2:	bf00      	nop
 8004bc4:	08004be9 	.word	0x08004be9
 8004bc8:	08004bf1 	.word	0x08004bf1
 8004bcc:	08004bf9 	.word	0x08004bf9
 8004bd0:	08004c0f 	.word	0x08004c0f
 8004bd4:	08004bff 	.word	0x08004bff
 8004bd8:	08004c0f 	.word	0x08004c0f
 8004bdc:	08004c0f 	.word	0x08004c0f
 8004be0:	08004c0f 	.word	0x08004c0f
 8004be4:	08004c07 	.word	0x08004c07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004be8:	f7fe fc00 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8004bec:	61b8      	str	r0, [r7, #24]
        break;
 8004bee:	e013      	b.n	8004c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bf0:	f7fe fc10 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 8004bf4:	61b8      	str	r0, [r7, #24]
        break;
 8004bf6:	e00f      	b.n	8004c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8004d28 <UART_SetConfig+0x4c4>)
 8004bfa:	61bb      	str	r3, [r7, #24]
        break;
 8004bfc:	e00c      	b.n	8004c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bfe:	f7fe fae3 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 8004c02:	61b8      	str	r0, [r7, #24]
        break;
 8004c04:	e008      	b.n	8004c18 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c0a:	61bb      	str	r3, [r7, #24]
        break;
 8004c0c:	e004      	b.n	8004c18 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	77bb      	strb	r3, [r7, #30]
        break;
 8004c16:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d074      	beq.n	8004d08 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	005a      	lsls	r2, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	085b      	lsrs	r3, r3, #1
 8004c28:	441a      	add	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c32:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b0f      	cmp	r3, #15
 8004c38:	d916      	bls.n	8004c68 <UART_SetConfig+0x404>
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c40:	d212      	bcs.n	8004c68 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f023 030f 	bic.w	r3, r3, #15
 8004c4a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	085b      	lsrs	r3, r3, #1
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	89fb      	ldrh	r3, [r7, #14]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	89fa      	ldrh	r2, [r7, #14]
 8004c64:	60da      	str	r2, [r3, #12]
 8004c66:	e04f      	b.n	8004d08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	77bb      	strb	r3, [r7, #30]
 8004c6c:	e04c      	b.n	8004d08 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c6e:	7ffb      	ldrb	r3, [r7, #31]
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d828      	bhi.n	8004cc6 <UART_SetConfig+0x462>
 8004c74:	a201      	add	r2, pc, #4	@ (adr r2, 8004c7c <UART_SetConfig+0x418>)
 8004c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7a:	bf00      	nop
 8004c7c:	08004ca1 	.word	0x08004ca1
 8004c80:	08004ca9 	.word	0x08004ca9
 8004c84:	08004cb1 	.word	0x08004cb1
 8004c88:	08004cc7 	.word	0x08004cc7
 8004c8c:	08004cb7 	.word	0x08004cb7
 8004c90:	08004cc7 	.word	0x08004cc7
 8004c94:	08004cc7 	.word	0x08004cc7
 8004c98:	08004cc7 	.word	0x08004cc7
 8004c9c:	08004cbf 	.word	0x08004cbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca0:	f7fe fba4 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8004ca4:	61b8      	str	r0, [r7, #24]
        break;
 8004ca6:	e013      	b.n	8004cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ca8:	f7fe fbb4 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 8004cac:	61b8      	str	r0, [r7, #24]
        break;
 8004cae:	e00f      	b.n	8004cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d28 <UART_SetConfig+0x4c4>)
 8004cb2:	61bb      	str	r3, [r7, #24]
        break;
 8004cb4:	e00c      	b.n	8004cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb6:	f7fe fa87 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 8004cba:	61b8      	str	r0, [r7, #24]
        break;
 8004cbc:	e008      	b.n	8004cd0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc2:	61bb      	str	r3, [r7, #24]
        break;
 8004cc4:	e004      	b.n	8004cd0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	77bb      	strb	r3, [r7, #30]
        break;
 8004cce:	bf00      	nop
    }

    if (pclk != 0U)
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d018      	beq.n	8004d08 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	085a      	lsrs	r2, r3, #1
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	441a      	add	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	2b0f      	cmp	r3, #15
 8004cee:	d909      	bls.n	8004d04 <UART_SetConfig+0x4a0>
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cf6:	d205      	bcs.n	8004d04 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	60da      	str	r2, [r3, #12]
 8004d02:	e001      	b.n	8004d08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d14:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40007c00 	.word	0x40007c00
 8004d24:	40023800 	.word	0x40023800
 8004d28:	00f42400 	.word	0x00f42400

08004d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00a      	beq.n	8004d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00a      	beq.n	8004d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00a      	beq.n	8004dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00a      	beq.n	8004dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de2:	f003 0320 	and.w	r3, r3, #32
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01a      	beq.n	8004e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e2a:	d10a      	bne.n	8004e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	605a      	str	r2, [r3, #4]
  }
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08c      	sub	sp, #48	@ 0x30
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e80:	f7fd f9b0 	bl	80021e4 <HAL_GetTick>
 8004e84:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0308 	and.w	r3, r3, #8
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d12e      	bne.n	8004ef2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f83b 	bl	8004f1e <UART_WaitOnFlagUntilTimeout>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d021      	beq.n	8004ef2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	e853 3f00 	ldrex	r3, [r3]
 8004eba:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ec2:	623b      	str	r3, [r7, #32]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	461a      	mov	r2, r3
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed0:	69b9      	ldr	r1, [r7, #24]
 8004ed2:	69fa      	ldr	r2, [r7, #28]
 8004ed4:	e841 2300 	strex	r3, r2, [r1]
 8004ed8:	617b      	str	r3, [r7, #20]
   return(result);
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1e6      	bne.n	8004eae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e011      	b.n	8004f16 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3728      	adds	r7, #40	@ 0x28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b084      	sub	sp, #16
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	60f8      	str	r0, [r7, #12]
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	603b      	str	r3, [r7, #0]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f2e:	e04f      	b.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f36:	d04b      	beq.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f38:	f7fd f954 	bl	80021e4 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d302      	bcc.n	8004f4e <UART_WaitOnFlagUntilTimeout+0x30>
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e04e      	b.n	8004ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d037      	beq.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b80      	cmp	r3, #128	@ 0x80
 8004f64:	d034      	beq.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b40      	cmp	r3, #64	@ 0x40
 8004f6a:	d031      	beq.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b08      	cmp	r3, #8
 8004f78:	d110      	bne.n	8004f9c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2208      	movs	r2, #8
 8004f80:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f838 	bl	8004ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2208      	movs	r2, #8
 8004f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e029      	b.n	8004ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004faa:	d111      	bne.n	8004fd0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fb4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f81e 	bl	8004ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e00f      	b.n	8004ff0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	69da      	ldr	r2, [r3, #28]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	bf0c      	ite	eq
 8004fe0:	2301      	moveq	r3, #1
 8004fe2:	2300      	movne	r3, #0
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	79fb      	ldrb	r3, [r7, #7]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d0a0      	beq.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b095      	sub	sp, #84	@ 0x54
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005008:	e853 3f00 	ldrex	r3, [r3]
 800500c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005014:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800501e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005020:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005022:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005024:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800502c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e6      	bne.n	8005000 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3308      	adds	r3, #8
 8005038:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	e853 3f00 	ldrex	r3, [r3]
 8005040:	61fb      	str	r3, [r7, #28]
   return(result);
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	64bb      	str	r3, [r7, #72]	@ 0x48
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	3308      	adds	r3, #8
 8005050:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005052:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005054:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005058:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800505a:	e841 2300 	strex	r3, r2, [r1]
 800505e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e5      	bne.n	8005032 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800506a:	2b01      	cmp	r3, #1
 800506c:	d118      	bne.n	80050a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	e853 3f00 	ldrex	r3, [r3]
 800507a:	60bb      	str	r3, [r7, #8]
   return(result);
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	f023 0310 	bic.w	r3, r3, #16
 8005082:	647b      	str	r3, [r7, #68]	@ 0x44
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800508c:	61bb      	str	r3, [r7, #24]
 800508e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005090:	6979      	ldr	r1, [r7, #20]
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	e841 2300 	strex	r3, r2, [r1]
 8005098:	613b      	str	r3, [r7, #16]
   return(result);
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e6      	bne.n	800506e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050b4:	bf00      	nop
 80050b6:	3754      	adds	r7, #84	@ 0x54
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050c0:	b084      	sub	sp, #16
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b084      	sub	sp, #16
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
 80050ca:	f107 001c 	add.w	r0, r7, #28
 80050ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80050d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d121      	bne.n	800511e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68da      	ldr	r2, [r3, #12]
 80050ea:	4b21      	ldr	r3, [pc, #132]	@ (8005170 <USB_CoreInit+0xb0>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80050fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005102:	2b01      	cmp	r3, #1
 8005104:	d105      	bne.n	8005112 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 fa92 	bl	800563c <USB_CoreReset>
 8005118:	4603      	mov	r3, r0
 800511a:	73fb      	strb	r3, [r7, #15]
 800511c:	e010      	b.n	8005140 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fa86 	bl	800563c <USB_CoreReset>
 8005130:	4603      	mov	r3, r0
 8005132:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005138:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005140:	7fbb      	ldrb	r3, [r7, #30]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d10b      	bne.n	800515e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f043 0206 	orr.w	r2, r3, #6
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f043 0220 	orr.w	r2, r3, #32
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800515e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800516a:	b004      	add	sp, #16
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	ffbdffbf 	.word	0xffbdffbf

08005174 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f023 0201 	bic.w	r2, r3, #1
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	460b      	mov	r3, r1
 80051a0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80051b2:	78fb      	ldrb	r3, [r7, #3]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d115      	bne.n	80051e4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80051c4:	200a      	movs	r0, #10
 80051c6:	f7fd f819 	bl	80021fc <HAL_Delay>
      ms += 10U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	330a      	adds	r3, #10
 80051ce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 fa25 	bl	8005620 <USB_GetMode>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d01e      	beq.n	800521a <USB_SetCurrentMode+0x84>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2bc7      	cmp	r3, #199	@ 0xc7
 80051e0:	d9f0      	bls.n	80051c4 <USB_SetCurrentMode+0x2e>
 80051e2:	e01a      	b.n	800521a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d115      	bne.n	8005216 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80051f6:	200a      	movs	r0, #10
 80051f8:	f7fd f800 	bl	80021fc <HAL_Delay>
      ms += 10U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	330a      	adds	r3, #10
 8005200:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fa0c 	bl	8005620 <USB_GetMode>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d005      	beq.n	800521a <USB_SetCurrentMode+0x84>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2bc7      	cmp	r3, #199	@ 0xc7
 8005212:	d9f0      	bls.n	80051f6 <USB_SetCurrentMode+0x60>
 8005214:	e001      	b.n	800521a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e005      	b.n	8005226 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2bc8      	cmp	r3, #200	@ 0xc8
 800521e:	d101      	bne.n	8005224 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e000      	b.n	8005226 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005230:	b084      	sub	sp, #16
 8005232:	b580      	push	{r7, lr}
 8005234:	b086      	sub	sp, #24
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
 800523a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800523e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800524a:	2300      	movs	r3, #0
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	e009      	b.n	8005264 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	3340      	adds	r3, #64	@ 0x40
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	2200      	movs	r2, #0
 800525c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	3301      	adds	r3, #1
 8005262:	613b      	str	r3, [r7, #16]
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b0e      	cmp	r3, #14
 8005268:	d9f2      	bls.n	8005250 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800526a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800526e:	2b00      	cmp	r3, #0
 8005270:	d11c      	bne.n	80052ac <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005280:	f043 0302 	orr.w	r3, r3, #2
 8005284:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e005      	b.n	80052b8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052be:	461a      	mov	r2, r3
 80052c0:	2300      	movs	r3, #0
 80052c2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d10d      	bne.n	80052e8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80052cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d104      	bne.n	80052de <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80052d4:	2100      	movs	r1, #0
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f968 	bl	80055ac <USB_SetDevSpeed>
 80052dc:	e008      	b.n	80052f0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80052de:	2101      	movs	r1, #1
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 f963 	bl	80055ac <USB_SetDevSpeed>
 80052e6:	e003      	b.n	80052f0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80052e8:	2103      	movs	r1, #3
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f95e 	bl	80055ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80052f0:	2110      	movs	r1, #16
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f8fa 	bl	80054ec <USB_FlushTxFifo>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f924 	bl	8005550 <USB_FlushRxFifo>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005318:	461a      	mov	r2, r3
 800531a:	2300      	movs	r3, #0
 800531c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005324:	461a      	mov	r2, r3
 8005326:	2300      	movs	r3, #0
 8005328:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005330:	461a      	mov	r2, r3
 8005332:	2300      	movs	r3, #0
 8005334:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005336:	2300      	movs	r3, #0
 8005338:	613b      	str	r3, [r7, #16]
 800533a:	e043      	b.n	80053c4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	015a      	lsls	r2, r3, #5
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	4413      	add	r3, r2
 8005344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800534e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005352:	d118      	bne.n	8005386 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10a      	bne.n	8005370 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4413      	add	r3, r2
 8005362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005366:	461a      	mov	r2, r3
 8005368:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	e013      	b.n	8005398 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	015a      	lsls	r2, r3, #5
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	4413      	add	r3, r2
 8005378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800537c:	461a      	mov	r2, r3
 800537e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e008      	b.n	8005398 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4413      	add	r3, r2
 800538e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005392:	461a      	mov	r2, r3
 8005394:	2300      	movs	r3, #0
 8005396:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053a4:	461a      	mov	r2, r3
 80053a6:	2300      	movs	r3, #0
 80053a8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b6:	461a      	mov	r2, r3
 80053b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	3301      	adds	r3, #1
 80053c2:	613b      	str	r3, [r7, #16]
 80053c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80053c8:	461a      	mov	r2, r3
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d3b5      	bcc.n	800533c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053d0:	2300      	movs	r3, #0
 80053d2:	613b      	str	r3, [r7, #16]
 80053d4:	e043      	b.n	800545e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053ec:	d118      	bne.n	8005420 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10a      	bne.n	800540a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	015a      	lsls	r2, r3, #5
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	4413      	add	r3, r2
 80053fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005400:	461a      	mov	r2, r3
 8005402:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	e013      	b.n	8005432 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	015a      	lsls	r2, r3, #5
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	4413      	add	r3, r2
 8005412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005416:	461a      	mov	r2, r3
 8005418:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800541c:	6013      	str	r3, [r2, #0]
 800541e:	e008      	b.n	8005432 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800542c:	461a      	mov	r2, r3
 800542e:	2300      	movs	r3, #0
 8005430:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	015a      	lsls	r2, r3, #5
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4413      	add	r3, r2
 800543a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800543e:	461a      	mov	r2, r3
 8005440:	2300      	movs	r3, #0
 8005442:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	015a      	lsls	r2, r3, #5
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4413      	add	r3, r2
 800544c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005450:	461a      	mov	r2, r3
 8005452:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005456:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	3301      	adds	r3, #1
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005462:	461a      	mov	r2, r3
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	4293      	cmp	r3, r2
 8005468:	d3b5      	bcc.n	80053d6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800547c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800548a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800548c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005490:	2b00      	cmp	r3, #0
 8005492:	d105      	bne.n	80054a0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	f043 0210 	orr.w	r2, r3, #16
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	699a      	ldr	r2, [r3, #24]
 80054a4:	4b0f      	ldr	r3, [pc, #60]	@ (80054e4 <USB_DevInit+0x2b4>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80054ac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d005      	beq.n	80054c0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	f043 0208 	orr.w	r2, r3, #8
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80054c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d105      	bne.n	80054d4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	699a      	ldr	r2, [r3, #24]
 80054cc:	4b06      	ldr	r3, [pc, #24]	@ (80054e8 <USB_DevInit+0x2b8>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80054d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054e0:	b004      	add	sp, #16
 80054e2:	4770      	bx	lr
 80054e4:	803c3800 	.word	0x803c3800
 80054e8:	40000004 	.word	0x40000004

080054ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3301      	adds	r3, #1
 80054fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005506:	d901      	bls.n	800550c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e01b      	b.n	8005544 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	2b00      	cmp	r3, #0
 8005512:	daf2      	bge.n	80054fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	019b      	lsls	r3, r3, #6
 800551c:	f043 0220 	orr.w	r2, r3, #32
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3301      	adds	r3, #1
 8005528:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005530:	d901      	bls.n	8005536 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e006      	b.n	8005544 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b20      	cmp	r3, #32
 8005540:	d0f0      	beq.n	8005524 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	3301      	adds	r3, #1
 8005560:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005568:	d901      	bls.n	800556e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e018      	b.n	80055a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	daf2      	bge.n	800555c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005576:	2300      	movs	r3, #0
 8005578:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2210      	movs	r2, #16
 800557e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3301      	adds	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800558c:	d901      	bls.n	8005592 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e006      	b.n	80055a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	f003 0310 	and.w	r3, r3, #16
 800559a:	2b10      	cmp	r3, #16
 800559c:	d0f0      	beq.n	8005580 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	460b      	mov	r3, r1
 80055b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	68f9      	ldr	r1, [r7, #12]
 80055c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055cc:	4313      	orrs	r3, r2
 80055ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80055de:	b480      	push	{r7}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80055f8:	f023 0303 	bic.w	r3, r3, #3
 80055fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800560c:	f043 0302 	orr.w	r3, r3, #2
 8005610:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3714      	adds	r7, #20
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f003 0301 	and.w	r3, r3, #1
}
 8005630:	4618      	mov	r0, r3
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	3301      	adds	r3, #1
 800564c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005654:	d901      	bls.n	800565a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e01b      	b.n	8005692 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	2b00      	cmp	r3, #0
 8005660:	daf2      	bge.n	8005648 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	f043 0201 	orr.w	r2, r3, #1
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	3301      	adds	r3, #1
 8005676:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800567e:	d901      	bls.n	8005684 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e006      	b.n	8005692 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b01      	cmp	r3, #1
 800568e:	d0f0      	beq.n	8005672 <USB_CoreReset+0x36>

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
	...

080056a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4a07      	ldr	r2, [pc, #28]	@ (80056cc <vApplicationGetIdleTaskMemory+0x2c>)
 80056b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4a06      	ldr	r2, [pc, #24]	@ (80056d0 <vApplicationGetIdleTaskMemory+0x30>)
 80056b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2280      	movs	r2, #128	@ 0x80
 80056bc:	601a      	str	r2, [r3, #0]
}
 80056be:	bf00      	nop
 80056c0:	3714      	adds	r7, #20
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	2000072c 	.word	0x2000072c
 80056d0:	200007d4 	.word	0x200007d4

080056d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4a07      	ldr	r2, [pc, #28]	@ (8005700 <vApplicationGetTimerTaskMemory+0x2c>)
 80056e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	4a06      	ldr	r2, [pc, #24]	@ (8005704 <vApplicationGetTimerTaskMemory+0x30>)
 80056ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056f2:	601a      	str	r2, [r3, #0]
}
 80056f4:	bf00      	nop
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	200009d4 	.word	0x200009d4
 8005704:	20000a7c 	.word	0x20000a7c

08005708 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f103 0208 	add.w	r2, r3, #8
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f04f 32ff 	mov.w	r2, #4294967295
 8005720:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f103 0208 	add.w	r2, r3, #8
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f103 0208 	add.w	r2, r3, #8
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005756:	bf00      	nop
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr

08005762 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005762:	b480      	push	{r7}
 8005764:	b085      	sub	sp, #20
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
 800576a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	601a      	str	r2, [r3, #0]
}
 800579e:	bf00      	nop
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057aa:	b480      	push	{r7}
 80057ac:	b085      	sub	sp, #20
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
 80057b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c0:	d103      	bne.n	80057ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	e00c      	b.n	80057e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	3308      	adds	r3, #8
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	e002      	b.n	80057d8 <vListInsert+0x2e>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d2f6      	bcs.n	80057d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	601a      	str	r2, [r3, #0]
}
 8005810:	bf00      	nop
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6892      	ldr	r2, [r2, #8]
 8005832:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6852      	ldr	r2, [r2, #4]
 800583c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	429a      	cmp	r2, r3
 8005846:	d103      	bne.n	8005850 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	1e5a      	subs	r2, r3, #1
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10d      	bne.n	80058a0 <xQueueGenericReset+0x30>
	__asm volatile
 8005884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005888:	b672      	cpsid	i
 800588a:	f383 8811 	msr	BASEPRI, r3
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	f3bf 8f4f 	dsb	sy
 8005896:	b662      	cpsie	i
 8005898:	60bb      	str	r3, [r7, #8]
}
 800589a:	bf00      	nop
 800589c:	bf00      	nop
 800589e:	e7fd      	b.n	800589c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80058a0:	f002 fdd4 	bl	800844c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ac:	68f9      	ldr	r1, [r7, #12]
 80058ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058b0:	fb01 f303 	mul.w	r3, r1, r3
 80058b4:	441a      	add	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d0:	3b01      	subs	r3, #1
 80058d2:	68f9      	ldr	r1, [r7, #12]
 80058d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058d6:	fb01 f303 	mul.w	r3, r1, r3
 80058da:	441a      	add	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	22ff      	movs	r2, #255	@ 0xff
 80058e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	22ff      	movs	r2, #255	@ 0xff
 80058ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d114      	bne.n	8005920 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01a      	beq.n	8005934 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	3310      	adds	r3, #16
 8005902:	4618      	mov	r0, r3
 8005904:	f001 fb60 	bl	8006fc8 <xTaskRemoveFromEventList>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d012      	beq.n	8005934 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <xQueueGenericReset+0xd4>)
 8005910:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	f3bf 8f4f 	dsb	sy
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	e009      	b.n	8005934 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	3310      	adds	r3, #16
 8005924:	4618      	mov	r0, r3
 8005926:	f7ff feef 	bl	8005708 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3324      	adds	r3, #36	@ 0x24
 800592e:	4618      	mov	r0, r3
 8005930:	f7ff feea 	bl	8005708 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005934:	f002 fdc0 	bl	80084b8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005938:	2301      	movs	r3, #1
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	e000ed04 	.word	0xe000ed04

08005948 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005948:	b580      	push	{r7, lr}
 800594a:	b08e      	sub	sp, #56	@ 0x38
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10d      	bne.n	8005978 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800595c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005960:	b672      	cpsid	i
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	b662      	cpsie	i
 8005970:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005972:	bf00      	nop
 8005974:	bf00      	nop
 8005976:	e7fd      	b.n	8005974 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10d      	bne.n	800599a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	b672      	cpsid	i
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	b662      	cpsie	i
 8005992:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <xQueueGenericCreateStatic+0x5e>
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <xQueueGenericCreateStatic+0x62>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <xQueueGenericCreateStatic+0x64>
 80059aa:	2300      	movs	r3, #0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10d      	bne.n	80059cc <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b4:	b672      	cpsid	i
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	b662      	cpsie	i
 80059c4:	623b      	str	r3, [r7, #32]
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d102      	bne.n	80059d8 <xQueueGenericCreateStatic+0x90>
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <xQueueGenericCreateStatic+0x94>
 80059d8:	2301      	movs	r3, #1
 80059da:	e000      	b.n	80059de <xQueueGenericCreateStatic+0x96>
 80059dc:	2300      	movs	r3, #0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10d      	bne.n	80059fe <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80059e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e6:	b672      	cpsid	i
 80059e8:	f383 8811 	msr	BASEPRI, r3
 80059ec:	f3bf 8f6f 	isb	sy
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	b662      	cpsie	i
 80059f6:	61fb      	str	r3, [r7, #28]
}
 80059f8:	bf00      	nop
 80059fa:	bf00      	nop
 80059fc:	e7fd      	b.n	80059fa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80059fe:	2350      	movs	r3, #80	@ 0x50
 8005a00:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2b50      	cmp	r3, #80	@ 0x50
 8005a06:	d00d      	beq.n	8005a24 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8005a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0c:	b672      	cpsid	i
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	b662      	cpsie	i
 8005a1c:	61bb      	str	r3, [r7, #24]
}
 8005a1e:	bf00      	nop
 8005a20:	bf00      	nop
 8005a22:	e7fd      	b.n	8005a20 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00d      	beq.n	8005a4c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a38:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	4613      	mov	r3, r2
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	68b9      	ldr	r1, [r7, #8]
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 f848 	bl	8005adc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3730      	adds	r7, #48	@ 0x30
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b08a      	sub	sp, #40	@ 0x28
 8005a5a:	af02      	add	r7, sp, #8
 8005a5c:	60f8      	str	r0, [r7, #12]
 8005a5e:	60b9      	str	r1, [r7, #8]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10d      	bne.n	8005a86 <xQueueGenericCreate+0x30>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6e:	b672      	cpsid	i
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	b662      	cpsie	i
 8005a7e:	613b      	str	r3, [r7, #16]
}
 8005a80:	bf00      	nop
 8005a82:	bf00      	nop
 8005a84:	e7fd      	b.n	8005a82 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d102      	bne.n	8005a92 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	e004      	b.n	8005a9c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	fb02 f303 	mul.w	r3, r2, r3
 8005a9a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	3350      	adds	r3, #80	@ 0x50
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f002 fe01 	bl	80086a8 <pvPortMalloc>
 8005aa6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d011      	beq.n	8005ad2 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	3350      	adds	r3, #80	@ 0x50
 8005ab6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ac0:	79fa      	ldrb	r2, [r7, #7]
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	68b9      	ldr	r1, [r7, #8]
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f000 f805 	bl	8005adc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ad2:	69bb      	ldr	r3, [r7, #24]
	}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3720      	adds	r7, #32
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
 8005ae8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d103      	bne.n	8005af8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	e002      	b.n	8005afe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	68ba      	ldr	r2, [r7, #8]
 8005b08:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	69b8      	ldr	r0, [r7, #24]
 8005b0e:	f7ff feaf 	bl	8005870 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	78fa      	ldrb	r2, [r7, #3]
 8005b16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b1a:	bf00      	nop
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b082      	sub	sp, #8
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00e      	beq.n	8005b4e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005b42:	2300      	movs	r3, #0
 8005b44:	2200      	movs	r2, #0
 8005b46:	2100      	movs	r1, #0
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f81d 	bl	8005b88 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005b4e:	bf00      	nop
 8005b50:	3708      	adds	r7, #8
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b086      	sub	sp, #24
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005b60:	2301      	movs	r3, #1
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	2300      	movs	r3, #0
 8005b66:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005b68:	79fb      	ldrb	r3, [r7, #7]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	6939      	ldr	r1, [r7, #16]
 8005b6e:	6978      	ldr	r0, [r7, #20]
 8005b70:	f7ff ff71 	bl	8005a56 <xQueueGenericCreate>
 8005b74:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f7ff ffd3 	bl	8005b22 <prvInitialiseMutex>

		return xNewQueue;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
	}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3718      	adds	r7, #24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
	...

08005b88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b08e      	sub	sp, #56	@ 0x38
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b96:	2300      	movs	r3, #0
 8005b98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10d      	bne.n	8005bc0 <xQueueGenericSend+0x38>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	b672      	cpsid	i
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	b662      	cpsie	i
 8005bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bba:	bf00      	nop
 8005bbc:	bf00      	nop
 8005bbe:	e7fd      	b.n	8005bbc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d103      	bne.n	8005bce <xQueueGenericSend+0x46>
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <xQueueGenericSend+0x4a>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <xQueueGenericSend+0x4c>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d10d      	bne.n	8005bf4 <xQueueGenericSend+0x6c>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	b672      	cpsid	i
 8005bde:	f383 8811 	msr	BASEPRI, r3
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	b662      	cpsie	i
 8005bec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bee:	bf00      	nop
 8005bf0:	bf00      	nop
 8005bf2:	e7fd      	b.n	8005bf0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d103      	bne.n	8005c02 <xQueueGenericSend+0x7a>
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d101      	bne.n	8005c06 <xQueueGenericSend+0x7e>
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <xQueueGenericSend+0x80>
 8005c06:	2300      	movs	r3, #0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10d      	bne.n	8005c28 <xQueueGenericSend+0xa0>
	__asm volatile
 8005c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c10:	b672      	cpsid	i
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	b662      	cpsie	i
 8005c20:	623b      	str	r3, [r7, #32]
}
 8005c22:	bf00      	nop
 8005c24:	bf00      	nop
 8005c26:	e7fd      	b.n	8005c24 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c28:	f001 fb9c 	bl	8007364 <xTaskGetSchedulerState>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d102      	bne.n	8005c38 <xQueueGenericSend+0xb0>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <xQueueGenericSend+0xb4>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e000      	b.n	8005c3e <xQueueGenericSend+0xb6>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10d      	bne.n	8005c5e <xQueueGenericSend+0xd6>
	__asm volatile
 8005c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c46:	b672      	cpsid	i
 8005c48:	f383 8811 	msr	BASEPRI, r3
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f3bf 8f4f 	dsb	sy
 8005c54:	b662      	cpsie	i
 8005c56:	61fb      	str	r3, [r7, #28]
}
 8005c58:	bf00      	nop
 8005c5a:	bf00      	nop
 8005c5c:	e7fd      	b.n	8005c5a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c5e:	f002 fbf5 	bl	800844c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d302      	bcc.n	8005c74 <xQueueGenericSend+0xec>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d129      	bne.n	8005cc8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c7a:	f000 fb8d 	bl	8006398 <prvCopyDataToQueue>
 8005c7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d010      	beq.n	8005caa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8a:	3324      	adds	r3, #36	@ 0x24
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f001 f99b 	bl	8006fc8 <xTaskRemoveFromEventList>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d013      	beq.n	8005cc0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c98:	4b3f      	ldr	r3, [pc, #252]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	f3bf 8f6f 	isb	sy
 8005ca8:	e00a      	b.n	8005cc0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d007      	beq.n	8005cc0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005cb0:	4b39      	ldr	r3, [pc, #228]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005cc0:	f002 fbfa 	bl	80084b8 <vPortExitCritical>
				return pdPASS;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e063      	b.n	8005d90 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cce:	f002 fbf3 	bl	80084b8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e05c      	b.n	8005d90 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d106      	bne.n	8005cea <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cdc:	f107 0314 	add.w	r3, r7, #20
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 f9d7 	bl	8007094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cea:	f002 fbe5 	bl	80084b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cee:	f000 ff33 	bl	8006b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cf2:	f002 fbab 	bl	800844c <vPortEnterCritical>
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cfc:	b25b      	sxtb	r3, r3
 8005cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d02:	d103      	bne.n	8005d0c <xQueueGenericSend+0x184>
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d12:	b25b      	sxtb	r3, r3
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d18:	d103      	bne.n	8005d22 <xQueueGenericSend+0x19a>
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d22:	f002 fbc9 	bl	80084b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d26:	1d3a      	adds	r2, r7, #4
 8005d28:	f107 0314 	add.w	r3, r7, #20
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f001 f9c6 	bl	80070c0 <xTaskCheckForTimeOut>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d124      	bne.n	8005d84 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d3c:	f000 fc24 	bl	8006588 <prvIsQueueFull>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d018      	beq.n	8005d78 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d48:	3310      	adds	r3, #16
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 f8e4 	bl	8006f1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d56:	f000 fbaf 	bl	80064b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d5a:	f000 ff0b 	bl	8006b74 <xTaskResumeAll>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f47f af7c 	bne.w	8005c5e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8005d66:	4b0c      	ldr	r3, [pc, #48]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	e772      	b.n	8005c5e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d7a:	f000 fb9d 	bl	80064b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d7e:	f000 fef9 	bl	8006b74 <xTaskResumeAll>
 8005d82:	e76c      	b.n	8005c5e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d86:	f000 fb97 	bl	80064b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d8a:	f000 fef3 	bl	8006b74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3738      	adds	r7, #56	@ 0x38
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	@ 0x38
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10d      	bne.n	8005dd0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db8:	b672      	cpsid	i
 8005dba:	f383 8811 	msr	BASEPRI, r3
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	b662      	cpsie	i
 8005dc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d103      	bne.n	8005dde <xQueueGenericSendFromISR+0x42>
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <xQueueGenericSendFromISR+0x46>
 8005dde:	2301      	movs	r3, #1
 8005de0:	e000      	b.n	8005de4 <xQueueGenericSendFromISR+0x48>
 8005de2:	2300      	movs	r3, #0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10d      	bne.n	8005e04 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dec:	b672      	cpsid	i
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	b662      	cpsie	i
 8005dfc:	623b      	str	r3, [r7, #32]
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d103      	bne.n	8005e12 <xQueueGenericSendFromISR+0x76>
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d101      	bne.n	8005e16 <xQueueGenericSendFromISR+0x7a>
 8005e12:	2301      	movs	r3, #1
 8005e14:	e000      	b.n	8005e18 <xQueueGenericSendFromISR+0x7c>
 8005e16:	2300      	movs	r3, #0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10d      	bne.n	8005e38 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8005e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e20:	b672      	cpsid	i
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	b662      	cpsie	i
 8005e30:	61fb      	str	r3, [r7, #28]
}
 8005e32:	bf00      	nop
 8005e34:	bf00      	nop
 8005e36:	e7fd      	b.n	8005e34 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e38:	f002 fbf0 	bl	800861c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005e3c:	f3ef 8211 	mrs	r2, BASEPRI
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	b672      	cpsid	i
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	b662      	cpsie	i
 8005e54:	61ba      	str	r2, [r7, #24]
 8005e56:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e58:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d302      	bcc.n	8005e6e <xQueueGenericSendFromISR+0xd2>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d12c      	bne.n	8005ec8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	68b9      	ldr	r1, [r7, #8]
 8005e7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e7e:	f000 fa8b 	bl	8006398 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e82:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8a:	d112      	bne.n	8005eb2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d016      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e96:	3324      	adds	r3, #36	@ 0x24
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f001 f895 	bl	8006fc8 <xTaskRemoveFromEventList>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00b      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	e007      	b.n	8005ec2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005eb2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	b25a      	sxtb	r2, r3
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005ec6:	e001      	b.n	8005ecc <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ece:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ed6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3738      	adds	r7, #56	@ 0x38
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08c      	sub	sp, #48	@ 0x30
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d10d      	bne.n	8005f1a <xQueueReceive+0x36>
	__asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f02:	b672      	cpsid	i
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	b662      	cpsie	i
 8005f12:	623b      	str	r3, [r7, #32]
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	e7fd      	b.n	8005f16 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d103      	bne.n	8005f28 <xQueueReceive+0x44>
 8005f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <xQueueReceive+0x48>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <xQueueReceive+0x4a>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10d      	bne.n	8005f4e <xQueueReceive+0x6a>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f36:	b672      	cpsid	i
 8005f38:	f383 8811 	msr	BASEPRI, r3
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	b662      	cpsie	i
 8005f46:	61fb      	str	r3, [r7, #28]
}
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f4e:	f001 fa09 	bl	8007364 <xTaskGetSchedulerState>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <xQueueReceive+0x7a>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <xQueueReceive+0x7e>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <xQueueReceive+0x80>
 8005f62:	2300      	movs	r3, #0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10d      	bne.n	8005f84 <xQueueReceive+0xa0>
	__asm volatile
 8005f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6c:	b672      	cpsid	i
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	b662      	cpsie	i
 8005f7c:	61bb      	str	r3, [r7, #24]
}
 8005f7e:	bf00      	nop
 8005f80:	bf00      	nop
 8005f82:	e7fd      	b.n	8005f80 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f84:	f002 fa62 	bl	800844c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d01f      	beq.n	8005fd4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f94:	68b9      	ldr	r1, [r7, #8]
 8005f96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f98:	f000 fa68 	bl	800646c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	1e5a      	subs	r2, r3, #1
 8005fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00f      	beq.n	8005fcc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fae:	3310      	adds	r3, #16
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f001 f809 	bl	8006fc8 <xTaskRemoveFromEventList>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d007      	beq.n	8005fcc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005fbc:	4b3c      	ldr	r3, [pc, #240]	@ (80060b0 <xQueueReceive+0x1cc>)
 8005fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005fcc:	f002 fa74 	bl	80084b8 <vPortExitCritical>
				return pdPASS;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e069      	b.n	80060a8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d103      	bne.n	8005fe2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005fda:	f002 fa6d 	bl	80084b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	e062      	b.n	80060a8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d106      	bne.n	8005ff6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fe8:	f107 0310 	add.w	r3, r7, #16
 8005fec:	4618      	mov	r0, r3
 8005fee:	f001 f851 	bl	8007094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ff6:	f002 fa5f 	bl	80084b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ffa:	f000 fdad 	bl	8006b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ffe:	f002 fa25 	bl	800844c <vPortEnterCritical>
 8006002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006004:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006008:	b25b      	sxtb	r3, r3
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d103      	bne.n	8006018 <xQueueReceive+0x134>
 8006010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800601e:	b25b      	sxtb	r3, r3
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006024:	d103      	bne.n	800602e <xQueueReceive+0x14a>
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800602e:	f002 fa43 	bl	80084b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006032:	1d3a      	adds	r2, r7, #4
 8006034:	f107 0310 	add.w	r3, r7, #16
 8006038:	4611      	mov	r1, r2
 800603a:	4618      	mov	r0, r3
 800603c:	f001 f840 	bl	80070c0 <xTaskCheckForTimeOut>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d123      	bne.n	800608e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006048:	f000 fa88 	bl	800655c <prvIsQueueEmpty>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d017      	beq.n	8006082 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006054:	3324      	adds	r3, #36	@ 0x24
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	4611      	mov	r1, r2
 800605a:	4618      	mov	r0, r3
 800605c:	f000 ff5e 	bl	8006f1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006060:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006062:	f000 fa29 	bl	80064b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006066:	f000 fd85 	bl	8006b74 <xTaskResumeAll>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d189      	bne.n	8005f84 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006070:	4b0f      	ldr	r3, [pc, #60]	@ (80060b0 <xQueueReceive+0x1cc>)
 8006072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	e780      	b.n	8005f84 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006082:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006084:	f000 fa18 	bl	80064b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006088:	f000 fd74 	bl	8006b74 <xTaskResumeAll>
 800608c:	e77a      	b.n	8005f84 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800608e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006090:	f000 fa12 	bl	80064b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006094:	f000 fd6e 	bl	8006b74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006098:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800609a:	f000 fa5f 	bl	800655c <prvIsQueueEmpty>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f43f af6f 	beq.w	8005f84 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3730      	adds	r7, #48	@ 0x30
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	e000ed04 	.word	0xe000ed04

080060b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08e      	sub	sp, #56	@ 0x38
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80060be:	2300      	movs	r3, #0
 80060c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80060c6:	2300      	movs	r3, #0
 80060c8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10d      	bne.n	80060ec <xQueueSemaphoreTake+0x38>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	b672      	cpsid	i
 80060d6:	f383 8811 	msr	BASEPRI, r3
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	f3bf 8f4f 	dsb	sy
 80060e2:	b662      	cpsie	i
 80060e4:	623b      	str	r3, [r7, #32]
}
 80060e6:	bf00      	nop
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00d      	beq.n	8006110 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f8:	b672      	cpsid	i
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	b662      	cpsie	i
 8006108:	61fb      	str	r3, [r7, #28]
}
 800610a:	bf00      	nop
 800610c:	bf00      	nop
 800610e:	e7fd      	b.n	800610c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006110:	f001 f928 	bl	8007364 <xTaskGetSchedulerState>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <xQueueSemaphoreTake+0x6c>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <xQueueSemaphoreTake+0x70>
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <xQueueSemaphoreTake+0x72>
 8006124:	2300      	movs	r3, #0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10d      	bne.n	8006146 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612e:	b672      	cpsid	i
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	b662      	cpsie	i
 800613e:	61bb      	str	r3, [r7, #24]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006146:	f002 f981 	bl	800844c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800614a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d024      	beq.n	80061a0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006158:	1e5a      	subs	r2, r3, #1
 800615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800615e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d104      	bne.n	8006170 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006166:	f001 fa7f 	bl	8007668 <pvTaskIncrementMutexHeldCount>
 800616a:	4602      	mov	r2, r0
 800616c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800616e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00f      	beq.n	8006198 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800617a:	3310      	adds	r3, #16
 800617c:	4618      	mov	r0, r3
 800617e:	f000 ff23 	bl	8006fc8 <xTaskRemoveFromEventList>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d007      	beq.n	8006198 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006188:	4b55      	ldr	r3, [pc, #340]	@ (80062e0 <xQueueSemaphoreTake+0x22c>)
 800618a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006198:	f002 f98e 	bl	80084b8 <vPortExitCritical>
				return pdPASS;
 800619c:	2301      	movs	r3, #1
 800619e:	e09a      	b.n	80062d6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d114      	bne.n	80061d0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00d      	beq.n	80061c8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	b672      	cpsid	i
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	b662      	cpsie	i
 80061c0:	617b      	str	r3, [r7, #20]
}
 80061c2:	bf00      	nop
 80061c4:	bf00      	nop
 80061c6:	e7fd      	b.n	80061c4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80061c8:	f002 f976 	bl	80084b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e082      	b.n	80062d6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061d6:	f107 030c 	add.w	r3, r7, #12
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 ff5a 	bl	8007094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061e0:	2301      	movs	r3, #1
 80061e2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061e4:	f002 f968 	bl	80084b8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061e8:	f000 fcb6 	bl	8006b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061ec:	f002 f92e 	bl	800844c <vPortEnterCritical>
 80061f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061f6:	b25b      	sxtb	r3, r3
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fc:	d103      	bne.n	8006206 <xQueueSemaphoreTake+0x152>
 80061fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006208:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800620c:	b25b      	sxtb	r3, r3
 800620e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006212:	d103      	bne.n	800621c <xQueueSemaphoreTake+0x168>
 8006214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006216:	2200      	movs	r2, #0
 8006218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800621c:	f002 f94c 	bl	80084b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006220:	463a      	mov	r2, r7
 8006222:	f107 030c 	add.w	r3, r7, #12
 8006226:	4611      	mov	r1, r2
 8006228:	4618      	mov	r0, r3
 800622a:	f000 ff49 	bl	80070c0 <xTaskCheckForTimeOut>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d132      	bne.n	800629a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006234:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006236:	f000 f991 	bl	800655c <prvIsQueueEmpty>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d026      	beq.n	800628e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d109      	bne.n	800625c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006248:	f002 f900 	bl	800844c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	4618      	mov	r0, r3
 8006252:	f001 f8a5 	bl	80073a0 <xTaskPriorityInherit>
 8006256:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006258:	f002 f92e 	bl	80084b8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	3324      	adds	r3, #36	@ 0x24
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	4611      	mov	r1, r2
 8006264:	4618      	mov	r0, r3
 8006266:	f000 fe59 	bl	8006f1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800626a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800626c:	f000 f924 	bl	80064b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006270:	f000 fc80 	bl	8006b74 <xTaskResumeAll>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	f47f af65 	bne.w	8006146 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800627c:	4b18      	ldr	r3, [pc, #96]	@ (80062e0 <xQueueSemaphoreTake+0x22c>)
 800627e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006282:	601a      	str	r2, [r3, #0]
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	e75b      	b.n	8006146 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800628e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006290:	f000 f912 	bl	80064b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006294:	f000 fc6e 	bl	8006b74 <xTaskResumeAll>
 8006298:	e755      	b.n	8006146 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800629a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800629c:	f000 f90c 	bl	80064b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062a0:	f000 fc68 	bl	8006b74 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80062a6:	f000 f959 	bl	800655c <prvIsQueueEmpty>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f43f af4a 	beq.w	8006146 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80062b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00d      	beq.n	80062d4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80062b8:	f002 f8c8 	bl	800844c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80062bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80062be:	f000 f853 	bl	8006368 <prvGetDisinheritPriorityAfterTimeout>
 80062c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80062c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062ca:	4618      	mov	r0, r3
 80062cc:	f001 f944 	bl	8007558 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80062d0:	f002 f8f2 	bl	80084b8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3738      	adds	r7, #56	@ 0x38
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	e000ed04 	.word	0xe000ed04

080062e4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10d      	bne.n	800630e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f6:	b672      	cpsid	i
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	b662      	cpsie	i
 8006306:	60bb      	str	r3, [r7, #8]
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	e7fd      	b.n	800630a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800630e:	f002 f89d 	bl	800844c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006316:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006318:	f002 f8ce 	bl	80084b8 <vPortExitCritical>

	return uxReturn;
 800631c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800631e:	4618      	mov	r0, r3
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006326:	b480      	push	{r7}
 8006328:	b087      	sub	sp, #28
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10d      	bne.n	8006354 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633c:	b672      	cpsid	i
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	b662      	cpsie	i
 800634c:	60fb      	str	r3, [r7, #12]
}
 800634e:	bf00      	nop
 8006350:	bf00      	nop
 8006352:	e7fd      	b.n	8006350 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006358:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800635a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800635c:	4618      	mov	r0, r3
 800635e:	371c      	adds	r7, #28
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	d006      	beq.n	8006386 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	e001      	b.n	800638a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006386:	2300      	movs	r3, #0
 8006388:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800638a:	68fb      	ldr	r3, [r7, #12]
	}
 800638c:	4618      	mov	r0, r3
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80063a4:	2300      	movs	r3, #0
 80063a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10d      	bne.n	80063d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d14d      	bne.n	800645a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f001 f854 	bl	8007470 <xTaskPriorityDisinherit>
 80063c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	609a      	str	r2, [r3, #8]
 80063d0:	e043      	b.n	800645a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d119      	bne.n	800640c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6858      	ldr	r0, [r3, #4]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	461a      	mov	r2, r3
 80063e2:	68b9      	ldr	r1, [r7, #8]
 80063e4:	f002 ff2f 	bl	8009246 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f0:	441a      	add	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d32b      	bcc.n	800645a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	605a      	str	r2, [r3, #4]
 800640a:	e026      	b.n	800645a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	68d8      	ldr	r0, [r3, #12]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006414:	461a      	mov	r2, r3
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	f002 ff15 	bl	8009246 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	68da      	ldr	r2, [r3, #12]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006424:	425b      	negs	r3, r3
 8006426:	441a      	add	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	68da      	ldr	r2, [r3, #12]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d207      	bcs.n	8006448 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006440:	425b      	negs	r3, r3
 8006442:	441a      	add	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d105      	bne.n	800645a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d002      	beq.n	800645a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	3b01      	subs	r3, #1
 8006458:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	1c5a      	adds	r2, r3, #1
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006462:	697b      	ldr	r3, [r7, #20]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	2b00      	cmp	r3, #0
 800647c:	d018      	beq.n	80064b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006486:	441a      	add	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68da      	ldr	r2, [r3, #12]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	429a      	cmp	r2, r3
 8006496:	d303      	bcc.n	80064a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68d9      	ldr	r1, [r3, #12]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a8:	461a      	mov	r2, r3
 80064aa:	6838      	ldr	r0, [r7, #0]
 80064ac:	f002 fecb 	bl	8009246 <memcpy>
	}
}
 80064b0:	bf00      	nop
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80064c0:	f001 ffc4 	bl	800844c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064cc:	e011      	b.n	80064f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d012      	beq.n	80064fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3324      	adds	r3, #36	@ 0x24
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fd74 	bl	8006fc8 <xTaskRemoveFromEventList>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80064e6:	f000 fe53 	bl	8007190 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
 80064ec:	3b01      	subs	r3, #1
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	dce9      	bgt.n	80064ce <prvUnlockQueue+0x16>
 80064fa:	e000      	b.n	80064fe <prvUnlockQueue+0x46>
					break;
 80064fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	22ff      	movs	r2, #255	@ 0xff
 8006502:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006506:	f001 ffd7 	bl	80084b8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800650a:	f001 ff9f 	bl	800844c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006514:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006516:	e011      	b.n	800653c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d012      	beq.n	8006546 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	3310      	adds	r3, #16
 8006524:	4618      	mov	r0, r3
 8006526:	f000 fd4f 	bl	8006fc8 <xTaskRemoveFromEventList>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006530:	f000 fe2e 	bl	8007190 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006534:	7bbb      	ldrb	r3, [r7, #14]
 8006536:	3b01      	subs	r3, #1
 8006538:	b2db      	uxtb	r3, r3
 800653a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800653c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006540:	2b00      	cmp	r3, #0
 8006542:	dce9      	bgt.n	8006518 <prvUnlockQueue+0x60>
 8006544:	e000      	b.n	8006548 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006546:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	22ff      	movs	r2, #255	@ 0xff
 800654c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006550:	f001 ffb2 	bl	80084b8 <vPortExitCritical>
}
 8006554:	bf00      	nop
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006564:	f001 ff72 	bl	800844c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006570:	2301      	movs	r3, #1
 8006572:	60fb      	str	r3, [r7, #12]
 8006574:	e001      	b.n	800657a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006576:	2300      	movs	r3, #0
 8006578:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800657a:	f001 ff9d 	bl	80084b8 <vPortExitCritical>

	return xReturn;
 800657e:	68fb      	ldr	r3, [r7, #12]
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006590:	f001 ff5c 	bl	800844c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659c:	429a      	cmp	r2, r3
 800659e:	d102      	bne.n	80065a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80065a0:	2301      	movs	r3, #1
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	e001      	b.n	80065aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80065a6:	2300      	movs	r3, #0
 80065a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065aa:	f001 ff85 	bl	80084b8 <vPortExitCritical>

	return xReturn;
 80065ae:	68fb      	ldr	r3, [r7, #12]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	e014      	b.n	80065f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80065c8:	4a0f      	ldr	r2, [pc, #60]	@ (8006608 <vQueueAddToRegistry+0x50>)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10b      	bne.n	80065ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80065d4:	490c      	ldr	r1, [pc, #48]	@ (8006608 <vQueueAddToRegistry+0x50>)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80065de:	4a0a      	ldr	r2, [pc, #40]	@ (8006608 <vQueueAddToRegistry+0x50>)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	4413      	add	r3, r2
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80065ea:	e006      	b.n	80065fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	3301      	adds	r3, #1
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2b07      	cmp	r3, #7
 80065f6:	d9e7      	bls.n	80065c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000e7c 	.word	0x20000e7c

0800660c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800661c:	f001 ff16 	bl	800844c <vPortEnterCritical>
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006626:	b25b      	sxtb	r3, r3
 8006628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662c:	d103      	bne.n	8006636 <vQueueWaitForMessageRestricted+0x2a>
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800663c:	b25b      	sxtb	r3, r3
 800663e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006642:	d103      	bne.n	800664c <vQueueWaitForMessageRestricted+0x40>
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800664c:	f001 ff34 	bl	80084b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3324      	adds	r3, #36	@ 0x24
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fc83 	bl	8006f6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006666:	6978      	ldr	r0, [r7, #20]
 8006668:	f7ff ff26 	bl	80064b8 <prvUnlockQueue>
	}
 800666c:	bf00      	nop
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08e      	sub	sp, #56	@ 0x38
 8006678:	af04      	add	r7, sp, #16
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
 8006680:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10d      	bne.n	80066a4 <xTaskCreateStatic+0x30>
	__asm volatile
 8006688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668c:	b672      	cpsid	i
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	b662      	cpsie	i
 800669c:	623b      	str	r3, [r7, #32]
}
 800669e:	bf00      	nop
 80066a0:	bf00      	nop
 80066a2:	e7fd      	b.n	80066a0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80066a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10d      	bne.n	80066c6 <xTaskCreateStatic+0x52>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	b672      	cpsid	i
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	b662      	cpsie	i
 80066be:	61fb      	str	r3, [r7, #28]
}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	e7fd      	b.n	80066c2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80066c6:	23a8      	movs	r3, #168	@ 0xa8
 80066c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2ba8      	cmp	r3, #168	@ 0xa8
 80066ce:	d00d      	beq.n	80066ec <xTaskCreateStatic+0x78>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	b672      	cpsid	i
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	b662      	cpsie	i
 80066e4:	61bb      	str	r3, [r7, #24]
}
 80066e6:	bf00      	nop
 80066e8:	bf00      	nop
 80066ea:	e7fd      	b.n	80066e8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80066ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d01e      	beq.n	8006732 <xTaskCreateStatic+0xbe>
 80066f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d01b      	beq.n	8006732 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006702:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006706:	2202      	movs	r2, #2
 8006708:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800670c:	2300      	movs	r3, #0
 800670e:	9303      	str	r3, [sp, #12]
 8006710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006712:	9302      	str	r3, [sp, #8]
 8006714:	f107 0314 	add.w	r3, r7, #20
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	68b9      	ldr	r1, [r7, #8]
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f000 f851 	bl	80067cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800672a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800672c:	f000 f8f8 	bl	8006920 <prvAddNewTaskToReadyList>
 8006730:	e001      	b.n	8006736 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8006732:	2300      	movs	r3, #0
 8006734:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006736:	697b      	ldr	r3, [r7, #20]
	}
 8006738:	4618      	mov	r0, r3
 800673a:	3728      	adds	r7, #40	@ 0x28
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006740:	b580      	push	{r7, lr}
 8006742:	b08c      	sub	sp, #48	@ 0x30
 8006744:	af04      	add	r7, sp, #16
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	603b      	str	r3, [r7, #0]
 800674c:	4613      	mov	r3, r2
 800674e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006750:	88fb      	ldrh	r3, [r7, #6]
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4618      	mov	r0, r3
 8006756:	f001 ffa7 	bl	80086a8 <pvPortMalloc>
 800675a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00e      	beq.n	8006780 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006762:	20a8      	movs	r0, #168	@ 0xa8
 8006764:	f001 ffa0 	bl	80086a8 <pvPortMalloc>
 8006768:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	631a      	str	r2, [r3, #48]	@ 0x30
 8006776:	e005      	b.n	8006784 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006778:	6978      	ldr	r0, [r7, #20]
 800677a:	f002 f863 	bl	8008844 <vPortFree>
 800677e:	e001      	b.n	8006784 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006780:	2300      	movs	r3, #0
 8006782:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d017      	beq.n	80067ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006792:	88fa      	ldrh	r2, [r7, #6]
 8006794:	2300      	movs	r3, #0
 8006796:	9303      	str	r3, [sp, #12]
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	9302      	str	r3, [sp, #8]
 800679c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679e:	9301      	str	r3, [sp, #4]
 80067a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	68b9      	ldr	r1, [r7, #8]
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f000 f80f 	bl	80067cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067ae:	69f8      	ldr	r0, [r7, #28]
 80067b0:	f000 f8b6 	bl	8006920 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80067b4:	2301      	movs	r3, #1
 80067b6:	61bb      	str	r3, [r7, #24]
 80067b8:	e002      	b.n	80067c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067ba:	f04f 33ff 	mov.w	r3, #4294967295
 80067be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80067c0:	69bb      	ldr	r3, [r7, #24]
	}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3720      	adds	r7, #32
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b088      	sub	sp, #32
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
 80067d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	461a      	mov	r2, r3
 80067e4:	21a5      	movs	r1, #165	@ 0xa5
 80067e6:	f002 fc49 	bl	800907c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80067f4:	440b      	add	r3, r1
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	4413      	add	r3, r2
 80067fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	f023 0307 	bic.w	r3, r3, #7
 8006802:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00d      	beq.n	800682a <prvInitialiseNewTask+0x5e>
	__asm volatile
 800680e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006812:	b672      	cpsid	i
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	b662      	cpsie	i
 8006822:	617b      	str	r3, [r7, #20]
}
 8006824:	bf00      	nop
 8006826:	bf00      	nop
 8006828:	e7fd      	b.n	8006826 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d01f      	beq.n	8006870 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006830:	2300      	movs	r3, #0
 8006832:	61fb      	str	r3, [r7, #28]
 8006834:	e012      	b.n	800685c <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	4413      	add	r3, r2
 800683c:	7819      	ldrb	r1, [r3, #0]
 800683e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	4413      	add	r3, r2
 8006844:	3334      	adds	r3, #52	@ 0x34
 8006846:	460a      	mov	r2, r1
 8006848:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	4413      	add	r3, r2
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d006      	beq.n	8006864 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	3301      	adds	r3, #1
 800685a:	61fb      	str	r3, [r7, #28]
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b0f      	cmp	r3, #15
 8006860:	d9e9      	bls.n	8006836 <prvInitialiseNewTask+0x6a>
 8006862:	e000      	b.n	8006866 <prvInitialiseNewTask+0x9a>
			{
				break;
 8006864:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800686e:	e003      	b.n	8006878 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687a:	2b37      	cmp	r3, #55	@ 0x37
 800687c:	d901      	bls.n	8006882 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800687e:	2337      	movs	r3, #55	@ 0x37
 8006880:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006884:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006886:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800688c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800688e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006890:	2200      	movs	r2, #0
 8006892:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006896:	3304      	adds	r3, #4
 8006898:	4618      	mov	r0, r3
 800689a:	f7fe ff55 	bl	8005748 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	3318      	adds	r3, #24
 80068a2:	4618      	mov	r0, r3
 80068a4:	f7fe ff50 	bl	8005748 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80068b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	2200      	movs	r2, #0
 80068c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80068ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d0:	3354      	adds	r3, #84	@ 0x54
 80068d2:	224c      	movs	r2, #76	@ 0x4c
 80068d4:	2100      	movs	r1, #0
 80068d6:	4618      	mov	r0, r3
 80068d8:	f002 fbd0 	bl	800907c <memset>
 80068dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068de:	4a0d      	ldr	r2, [pc, #52]	@ (8006914 <prvInitialiseNewTask+0x148>)
 80068e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80068e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e4:	4a0c      	ldr	r2, [pc, #48]	@ (8006918 <prvInitialiseNewTask+0x14c>)
 80068e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ea:	4a0c      	ldr	r2, [pc, #48]	@ (800691c <prvInitialiseNewTask+0x150>)
 80068ec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	68f9      	ldr	r1, [r7, #12]
 80068f2:	69b8      	ldr	r0, [r7, #24]
 80068f4:	f001 fc9e 	bl	8008234 <pxPortInitialiseStack>
 80068f8:	4602      	mov	r2, r0
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80068fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d002      	beq.n	800690a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006908:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800690a:	bf00      	nop
 800690c:	3720      	adds	r7, #32
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	20019ba8 	.word	0x20019ba8
 8006918:	20019c10 	.word	0x20019c10
 800691c:	20019c78 	.word	0x20019c78

08006920 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006928:	f001 fd90 	bl	800844c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800692c:	4b2d      	ldr	r3, [pc, #180]	@ (80069e4 <prvAddNewTaskToReadyList+0xc4>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	3301      	adds	r3, #1
 8006932:	4a2c      	ldr	r2, [pc, #176]	@ (80069e4 <prvAddNewTaskToReadyList+0xc4>)
 8006934:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006936:	4b2c      	ldr	r3, [pc, #176]	@ (80069e8 <prvAddNewTaskToReadyList+0xc8>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d109      	bne.n	8006952 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800693e:	4a2a      	ldr	r2, [pc, #168]	@ (80069e8 <prvAddNewTaskToReadyList+0xc8>)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006944:	4b27      	ldr	r3, [pc, #156]	@ (80069e4 <prvAddNewTaskToReadyList+0xc4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d110      	bne.n	800696e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800694c:	f000 fc44 	bl	80071d8 <prvInitialiseTaskLists>
 8006950:	e00d      	b.n	800696e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006952:	4b26      	ldr	r3, [pc, #152]	@ (80069ec <prvAddNewTaskToReadyList+0xcc>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d109      	bne.n	800696e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800695a:	4b23      	ldr	r3, [pc, #140]	@ (80069e8 <prvAddNewTaskToReadyList+0xc8>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	429a      	cmp	r2, r3
 8006966:	d802      	bhi.n	800696e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006968:	4a1f      	ldr	r2, [pc, #124]	@ (80069e8 <prvAddNewTaskToReadyList+0xc8>)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800696e:	4b20      	ldr	r3, [pc, #128]	@ (80069f0 <prvAddNewTaskToReadyList+0xd0>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3301      	adds	r3, #1
 8006974:	4a1e      	ldr	r2, [pc, #120]	@ (80069f0 <prvAddNewTaskToReadyList+0xd0>)
 8006976:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006978:	4b1d      	ldr	r3, [pc, #116]	@ (80069f0 <prvAddNewTaskToReadyList+0xd0>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006984:	4b1b      	ldr	r3, [pc, #108]	@ (80069f4 <prvAddNewTaskToReadyList+0xd4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d903      	bls.n	8006994 <prvAddNewTaskToReadyList+0x74>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	4a18      	ldr	r2, [pc, #96]	@ (80069f4 <prvAddNewTaskToReadyList+0xd4>)
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006998:	4613      	mov	r3, r2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	4413      	add	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4a15      	ldr	r2, [pc, #84]	@ (80069f8 <prvAddNewTaskToReadyList+0xd8>)
 80069a2:	441a      	add	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3304      	adds	r3, #4
 80069a8:	4619      	mov	r1, r3
 80069aa:	4610      	mov	r0, r2
 80069ac:	f7fe fed9 	bl	8005762 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069b0:	f001 fd82 	bl	80084b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069b4:	4b0d      	ldr	r3, [pc, #52]	@ (80069ec <prvAddNewTaskToReadyList+0xcc>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00e      	beq.n	80069da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80069bc:	4b0a      	ldr	r3, [pc, #40]	@ (80069e8 <prvAddNewTaskToReadyList+0xc8>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d207      	bcs.n	80069da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80069ca:	4b0c      	ldr	r3, [pc, #48]	@ (80069fc <prvAddNewTaskToReadyList+0xdc>)
 80069cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069d0:	601a      	str	r2, [r3, #0]
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	20001390 	.word	0x20001390
 80069e8:	20000ebc 	.word	0x20000ebc
 80069ec:	2000139c 	.word	0x2000139c
 80069f0:	200013ac 	.word	0x200013ac
 80069f4:	20001398 	.word	0x20001398
 80069f8:	20000ec0 	.word	0x20000ec0
 80069fc:	e000ed04 	.word	0xe000ed04

08006a00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d01a      	beq.n	8006a48 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a12:	4b15      	ldr	r3, [pc, #84]	@ (8006a68 <vTaskDelay+0x68>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00d      	beq.n	8006a36 <vTaskDelay+0x36>
	__asm volatile
 8006a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1e:	b672      	cpsid	i
 8006a20:	f383 8811 	msr	BASEPRI, r3
 8006a24:	f3bf 8f6f 	isb	sy
 8006a28:	f3bf 8f4f 	dsb	sy
 8006a2c:	b662      	cpsie	i
 8006a2e:	60bb      	str	r3, [r7, #8]
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	e7fd      	b.n	8006a32 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8006a36:	f000 f88f 	bl	8006b58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a3a:	2100      	movs	r1, #0
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f001 f83d 	bl	8007abc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a42:	f000 f897 	bl	8006b74 <xTaskResumeAll>
 8006a46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d107      	bne.n	8006a5e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8006a4e:	4b07      	ldr	r3, [pc, #28]	@ (8006a6c <vTaskDelay+0x6c>)
 8006a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a54:	601a      	str	r2, [r3, #0]
 8006a56:	f3bf 8f4f 	dsb	sy
 8006a5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a5e:	bf00      	nop
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200013b8 	.word	0x200013b8
 8006a6c:	e000ed04 	.word	0xe000ed04

08006a70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b08a      	sub	sp, #40	@ 0x28
 8006a74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a76:	2300      	movs	r3, #0
 8006a78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a7e:	463a      	mov	r2, r7
 8006a80:	1d39      	adds	r1, r7, #4
 8006a82:	f107 0308 	add.w	r3, r7, #8
 8006a86:	4618      	mov	r0, r3
 8006a88:	f7fe fe0a 	bl	80056a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a8c:	6839      	ldr	r1, [r7, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	9202      	str	r2, [sp, #8]
 8006a94:	9301      	str	r3, [sp, #4]
 8006a96:	2300      	movs	r3, #0
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	460a      	mov	r2, r1
 8006a9e:	4926      	ldr	r1, [pc, #152]	@ (8006b38 <vTaskStartScheduler+0xc8>)
 8006aa0:	4826      	ldr	r0, [pc, #152]	@ (8006b3c <vTaskStartScheduler+0xcc>)
 8006aa2:	f7ff fde7 	bl	8006674 <xTaskCreateStatic>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	4a25      	ldr	r2, [pc, #148]	@ (8006b40 <vTaskStartScheduler+0xd0>)
 8006aaa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006aac:	4b24      	ldr	r3, [pc, #144]	@ (8006b40 <vTaskStartScheduler+0xd0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d002      	beq.n	8006aba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	617b      	str	r3, [r7, #20]
 8006ab8:	e001      	b.n	8006abe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006aba:	2300      	movs	r3, #0
 8006abc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d102      	bne.n	8006aca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006ac4:	f001 f84e 	bl	8007b64 <xTimerCreateTimerTask>
 8006ac8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d11d      	bne.n	8006b0c <vTaskStartScheduler+0x9c>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad4:	b672      	cpsid	i
 8006ad6:	f383 8811 	msr	BASEPRI, r3
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	b662      	cpsie	i
 8006ae4:	613b      	str	r3, [r7, #16]
}
 8006ae6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ae8:	4b16      	ldr	r3, [pc, #88]	@ (8006b44 <vTaskStartScheduler+0xd4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3354      	adds	r3, #84	@ 0x54
 8006aee:	4a16      	ldr	r2, [pc, #88]	@ (8006b48 <vTaskStartScheduler+0xd8>)
 8006af0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006af2:	4b16      	ldr	r3, [pc, #88]	@ (8006b4c <vTaskStartScheduler+0xdc>)
 8006af4:	f04f 32ff 	mov.w	r2, #4294967295
 8006af8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006afa:	4b15      	ldr	r3, [pc, #84]	@ (8006b50 <vTaskStartScheduler+0xe0>)
 8006afc:	2201      	movs	r2, #1
 8006afe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b00:	4b14      	ldr	r3, [pc, #80]	@ (8006b54 <vTaskStartScheduler+0xe4>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b06:	f001 fc23 	bl	8008350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b0a:	e011      	b.n	8006b30 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b12:	d10d      	bne.n	8006b30 <vTaskStartScheduler+0xc0>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b18:	b672      	cpsid	i
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	b662      	cpsie	i
 8006b28:	60fb      	str	r3, [r7, #12]
}
 8006b2a:	bf00      	nop
 8006b2c:	bf00      	nop
 8006b2e:	e7fd      	b.n	8006b2c <vTaskStartScheduler+0xbc>
}
 8006b30:	bf00      	nop
 8006b32:	3718      	adds	r7, #24
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	0800a0f8 	.word	0x0800a0f8
 8006b3c:	080071a9 	.word	0x080071a9
 8006b40:	200013b4 	.word	0x200013b4
 8006b44:	20000ebc 	.word	0x20000ebc
 8006b48:	2000001c 	.word	0x2000001c
 8006b4c:	200013b0 	.word	0x200013b0
 8006b50:	2000139c 	.word	0x2000139c
 8006b54:	20001394 	.word	0x20001394

08006b58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b58:	b480      	push	{r7}
 8006b5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006b5c:	4b04      	ldr	r3, [pc, #16]	@ (8006b70 <vTaskSuspendAll+0x18>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	3301      	adds	r3, #1
 8006b62:	4a03      	ldr	r2, [pc, #12]	@ (8006b70 <vTaskSuspendAll+0x18>)
 8006b64:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006b66:	bf00      	nop
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	200013b8 	.word	0x200013b8

08006b74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b82:	4b43      	ldr	r3, [pc, #268]	@ (8006c90 <xTaskResumeAll+0x11c>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10d      	bne.n	8006ba6 <xTaskResumeAll+0x32>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	b672      	cpsid	i
 8006b90:	f383 8811 	msr	BASEPRI, r3
 8006b94:	f3bf 8f6f 	isb	sy
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	b662      	cpsie	i
 8006b9e:	603b      	str	r3, [r7, #0]
}
 8006ba0:	bf00      	nop
 8006ba2:	bf00      	nop
 8006ba4:	e7fd      	b.n	8006ba2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ba6:	f001 fc51 	bl	800844c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006baa:	4b39      	ldr	r3, [pc, #228]	@ (8006c90 <xTaskResumeAll+0x11c>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	4a37      	ldr	r2, [pc, #220]	@ (8006c90 <xTaskResumeAll+0x11c>)
 8006bb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bb4:	4b36      	ldr	r3, [pc, #216]	@ (8006c90 <xTaskResumeAll+0x11c>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d162      	bne.n	8006c82 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006bbc:	4b35      	ldr	r3, [pc, #212]	@ (8006c94 <xTaskResumeAll+0x120>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d05e      	beq.n	8006c82 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bc4:	e02f      	b.n	8006c26 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bc6:	4b34      	ldr	r3, [pc, #208]	@ (8006c98 <xTaskResumeAll+0x124>)
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	3318      	adds	r3, #24
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fe fe22 	bl	800581c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	3304      	adds	r3, #4
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7fe fe1d 	bl	800581c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006be6:	4b2d      	ldr	r3, [pc, #180]	@ (8006c9c <xTaskResumeAll+0x128>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d903      	bls.n	8006bf6 <xTaskResumeAll+0x82>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8006c9c <xTaskResumeAll+0x128>)
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4a27      	ldr	r2, [pc, #156]	@ (8006ca0 <xTaskResumeAll+0x12c>)
 8006c04:	441a      	add	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	4610      	mov	r0, r2
 8006c0e:	f7fe fda8 	bl	8005762 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c16:	4b23      	ldr	r3, [pc, #140]	@ (8006ca4 <xTaskResumeAll+0x130>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d302      	bcc.n	8006c26 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8006c20:	4b21      	ldr	r3, [pc, #132]	@ (8006ca8 <xTaskResumeAll+0x134>)
 8006c22:	2201      	movs	r2, #1
 8006c24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c26:	4b1c      	ldr	r3, [pc, #112]	@ (8006c98 <xTaskResumeAll+0x124>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1cb      	bne.n	8006bc6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c34:	f000 fb76 	bl	8007324 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006c38:	4b1c      	ldr	r3, [pc, #112]	@ (8006cac <xTaskResumeAll+0x138>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d010      	beq.n	8006c66 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c44:	f000 f846 	bl	8006cd4 <xTaskIncrementTick>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d002      	beq.n	8006c54 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8006c4e:	4b16      	ldr	r3, [pc, #88]	@ (8006ca8 <xTaskResumeAll+0x134>)
 8006c50:	2201      	movs	r2, #1
 8006c52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1f1      	bne.n	8006c44 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8006c60:	4b12      	ldr	r3, [pc, #72]	@ (8006cac <xTaskResumeAll+0x138>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c66:	4b10      	ldr	r3, [pc, #64]	@ (8006ca8 <xTaskResumeAll+0x134>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d009      	beq.n	8006c82 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c72:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb0 <xTaskResumeAll+0x13c>)
 8006c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c78:	601a      	str	r2, [r3, #0]
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c82:	f001 fc19 	bl	80084b8 <vPortExitCritical>

	return xAlreadyYielded;
 8006c86:	68bb      	ldr	r3, [r7, #8]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	200013b8 	.word	0x200013b8
 8006c94:	20001390 	.word	0x20001390
 8006c98:	20001350 	.word	0x20001350
 8006c9c:	20001398 	.word	0x20001398
 8006ca0:	20000ec0 	.word	0x20000ec0
 8006ca4:	20000ebc 	.word	0x20000ebc
 8006ca8:	200013a4 	.word	0x200013a4
 8006cac:	200013a0 	.word	0x200013a0
 8006cb0:	e000ed04 	.word	0xe000ed04

08006cb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006cba:	4b05      	ldr	r3, [pc, #20]	@ (8006cd0 <xTaskGetTickCount+0x1c>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006cc0:	687b      	ldr	r3, [r7, #4]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	20001394 	.word	0x20001394

08006cd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cde:	4b50      	ldr	r3, [pc, #320]	@ (8006e20 <xTaskIncrementTick+0x14c>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f040 808c 	bne.w	8006e00 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ce8:	4b4e      	ldr	r3, [pc, #312]	@ (8006e24 <xTaskIncrementTick+0x150>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3301      	adds	r3, #1
 8006cee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006cf0:	4a4c      	ldr	r2, [pc, #304]	@ (8006e24 <xTaskIncrementTick+0x150>)
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d123      	bne.n	8006d44 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8006cfc:	4b4a      	ldr	r3, [pc, #296]	@ (8006e28 <xTaskIncrementTick+0x154>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00d      	beq.n	8006d22 <xTaskIncrementTick+0x4e>
	__asm volatile
 8006d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0a:	b672      	cpsid	i
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	b662      	cpsie	i
 8006d1a:	603b      	str	r3, [r7, #0]
}
 8006d1c:	bf00      	nop
 8006d1e:	bf00      	nop
 8006d20:	e7fd      	b.n	8006d1e <xTaskIncrementTick+0x4a>
 8006d22:	4b41      	ldr	r3, [pc, #260]	@ (8006e28 <xTaskIncrementTick+0x154>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	60fb      	str	r3, [r7, #12]
 8006d28:	4b40      	ldr	r3, [pc, #256]	@ (8006e2c <xTaskIncrementTick+0x158>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a3e      	ldr	r2, [pc, #248]	@ (8006e28 <xTaskIncrementTick+0x154>)
 8006d2e:	6013      	str	r3, [r2, #0]
 8006d30:	4a3e      	ldr	r2, [pc, #248]	@ (8006e2c <xTaskIncrementTick+0x158>)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6013      	str	r3, [r2, #0]
 8006d36:	4b3e      	ldr	r3, [pc, #248]	@ (8006e30 <xTaskIncrementTick+0x15c>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	4a3c      	ldr	r2, [pc, #240]	@ (8006e30 <xTaskIncrementTick+0x15c>)
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	f000 faf0 	bl	8007324 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d44:	4b3b      	ldr	r3, [pc, #236]	@ (8006e34 <xTaskIncrementTick+0x160>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d349      	bcc.n	8006de2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d4e:	4b36      	ldr	r3, [pc, #216]	@ (8006e28 <xTaskIncrementTick+0x154>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d104      	bne.n	8006d62 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d58:	4b36      	ldr	r3, [pc, #216]	@ (8006e34 <xTaskIncrementTick+0x160>)
 8006d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d5e:	601a      	str	r2, [r3, #0]
					break;
 8006d60:	e03f      	b.n	8006de2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d62:	4b31      	ldr	r3, [pc, #196]	@ (8006e28 <xTaskIncrementTick+0x154>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d203      	bcs.n	8006d82 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d7a:	4a2e      	ldr	r2, [pc, #184]	@ (8006e34 <xTaskIncrementTick+0x160>)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d80:	e02f      	b.n	8006de2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	3304      	adds	r3, #4
 8006d86:	4618      	mov	r0, r3
 8006d88:	f7fe fd48 	bl	800581c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d004      	beq.n	8006d9e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	3318      	adds	r3, #24
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe fd3f 	bl	800581c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da2:	4b25      	ldr	r3, [pc, #148]	@ (8006e38 <xTaskIncrementTick+0x164>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d903      	bls.n	8006db2 <xTaskIncrementTick+0xde>
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dae:	4a22      	ldr	r2, [pc, #136]	@ (8006e38 <xTaskIncrementTick+0x164>)
 8006db0:	6013      	str	r3, [r2, #0]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006db6:	4613      	mov	r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8006e3c <xTaskIncrementTick+0x168>)
 8006dc0:	441a      	add	r2, r3
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	4610      	mov	r0, r2
 8006dca:	f7fe fcca 	bl	8005762 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e40 <xTaskIncrementTick+0x16c>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d3b8      	bcc.n	8006d4e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006de0:	e7b5      	b.n	8006d4e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006de2:	4b17      	ldr	r3, [pc, #92]	@ (8006e40 <xTaskIncrementTick+0x16c>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de8:	4914      	ldr	r1, [pc, #80]	@ (8006e3c <xTaskIncrementTick+0x168>)
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	440b      	add	r3, r1
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d907      	bls.n	8006e0a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	617b      	str	r3, [r7, #20]
 8006dfe:	e004      	b.n	8006e0a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006e00:	4b10      	ldr	r3, [pc, #64]	@ (8006e44 <xTaskIncrementTick+0x170>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3301      	adds	r3, #1
 8006e06:	4a0f      	ldr	r2, [pc, #60]	@ (8006e44 <xTaskIncrementTick+0x170>)
 8006e08:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e48 <xTaskIncrementTick+0x174>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8006e12:	2301      	movs	r3, #1
 8006e14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006e16:	697b      	ldr	r3, [r7, #20]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	200013b8 	.word	0x200013b8
 8006e24:	20001394 	.word	0x20001394
 8006e28:	20001348 	.word	0x20001348
 8006e2c:	2000134c 	.word	0x2000134c
 8006e30:	200013a8 	.word	0x200013a8
 8006e34:	200013b0 	.word	0x200013b0
 8006e38:	20001398 	.word	0x20001398
 8006e3c:	20000ec0 	.word	0x20000ec0
 8006e40:	20000ebc 	.word	0x20000ebc
 8006e44:	200013a0 	.word	0x200013a0
 8006e48:	200013a4 	.word	0x200013a4

08006e4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e52:	4b2c      	ldr	r3, [pc, #176]	@ (8006f04 <vTaskSwitchContext+0xb8>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8006f08 <vTaskSwitchContext+0xbc>)
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e60:	e049      	b.n	8006ef6 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 8006e62:	4b29      	ldr	r3, [pc, #164]	@ (8006f08 <vTaskSwitchContext+0xbc>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e68:	4b28      	ldr	r3, [pc, #160]	@ (8006f0c <vTaskSwitchContext+0xc0>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	60fb      	str	r3, [r7, #12]
 8006e6e:	e013      	b.n	8006e98 <vTaskSwitchContext+0x4c>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10d      	bne.n	8006e92 <vTaskSwitchContext+0x46>
	__asm volatile
 8006e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7a:	b672      	cpsid	i
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	b662      	cpsie	i
 8006e8a:	607b      	str	r3, [r7, #4]
}
 8006e8c:	bf00      	nop
 8006e8e:	bf00      	nop
 8006e90:	e7fd      	b.n	8006e8e <vTaskSwitchContext+0x42>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	60fb      	str	r3, [r7, #12]
 8006e98:	491d      	ldr	r1, [pc, #116]	@ (8006f10 <vTaskSwitchContext+0xc4>)
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	440b      	add	r3, r1
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d0e1      	beq.n	8006e70 <vTaskSwitchContext+0x24>
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4a16      	ldr	r2, [pc, #88]	@ (8006f10 <vTaskSwitchContext+0xc4>)
 8006eb8:	4413      	add	r3, r2
 8006eba:	60bb      	str	r3, [r7, #8]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	605a      	str	r2, [r3, #4]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	3308      	adds	r3, #8
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d104      	bne.n	8006edc <vTaskSwitchContext+0x90>
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	605a      	str	r2, [r3, #4]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	4a0c      	ldr	r2, [pc, #48]	@ (8006f14 <vTaskSwitchContext+0xc8>)
 8006ee4:	6013      	str	r3, [r2, #0]
 8006ee6:	4a09      	ldr	r2, [pc, #36]	@ (8006f0c <vTaskSwitchContext+0xc0>)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006eec:	4b09      	ldr	r3, [pc, #36]	@ (8006f14 <vTaskSwitchContext+0xc8>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3354      	adds	r3, #84	@ 0x54
 8006ef2:	4a09      	ldr	r2, [pc, #36]	@ (8006f18 <vTaskSwitchContext+0xcc>)
 8006ef4:	6013      	str	r3, [r2, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	200013b8 	.word	0x200013b8
 8006f08:	200013a4 	.word	0x200013a4
 8006f0c:	20001398 	.word	0x20001398
 8006f10:	20000ec0 	.word	0x20000ec0
 8006f14:	20000ebc 	.word	0x20000ebc
 8006f18:	2000001c 	.word	0x2000001c

08006f1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10d      	bne.n	8006f48 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8006f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f30:	b672      	cpsid	i
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	b662      	cpsie	i
 8006f40:	60fb      	str	r3, [r7, #12]
}
 8006f42:	bf00      	nop
 8006f44:	bf00      	nop
 8006f46:	e7fd      	b.n	8006f44 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f48:	4b07      	ldr	r3, [pc, #28]	@ (8006f68 <vTaskPlaceOnEventList+0x4c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3318      	adds	r3, #24
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f7fe fc2a 	bl	80057aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f56:	2101      	movs	r1, #1
 8006f58:	6838      	ldr	r0, [r7, #0]
 8006f5a:	f000 fdaf 	bl	8007abc <prvAddCurrentTaskToDelayedList>
}
 8006f5e:	bf00      	nop
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000ebc 	.word	0x20000ebc

08006f6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10d      	bne.n	8006f9a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8006f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f82:	b672      	cpsid	i
 8006f84:	f383 8811 	msr	BASEPRI, r3
 8006f88:	f3bf 8f6f 	isb	sy
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	b662      	cpsie	i
 8006f92:	617b      	str	r3, [r7, #20]
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop
 8006f98:	e7fd      	b.n	8006f96 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc4 <vTaskPlaceOnEventListRestricted+0x58>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	3318      	adds	r3, #24
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f7fe fbdd 	bl	8005762 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8006fae:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fb4:	6879      	ldr	r1, [r7, #4]
 8006fb6:	68b8      	ldr	r0, [r7, #8]
 8006fb8:	f000 fd80 	bl	8007abc <prvAddCurrentTaskToDelayedList>
	}
 8006fbc:	bf00      	nop
 8006fbe:	3718      	adds	r7, #24
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20000ebc 	.word	0x20000ebc

08006fc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10d      	bne.n	8006ffa <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	b672      	cpsid	i
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	b662      	cpsie	i
 8006ff2:	60fb      	str	r3, [r7, #12]
}
 8006ff4:	bf00      	nop
 8006ff6:	bf00      	nop
 8006ff8:	e7fd      	b.n	8006ff6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	3318      	adds	r3, #24
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7fe fc0c 	bl	800581c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007004:	4b1d      	ldr	r3, [pc, #116]	@ (800707c <xTaskRemoveFromEventList+0xb4>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d11d      	bne.n	8007048 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	3304      	adds	r3, #4
 8007010:	4618      	mov	r0, r3
 8007012:	f7fe fc03 	bl	800581c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701a:	4b19      	ldr	r3, [pc, #100]	@ (8007080 <xTaskRemoveFromEventList+0xb8>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	429a      	cmp	r2, r3
 8007020:	d903      	bls.n	800702a <xTaskRemoveFromEventList+0x62>
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007026:	4a16      	ldr	r2, [pc, #88]	@ (8007080 <xTaskRemoveFromEventList+0xb8>)
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800702e:	4613      	mov	r3, r2
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	4413      	add	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4a13      	ldr	r2, [pc, #76]	@ (8007084 <xTaskRemoveFromEventList+0xbc>)
 8007038:	441a      	add	r2, r3
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	3304      	adds	r3, #4
 800703e:	4619      	mov	r1, r3
 8007040:	4610      	mov	r0, r2
 8007042:	f7fe fb8e 	bl	8005762 <vListInsertEnd>
 8007046:	e005      	b.n	8007054 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	3318      	adds	r3, #24
 800704c:	4619      	mov	r1, r3
 800704e:	480e      	ldr	r0, [pc, #56]	@ (8007088 <xTaskRemoveFromEventList+0xc0>)
 8007050:	f7fe fb87 	bl	8005762 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007058:	4b0c      	ldr	r3, [pc, #48]	@ (800708c <xTaskRemoveFromEventList+0xc4>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705e:	429a      	cmp	r2, r3
 8007060:	d905      	bls.n	800706e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007062:	2301      	movs	r3, #1
 8007064:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007066:	4b0a      	ldr	r3, [pc, #40]	@ (8007090 <xTaskRemoveFromEventList+0xc8>)
 8007068:	2201      	movs	r2, #1
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	e001      	b.n	8007072 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800706e:	2300      	movs	r3, #0
 8007070:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007072:	697b      	ldr	r3, [r7, #20]
}
 8007074:	4618      	mov	r0, r3
 8007076:	3718      	adds	r7, #24
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	200013b8 	.word	0x200013b8
 8007080:	20001398 	.word	0x20001398
 8007084:	20000ec0 	.word	0x20000ec0
 8007088:	20001350 	.word	0x20001350
 800708c:	20000ebc 	.word	0x20000ebc
 8007090:	200013a4 	.word	0x200013a4

08007094 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800709c:	4b06      	ldr	r3, [pc, #24]	@ (80070b8 <vTaskInternalSetTimeOutState+0x24>)
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070a4:	4b05      	ldr	r3, [pc, #20]	@ (80070bc <vTaskInternalSetTimeOutState+0x28>)
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	605a      	str	r2, [r3, #4]
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	200013a8 	.word	0x200013a8
 80070bc:	20001394 	.word	0x20001394

080070c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b088      	sub	sp, #32
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10d      	bne.n	80070ec <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	b672      	cpsid	i
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	b662      	cpsie	i
 80070e4:	613b      	str	r3, [r7, #16]
}
 80070e6:	bf00      	nop
 80070e8:	bf00      	nop
 80070ea:	e7fd      	b.n	80070e8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10d      	bne.n	800710e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	b672      	cpsid	i
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	b662      	cpsie	i
 8007106:	60fb      	str	r3, [r7, #12]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800710e:	f001 f99d 	bl	800844c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007112:	4b1d      	ldr	r3, [pc, #116]	@ (8007188 <xTaskCheckForTimeOut+0xc8>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712a:	d102      	bne.n	8007132 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800712c:	2300      	movs	r3, #0
 800712e:	61fb      	str	r3, [r7, #28]
 8007130:	e023      	b.n	800717a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	4b15      	ldr	r3, [pc, #84]	@ (800718c <xTaskCheckForTimeOut+0xcc>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d007      	beq.n	800714e <xTaskCheckForTimeOut+0x8e>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	429a      	cmp	r2, r3
 8007146:	d302      	bcc.n	800714e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007148:	2301      	movs	r3, #1
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	e015      	b.n	800717a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	429a      	cmp	r2, r3
 8007156:	d20b      	bcs.n	8007170 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	1ad2      	subs	r2, r2, r3
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f7ff ff95 	bl	8007094 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800716a:	2300      	movs	r3, #0
 800716c:	61fb      	str	r3, [r7, #28]
 800716e:	e004      	b.n	800717a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007176:	2301      	movs	r3, #1
 8007178:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800717a:	f001 f99d 	bl	80084b8 <vPortExitCritical>

	return xReturn;
 800717e:	69fb      	ldr	r3, [r7, #28]
}
 8007180:	4618      	mov	r0, r3
 8007182:	3720      	adds	r7, #32
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	20001394 	.word	0x20001394
 800718c:	200013a8 	.word	0x200013a8

08007190 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007190:	b480      	push	{r7}
 8007192:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007194:	4b03      	ldr	r3, [pc, #12]	@ (80071a4 <vTaskMissedYield+0x14>)
 8007196:	2201      	movs	r2, #1
 8007198:	601a      	str	r2, [r3, #0]
}
 800719a:	bf00      	nop
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	200013a4 	.word	0x200013a4

080071a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071b0:	f000 f852 	bl	8007258 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071b4:	4b06      	ldr	r3, [pc, #24]	@ (80071d0 <prvIdleTask+0x28>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d9f9      	bls.n	80071b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80071bc:	4b05      	ldr	r3, [pc, #20]	@ (80071d4 <prvIdleTask+0x2c>)
 80071be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	f3bf 8f4f 	dsb	sy
 80071c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071cc:	e7f0      	b.n	80071b0 <prvIdleTask+0x8>
 80071ce:	bf00      	nop
 80071d0:	20000ec0 	.word	0x20000ec0
 80071d4:	e000ed04 	.word	0xe000ed04

080071d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071de:	2300      	movs	r3, #0
 80071e0:	607b      	str	r3, [r7, #4]
 80071e2:	e00c      	b.n	80071fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	4613      	mov	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4a12      	ldr	r2, [pc, #72]	@ (8007238 <prvInitialiseTaskLists+0x60>)
 80071f0:	4413      	add	r3, r2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7fe fa88 	bl	8005708 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	3301      	adds	r3, #1
 80071fc:	607b      	str	r3, [r7, #4]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2b37      	cmp	r3, #55	@ 0x37
 8007202:	d9ef      	bls.n	80071e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007204:	480d      	ldr	r0, [pc, #52]	@ (800723c <prvInitialiseTaskLists+0x64>)
 8007206:	f7fe fa7f 	bl	8005708 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800720a:	480d      	ldr	r0, [pc, #52]	@ (8007240 <prvInitialiseTaskLists+0x68>)
 800720c:	f7fe fa7c 	bl	8005708 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007210:	480c      	ldr	r0, [pc, #48]	@ (8007244 <prvInitialiseTaskLists+0x6c>)
 8007212:	f7fe fa79 	bl	8005708 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007216:	480c      	ldr	r0, [pc, #48]	@ (8007248 <prvInitialiseTaskLists+0x70>)
 8007218:	f7fe fa76 	bl	8005708 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800721c:	480b      	ldr	r0, [pc, #44]	@ (800724c <prvInitialiseTaskLists+0x74>)
 800721e:	f7fe fa73 	bl	8005708 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007222:	4b0b      	ldr	r3, [pc, #44]	@ (8007250 <prvInitialiseTaskLists+0x78>)
 8007224:	4a05      	ldr	r2, [pc, #20]	@ (800723c <prvInitialiseTaskLists+0x64>)
 8007226:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007228:	4b0a      	ldr	r3, [pc, #40]	@ (8007254 <prvInitialiseTaskLists+0x7c>)
 800722a:	4a05      	ldr	r2, [pc, #20]	@ (8007240 <prvInitialiseTaskLists+0x68>)
 800722c:	601a      	str	r2, [r3, #0]
}
 800722e:	bf00      	nop
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	20000ec0 	.word	0x20000ec0
 800723c:	20001320 	.word	0x20001320
 8007240:	20001334 	.word	0x20001334
 8007244:	20001350 	.word	0x20001350
 8007248:	20001364 	.word	0x20001364
 800724c:	2000137c 	.word	0x2000137c
 8007250:	20001348 	.word	0x20001348
 8007254:	2000134c 	.word	0x2000134c

08007258 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b082      	sub	sp, #8
 800725c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800725e:	e019      	b.n	8007294 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007260:	f001 f8f4 	bl	800844c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007264:	4b10      	ldr	r3, [pc, #64]	@ (80072a8 <prvCheckTasksWaitingTermination+0x50>)
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	3304      	adds	r3, #4
 8007270:	4618      	mov	r0, r3
 8007272:	f7fe fad3 	bl	800581c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007276:	4b0d      	ldr	r3, [pc, #52]	@ (80072ac <prvCheckTasksWaitingTermination+0x54>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3b01      	subs	r3, #1
 800727c:	4a0b      	ldr	r2, [pc, #44]	@ (80072ac <prvCheckTasksWaitingTermination+0x54>)
 800727e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007280:	4b0b      	ldr	r3, [pc, #44]	@ (80072b0 <prvCheckTasksWaitingTermination+0x58>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3b01      	subs	r3, #1
 8007286:	4a0a      	ldr	r2, [pc, #40]	@ (80072b0 <prvCheckTasksWaitingTermination+0x58>)
 8007288:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800728a:	f001 f915 	bl	80084b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 f810 	bl	80072b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007294:	4b06      	ldr	r3, [pc, #24]	@ (80072b0 <prvCheckTasksWaitingTermination+0x58>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e1      	bne.n	8007260 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800729c:	bf00      	nop
 800729e:	bf00      	nop
 80072a0:	3708      	adds	r7, #8
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	20001364 	.word	0x20001364
 80072ac:	20001390 	.word	0x20001390
 80072b0:	20001378 	.word	0x20001378

080072b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3354      	adds	r3, #84	@ 0x54
 80072c0:	4618      	mov	r0, r3
 80072c2:	f001 ff07 	bl	80090d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d108      	bne.n	80072e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d4:	4618      	mov	r0, r3
 80072d6:	f001 fab5 	bl	8008844 <vPortFree>
				vPortFree( pxTCB );
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f001 fab2 	bl	8008844 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072e0:	e01b      	b.n	800731a <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d103      	bne.n	80072f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 faa9 	bl	8008844 <vPortFree>
	}
 80072f2:	e012      	b.n	800731a <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d00d      	beq.n	800731a <prvDeleteTCB+0x66>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007302:	b672      	cpsid	i
 8007304:	f383 8811 	msr	BASEPRI, r3
 8007308:	f3bf 8f6f 	isb	sy
 800730c:	f3bf 8f4f 	dsb	sy
 8007310:	b662      	cpsie	i
 8007312:	60fb      	str	r3, [r7, #12]
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop
 8007318:	e7fd      	b.n	8007316 <prvDeleteTCB+0x62>
	}
 800731a:	bf00      	nop
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <prvResetNextTaskUnblockTime+0x38>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d104      	bne.n	800733e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007334:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <prvResetNextTaskUnblockTime+0x3c>)
 8007336:	f04f 32ff 	mov.w	r2, #4294967295
 800733a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800733c:	e008      	b.n	8007350 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800733e:	4b07      	ldr	r3, [pc, #28]	@ (800735c <prvResetNextTaskUnblockTime+0x38>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	4a04      	ldr	r2, [pc, #16]	@ (8007360 <prvResetNextTaskUnblockTime+0x3c>)
 800734e:	6013      	str	r3, [r2, #0]
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	20001348 	.word	0x20001348
 8007360:	200013b0 	.word	0x200013b0

08007364 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800736a:	4b0b      	ldr	r3, [pc, #44]	@ (8007398 <xTaskGetSchedulerState+0x34>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d102      	bne.n	8007378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007372:	2301      	movs	r3, #1
 8007374:	607b      	str	r3, [r7, #4]
 8007376:	e008      	b.n	800738a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007378:	4b08      	ldr	r3, [pc, #32]	@ (800739c <xTaskGetSchedulerState+0x38>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d102      	bne.n	8007386 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007380:	2302      	movs	r3, #2
 8007382:	607b      	str	r3, [r7, #4]
 8007384:	e001      	b.n	800738a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007386:	2300      	movs	r3, #0
 8007388:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800738a:	687b      	ldr	r3, [r7, #4]
	}
 800738c:	4618      	mov	r0, r3
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	2000139c 	.word	0x2000139c
 800739c:	200013b8 	.word	0x200013b8

080073a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80073ac:	2300      	movs	r3, #0
 80073ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d051      	beq.n	800745a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007464 <xTaskPriorityInherit+0xc4>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d241      	bcs.n	8007448 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	db06      	blt.n	80073da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073cc:	4b25      	ldr	r3, [pc, #148]	@ (8007464 <xTaskPriorityInherit+0xc4>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	6959      	ldr	r1, [r3, #20]
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e2:	4613      	mov	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4a1f      	ldr	r2, [pc, #124]	@ (8007468 <xTaskPriorityInherit+0xc8>)
 80073ec:	4413      	add	r3, r2
 80073ee:	4299      	cmp	r1, r3
 80073f0:	d122      	bne.n	8007438 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	3304      	adds	r3, #4
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe fa10 	bl	800581c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80073fc:	4b19      	ldr	r3, [pc, #100]	@ (8007464 <xTaskPriorityInherit+0xc4>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800740a:	4b18      	ldr	r3, [pc, #96]	@ (800746c <xTaskPriorityInherit+0xcc>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d903      	bls.n	800741a <xTaskPriorityInherit+0x7a>
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007416:	4a15      	ldr	r2, [pc, #84]	@ (800746c <xTaskPriorityInherit+0xcc>)
 8007418:	6013      	str	r3, [r2, #0]
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741e:	4613      	mov	r3, r2
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	4413      	add	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4a10      	ldr	r2, [pc, #64]	@ (8007468 <xTaskPriorityInherit+0xc8>)
 8007428:	441a      	add	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	3304      	adds	r3, #4
 800742e:	4619      	mov	r1, r3
 8007430:	4610      	mov	r0, r2
 8007432:	f7fe f996 	bl	8005762 <vListInsertEnd>
 8007436:	e004      	b.n	8007442 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007438:	4b0a      	ldr	r3, [pc, #40]	@ (8007464 <xTaskPriorityInherit+0xc4>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007442:	2301      	movs	r3, #1
 8007444:	60fb      	str	r3, [r7, #12]
 8007446:	e008      	b.n	800745a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800744c:	4b05      	ldr	r3, [pc, #20]	@ (8007464 <xTaskPriorityInherit+0xc4>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007452:	429a      	cmp	r2, r3
 8007454:	d201      	bcs.n	800745a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007456:	2301      	movs	r3, #1
 8007458:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800745a:	68fb      	ldr	r3, [r7, #12]
	}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	20000ebc 	.word	0x20000ebc
 8007468:	20000ec0 	.word	0x20000ec0
 800746c:	20001398 	.word	0x20001398

08007470 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800747c:	2300      	movs	r3, #0
 800747e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d05c      	beq.n	8007540 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007486:	4b31      	ldr	r3, [pc, #196]	@ (800754c <xTaskPriorityDisinherit+0xdc>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	429a      	cmp	r2, r3
 800748e:	d00d      	beq.n	80074ac <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8007490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007494:	b672      	cpsid	i
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	b662      	cpsie	i
 80074a4:	60fb      	str	r3, [r7, #12]
}
 80074a6:	bf00      	nop
 80074a8:	bf00      	nop
 80074aa:	e7fd      	b.n	80074a8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d10d      	bne.n	80074d0 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80074b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b8:	b672      	cpsid	i
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	b662      	cpsie	i
 80074c8:	60bb      	str	r3, [r7, #8]
}
 80074ca:	bf00      	nop
 80074cc:	bf00      	nop
 80074ce:	e7fd      	b.n	80074cc <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d4:	1e5a      	subs	r2, r3, #1
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d02c      	beq.n	8007540 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d128      	bne.n	8007540 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	3304      	adds	r3, #4
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7fe f992 	bl	800581c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007504:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007510:	4b0f      	ldr	r3, [pc, #60]	@ (8007550 <xTaskPriorityDisinherit+0xe0>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	429a      	cmp	r2, r3
 8007516:	d903      	bls.n	8007520 <xTaskPriorityDisinherit+0xb0>
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751c:	4a0c      	ldr	r2, [pc, #48]	@ (8007550 <xTaskPriorityDisinherit+0xe0>)
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007524:	4613      	mov	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4a09      	ldr	r2, [pc, #36]	@ (8007554 <xTaskPriorityDisinherit+0xe4>)
 800752e:	441a      	add	r2, r3
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	3304      	adds	r3, #4
 8007534:	4619      	mov	r1, r3
 8007536:	4610      	mov	r0, r2
 8007538:	f7fe f913 	bl	8005762 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800753c:	2301      	movs	r3, #1
 800753e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007540:	697b      	ldr	r3, [r7, #20]
	}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000ebc 	.word	0x20000ebc
 8007550:	20001398 	.word	0x20001398
 8007554:	20000ec0 	.word	0x20000ec0

08007558 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007558:	b580      	push	{r7, lr}
 800755a:	b088      	sub	sp, #32
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007566:	2301      	movs	r3, #1
 8007568:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d070      	beq.n	8007652 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10d      	bne.n	8007594 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757c:	b672      	cpsid	i
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	b662      	cpsie	i
 800758c:	60fb      	str	r3, [r7, #12]
}
 800758e:	bf00      	nop
 8007590:	bf00      	nop
 8007592:	e7fd      	b.n	8007590 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	429a      	cmp	r2, r3
 800759c:	d902      	bls.n	80075a4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	61fb      	str	r3, [r7, #28]
 80075a2:	e002      	b.n	80075aa <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80075a4:	69bb      	ldr	r3, [r7, #24]
 80075a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ae:	69fa      	ldr	r2, [r7, #28]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d04e      	beq.n	8007652 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b8:	697a      	ldr	r2, [r7, #20]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d149      	bne.n	8007652 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80075be:	4b27      	ldr	r3, [pc, #156]	@ (800765c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d10d      	bne.n	80075e4 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 80075c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075cc:	b672      	cpsid	i
 80075ce:	f383 8811 	msr	BASEPRI, r3
 80075d2:	f3bf 8f6f 	isb	sy
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	b662      	cpsie	i
 80075dc:	60bb      	str	r3, [r7, #8]
}
 80075de:	bf00      	nop
 80075e0:	bf00      	nop
 80075e2:	e7fd      	b.n	80075e0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	69fa      	ldr	r2, [r7, #28]
 80075ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	db04      	blt.n	8007602 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	6959      	ldr	r1, [r3, #20]
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	4613      	mov	r3, r2
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	4413      	add	r3, r2
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	4a13      	ldr	r2, [pc, #76]	@ (8007660 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007612:	4413      	add	r3, r2
 8007614:	4299      	cmp	r1, r3
 8007616:	d11c      	bne.n	8007652 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007618:	69bb      	ldr	r3, [r7, #24]
 800761a:	3304      	adds	r3, #4
 800761c:	4618      	mov	r0, r3
 800761e:	f7fe f8fd 	bl	800581c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007626:	4b0f      	ldr	r3, [pc, #60]	@ (8007664 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	429a      	cmp	r2, r3
 800762c:	d903      	bls.n	8007636 <vTaskPriorityDisinheritAfterTimeout+0xde>
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007632:	4a0c      	ldr	r2, [pc, #48]	@ (8007664 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4a07      	ldr	r2, [pc, #28]	@ (8007660 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007644:	441a      	add	r2, r3
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	3304      	adds	r3, #4
 800764a:	4619      	mov	r1, r3
 800764c:	4610      	mov	r0, r2
 800764e:	f7fe f888 	bl	8005762 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007652:	bf00      	nop
 8007654:	3720      	adds	r7, #32
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	20000ebc 	.word	0x20000ebc
 8007660:	20000ec0 	.word	0x20000ec0
 8007664:	20001398 	.word	0x20001398

08007668 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007668:	b480      	push	{r7}
 800766a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800766c:	4b07      	ldr	r3, [pc, #28]	@ (800768c <pvTaskIncrementMutexHeldCount+0x24>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d004      	beq.n	800767e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007674:	4b05      	ldr	r3, [pc, #20]	@ (800768c <pvTaskIncrementMutexHeldCount+0x24>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800767a:	3201      	adds	r2, #1
 800767c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800767e:	4b03      	ldr	r3, [pc, #12]	@ (800768c <pvTaskIncrementMutexHeldCount+0x24>)
 8007680:	681b      	ldr	r3, [r3, #0]
	}
 8007682:	4618      	mov	r0, r3
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	20000ebc 	.word	0x20000ebc

08007690 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007690:	b580      	push	{r7, lr}
 8007692:	b086      	sub	sp, #24
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
 800769c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800769e:	f000 fed5 	bl	800844c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80076a2:	4b29      	ldr	r3, [pc, #164]	@ (8007748 <xTaskNotifyWait+0xb8>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d01c      	beq.n	80076ea <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80076b0:	4b25      	ldr	r3, [pc, #148]	@ (8007748 <xTaskNotifyWait+0xb8>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	43d2      	mvns	r2, r2
 80076bc:	400a      	ands	r2, r1
 80076be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80076c2:	4b21      	ldr	r3, [pc, #132]	@ (8007748 <xTaskNotifyWait+0xb8>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00b      	beq.n	80076ea <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80076d2:	2101      	movs	r1, #1
 80076d4:	6838      	ldr	r0, [r7, #0]
 80076d6:	f000 f9f1 	bl	8007abc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80076da:	4b1c      	ldr	r3, [pc, #112]	@ (800774c <xTaskNotifyWait+0xbc>)
 80076dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076e0:	601a      	str	r2, [r3, #0]
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80076ea:	f000 fee5 	bl	80084b8 <vPortExitCritical>

		taskENTER_CRITICAL();
 80076ee:	f000 fead 	bl	800844c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d005      	beq.n	8007704 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80076f8:	4b13      	ldr	r3, [pc, #76]	@ (8007748 <xTaskNotifyWait+0xb8>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007704:	4b10      	ldr	r3, [pc, #64]	@ (8007748 <xTaskNotifyWait+0xb8>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d002      	beq.n	8007718 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	e00a      	b.n	800772e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007718:	4b0b      	ldr	r3, [pc, #44]	@ (8007748 <xTaskNotifyWait+0xb8>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	43d2      	mvns	r2, r2
 8007724:	400a      	ands	r2, r1
 8007726:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800772a:	2301      	movs	r3, #1
 800772c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800772e:	4b06      	ldr	r3, [pc, #24]	@ (8007748 <xTaskNotifyWait+0xb8>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007738:	f000 febe 	bl	80084b8 <vPortExitCritical>

		return xReturn;
 800773c:	697b      	ldr	r3, [r7, #20]
	}
 800773e:	4618      	mov	r0, r3
 8007740:	3718      	adds	r7, #24
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	20000ebc 	.word	0x20000ebc
 800774c:	e000ed04 	.word	0xe000ed04

08007750 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007750:	b580      	push	{r7, lr}
 8007752:	b08a      	sub	sp, #40	@ 0x28
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	603b      	str	r3, [r7, #0]
 800775c:	4613      	mov	r3, r2
 800775e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007760:	2301      	movs	r3, #1
 8007762:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10d      	bne.n	8007786 <xTaskGenericNotify+0x36>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	b672      	cpsid	i
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	b662      	cpsie	i
 800777e:	61bb      	str	r3, [r7, #24]
}
 8007780:	bf00      	nop
 8007782:	bf00      	nop
 8007784:	e7fd      	b.n	8007782 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800778a:	f000 fe5f 	bl	800844c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d004      	beq.n	800779e <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800779e:	6a3b      	ldr	r3, [r7, #32]
 80077a0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80077a4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80077a6:	6a3b      	ldr	r3, [r7, #32]
 80077a8:	2202      	movs	r2, #2
 80077aa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80077ae:	79fb      	ldrb	r3, [r7, #7]
 80077b0:	2b04      	cmp	r3, #4
 80077b2:	d82e      	bhi.n	8007812 <xTaskGenericNotify+0xc2>
 80077b4:	a201      	add	r2, pc, #4	@ (adr r2, 80077bc <xTaskGenericNotify+0x6c>)
 80077b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ba:	bf00      	nop
 80077bc:	0800783b 	.word	0x0800783b
 80077c0:	080077d1 	.word	0x080077d1
 80077c4:	080077e3 	.word	0x080077e3
 80077c8:	080077f3 	.word	0x080077f3
 80077cc:	080077fd 	.word	0x080077fd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80077d0:	6a3b      	ldr	r3, [r7, #32]
 80077d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	431a      	orrs	r2, r3
 80077da:	6a3b      	ldr	r3, [r7, #32]
 80077dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077e0:	e02e      	b.n	8007840 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80077e2:	6a3b      	ldr	r3, [r7, #32]
 80077e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077e8:	1c5a      	adds	r2, r3, #1
 80077ea:	6a3b      	ldr	r3, [r7, #32]
 80077ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077f0:	e026      	b.n	8007840 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80077f2:	6a3b      	ldr	r3, [r7, #32]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077fa:	e021      	b.n	8007840 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80077fc:	7ffb      	ldrb	r3, [r7, #31]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d004      	beq.n	800780c <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800780a:	e019      	b.n	8007840 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 800780c:	2300      	movs	r3, #0
 800780e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8007810:	e016      	b.n	8007840 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800781c:	d00f      	beq.n	800783e <xTaskGenericNotify+0xee>
	__asm volatile
 800781e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007822:	b672      	cpsid	i
 8007824:	f383 8811 	msr	BASEPRI, r3
 8007828:	f3bf 8f6f 	isb	sy
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	b662      	cpsie	i
 8007832:	617b      	str	r3, [r7, #20]
}
 8007834:	bf00      	nop
 8007836:	bf00      	nop
 8007838:	e7fd      	b.n	8007836 <xTaskGenericNotify+0xe6>
					break;
 800783a:	bf00      	nop
 800783c:	e000      	b.n	8007840 <xTaskGenericNotify+0xf0>

					break;
 800783e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007840:	7ffb      	ldrb	r3, [r7, #31]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d13d      	bne.n	80078c2 <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007846:	6a3b      	ldr	r3, [r7, #32]
 8007848:	3304      	adds	r3, #4
 800784a:	4618      	mov	r0, r3
 800784c:	f7fd ffe6 	bl	800581c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007850:	6a3b      	ldr	r3, [r7, #32]
 8007852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007854:	4b1e      	ldr	r3, [pc, #120]	@ (80078d0 <xTaskGenericNotify+0x180>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	429a      	cmp	r2, r3
 800785a:	d903      	bls.n	8007864 <xTaskGenericNotify+0x114>
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	4a1b      	ldr	r2, [pc, #108]	@ (80078d0 <xTaskGenericNotify+0x180>)
 8007862:	6013      	str	r3, [r2, #0]
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007868:	4613      	mov	r3, r2
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4413      	add	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4a18      	ldr	r2, [pc, #96]	@ (80078d4 <xTaskGenericNotify+0x184>)
 8007872:	441a      	add	r2, r3
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	3304      	adds	r3, #4
 8007878:	4619      	mov	r1, r3
 800787a:	4610      	mov	r0, r2
 800787c:	f7fd ff71 	bl	8005762 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007880:	6a3b      	ldr	r3, [r7, #32]
 8007882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00d      	beq.n	80078a4 <xTaskGenericNotify+0x154>
	__asm volatile
 8007888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788c:	b672      	cpsid	i
 800788e:	f383 8811 	msr	BASEPRI, r3
 8007892:	f3bf 8f6f 	isb	sy
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	b662      	cpsie	i
 800789c:	613b      	str	r3, [r7, #16]
}
 800789e:	bf00      	nop
 80078a0:	bf00      	nop
 80078a2:	e7fd      	b.n	80078a0 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a8:	4b0b      	ldr	r3, [pc, #44]	@ (80078d8 <xTaskGenericNotify+0x188>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d907      	bls.n	80078c2 <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80078b2:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <xTaskGenericNotify+0x18c>)
 80078b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078b8:	601a      	str	r2, [r3, #0]
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80078c2:	f000 fdf9 	bl	80084b8 <vPortExitCritical>

		return xReturn;
 80078c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3728      	adds	r7, #40	@ 0x28
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	20001398 	.word	0x20001398
 80078d4:	20000ec0 	.word	0x20000ec0
 80078d8:	20000ebc 	.word	0x20000ebc
 80078dc:	e000ed04 	.word	0xe000ed04

080078e0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b08e      	sub	sp, #56	@ 0x38
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	603b      	str	r3, [r7, #0]
 80078ec:	4613      	mov	r3, r2
 80078ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80078f0:	2301      	movs	r3, #1
 80078f2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10d      	bne.n	8007916 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 80078fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fe:	b672      	cpsid	i
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	b662      	cpsie	i
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
 8007914:	e7fd      	b.n	8007912 <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007916:	f000 fe81 	bl	800861c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800791e:	f3ef 8211 	mrs	r2, BASEPRI
 8007922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007926:	b672      	cpsid	i
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	b662      	cpsie	i
 8007936:	623a      	str	r2, [r7, #32]
 8007938:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800793a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800793c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d004      	beq.n	800794e <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007946:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800794e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007950:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795a:	2202      	movs	r2, #2
 800795c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8007960:	79fb      	ldrb	r3, [r7, #7]
 8007962:	2b04      	cmp	r3, #4
 8007964:	d82e      	bhi.n	80079c4 <xTaskGenericNotifyFromISR+0xe4>
 8007966:	a201      	add	r2, pc, #4	@ (adr r2, 800796c <xTaskGenericNotifyFromISR+0x8c>)
 8007968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796c:	080079ed 	.word	0x080079ed
 8007970:	08007981 	.word	0x08007981
 8007974:	08007993 	.word	0x08007993
 8007978:	080079a3 	.word	0x080079a3
 800797c:	080079ad 	.word	0x080079ad
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007982:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	431a      	orrs	r2, r3
 800798a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007990:	e02f      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80079a0:	e027      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80079a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80079aa:	e022      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80079ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d004      	beq.n	80079be <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80079b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80079bc:	e019      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 80079be:	2300      	movs	r3, #0
 80079c0:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80079c2:	e016      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80079c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80079ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ce:	d00f      	beq.n	80079f0 <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 80079d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d4:	b672      	cpsid	i
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	b662      	cpsie	i
 80079e4:	61bb      	str	r3, [r7, #24]
}
 80079e6:	bf00      	nop
 80079e8:	bf00      	nop
 80079ea:	e7fd      	b.n	80079e8 <xTaskGenericNotifyFromISR+0x108>
					break;
 80079ec:	bf00      	nop
 80079ee:	e000      	b.n	80079f2 <xTaskGenericNotifyFromISR+0x112>
					break;
 80079f0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80079f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d149      	bne.n	8007a8e <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00d      	beq.n	8007a1e <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 8007a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a06:	b672      	cpsid	i
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	b662      	cpsie	i
 8007a16:	617b      	str	r3, [r7, #20]
}
 8007a18:	bf00      	nop
 8007a1a:	bf00      	nop
 8007a1c:	e7fd      	b.n	8007a1a <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a1e:	4b21      	ldr	r3, [pc, #132]	@ (8007aa4 <xTaskGenericNotifyFromISR+0x1c4>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d11d      	bne.n	8007a62 <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	3304      	adds	r3, #4
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fd fef6 	bl	800581c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a34:	4b1c      	ldr	r3, [pc, #112]	@ (8007aa8 <xTaskGenericNotifyFromISR+0x1c8>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d903      	bls.n	8007a44 <xTaskGenericNotifyFromISR+0x164>
 8007a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a40:	4a19      	ldr	r2, [pc, #100]	@ (8007aa8 <xTaskGenericNotifyFromISR+0x1c8>)
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a48:	4613      	mov	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	4413      	add	r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <xTaskGenericNotifyFromISR+0x1cc>)
 8007a52:	441a      	add	r2, r3
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	3304      	adds	r3, #4
 8007a58:	4619      	mov	r1, r3
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	f7fd fe81 	bl	8005762 <vListInsertEnd>
 8007a60:	e005      	b.n	8007a6e <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a64:	3318      	adds	r3, #24
 8007a66:	4619      	mov	r1, r3
 8007a68:	4811      	ldr	r0, [pc, #68]	@ (8007ab0 <xTaskGenericNotifyFromISR+0x1d0>)
 8007a6a:	f7fd fe7a 	bl	8005762 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a72:	4b10      	ldr	r3, [pc, #64]	@ (8007ab4 <xTaskGenericNotifyFromISR+0x1d4>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d908      	bls.n	8007a8e <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007a7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a84:	2201      	movs	r2, #1
 8007a86:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007a88:	4b0b      	ldr	r3, [pc, #44]	@ (8007ab8 <xTaskGenericNotifyFromISR+0x1d8>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a90:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	f383 8811 	msr	BASEPRI, r3
}
 8007a98:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3738      	adds	r7, #56	@ 0x38
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	200013b8 	.word	0x200013b8
 8007aa8:	20001398 	.word	0x20001398
 8007aac:	20000ec0 	.word	0x20000ec0
 8007ab0:	20001350 	.word	0x20001350
 8007ab4:	20000ebc 	.word	0x20000ebc
 8007ab8:	200013a4 	.word	0x200013a4

08007abc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007ac6:	4b21      	ldr	r3, [pc, #132]	@ (8007b4c <prvAddCurrentTaskToDelayedList+0x90>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007acc:	4b20      	ldr	r3, [pc, #128]	@ (8007b50 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7fd fea2 	bl	800581c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ade:	d10a      	bne.n	8007af6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d007      	beq.n	8007af6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8007b50 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3304      	adds	r3, #4
 8007aec:	4619      	mov	r1, r3
 8007aee:	4819      	ldr	r0, [pc, #100]	@ (8007b54 <prvAddCurrentTaskToDelayedList+0x98>)
 8007af0:	f7fd fe37 	bl	8005762 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007af4:	e026      	b.n	8007b44 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4413      	add	r3, r2
 8007afc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007afe:	4b14      	ldr	r3, [pc, #80]	@ (8007b50 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b06:	68ba      	ldr	r2, [r7, #8]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d209      	bcs.n	8007b22 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b0e:	4b12      	ldr	r3, [pc, #72]	@ (8007b58 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	4b0f      	ldr	r3, [pc, #60]	@ (8007b50 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3304      	adds	r3, #4
 8007b18:	4619      	mov	r1, r3
 8007b1a:	4610      	mov	r0, r2
 8007b1c:	f7fd fe45 	bl	80057aa <vListInsert>
}
 8007b20:	e010      	b.n	8007b44 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b22:	4b0e      	ldr	r3, [pc, #56]	@ (8007b5c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	4b0a      	ldr	r3, [pc, #40]	@ (8007b50 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3304      	adds	r3, #4
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	4610      	mov	r0, r2
 8007b30:	f7fd fe3b 	bl	80057aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b34:	4b0a      	ldr	r3, [pc, #40]	@ (8007b60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d202      	bcs.n	8007b44 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007b3e:	4a08      	ldr	r2, [pc, #32]	@ (8007b60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	6013      	str	r3, [r2, #0]
}
 8007b44:	bf00      	nop
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	20001394 	.word	0x20001394
 8007b50:	20000ebc 	.word	0x20000ebc
 8007b54:	2000137c 	.word	0x2000137c
 8007b58:	2000134c 	.word	0x2000134c
 8007b5c:	20001348 	.word	0x20001348
 8007b60:	200013b0 	.word	0x200013b0

08007b64 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b08a      	sub	sp, #40	@ 0x28
 8007b68:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b6e:	f000 fb21 	bl	80081b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b72:	4b1e      	ldr	r3, [pc, #120]	@ (8007bec <xTimerCreateTimerTask+0x88>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d021      	beq.n	8007bbe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b82:	1d3a      	adds	r2, r7, #4
 8007b84:	f107 0108 	add.w	r1, r7, #8
 8007b88:	f107 030c 	add.w	r3, r7, #12
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fd fda1 	bl	80056d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b92:	6879      	ldr	r1, [r7, #4]
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	9202      	str	r2, [sp, #8]
 8007b9a:	9301      	str	r3, [sp, #4]
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	460a      	mov	r2, r1
 8007ba4:	4912      	ldr	r1, [pc, #72]	@ (8007bf0 <xTimerCreateTimerTask+0x8c>)
 8007ba6:	4813      	ldr	r0, [pc, #76]	@ (8007bf4 <xTimerCreateTimerTask+0x90>)
 8007ba8:	f7fe fd64 	bl	8006674 <xTaskCreateStatic>
 8007bac:	4603      	mov	r3, r0
 8007bae:	4a12      	ldr	r2, [pc, #72]	@ (8007bf8 <xTimerCreateTimerTask+0x94>)
 8007bb0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007bb2:	4b11      	ldr	r3, [pc, #68]	@ (8007bf8 <xTimerCreateTimerTask+0x94>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d001      	beq.n	8007bbe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10d      	bne.n	8007be0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc8:	b672      	cpsid	i
 8007bca:	f383 8811 	msr	BASEPRI, r3
 8007bce:	f3bf 8f6f 	isb	sy
 8007bd2:	f3bf 8f4f 	dsb	sy
 8007bd6:	b662      	cpsie	i
 8007bd8:	613b      	str	r3, [r7, #16]
}
 8007bda:	bf00      	nop
 8007bdc:	bf00      	nop
 8007bde:	e7fd      	b.n	8007bdc <xTimerCreateTimerTask+0x78>
	return xReturn;
 8007be0:	697b      	ldr	r3, [r7, #20]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	200013ec 	.word	0x200013ec
 8007bf0:	0800a100 	.word	0x0800a100
 8007bf4:	08007d3d 	.word	0x08007d3d
 8007bf8:	200013f0 	.word	0x200013f0

08007bfc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b08a      	sub	sp, #40	@ 0x28
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	607a      	str	r2, [r7, #4]
 8007c08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d10d      	bne.n	8007c30 <xTimerGenericCommand+0x34>
	__asm volatile
 8007c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c18:	b672      	cpsid	i
 8007c1a:	f383 8811 	msr	BASEPRI, r3
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	b662      	cpsie	i
 8007c28:	623b      	str	r3, [r7, #32]
}
 8007c2a:	bf00      	nop
 8007c2c:	bf00      	nop
 8007c2e:	e7fd      	b.n	8007c2c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007c30:	4b19      	ldr	r3, [pc, #100]	@ (8007c98 <xTimerGenericCommand+0x9c>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d02a      	beq.n	8007c8e <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b05      	cmp	r3, #5
 8007c48:	dc18      	bgt.n	8007c7c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007c4a:	f7ff fb8b 	bl	8007364 <xTaskGetSchedulerState>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d109      	bne.n	8007c68 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007c54:	4b10      	ldr	r3, [pc, #64]	@ (8007c98 <xTimerGenericCommand+0x9c>)
 8007c56:	6818      	ldr	r0, [r3, #0]
 8007c58:	f107 0110 	add.w	r1, r7, #16
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c60:	f7fd ff92 	bl	8005b88 <xQueueGenericSend>
 8007c64:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c66:	e012      	b.n	8007c8e <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c68:	4b0b      	ldr	r3, [pc, #44]	@ (8007c98 <xTimerGenericCommand+0x9c>)
 8007c6a:	6818      	ldr	r0, [r3, #0]
 8007c6c:	f107 0110 	add.w	r1, r7, #16
 8007c70:	2300      	movs	r3, #0
 8007c72:	2200      	movs	r2, #0
 8007c74:	f7fd ff88 	bl	8005b88 <xQueueGenericSend>
 8007c78:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c7a:	e008      	b.n	8007c8e <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c7c:	4b06      	ldr	r3, [pc, #24]	@ (8007c98 <xTimerGenericCommand+0x9c>)
 8007c7e:	6818      	ldr	r0, [r3, #0]
 8007c80:	f107 0110 	add.w	r1, r7, #16
 8007c84:	2300      	movs	r3, #0
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	f7fe f888 	bl	8005d9c <xQueueGenericSendFromISR>
 8007c8c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3728      	adds	r7, #40	@ 0x28
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	200013ec 	.word	0x200013ec

08007c9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b088      	sub	sp, #32
 8007ca0:	af02      	add	r7, sp, #8
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca6:	4b24      	ldr	r3, [pc, #144]	@ (8007d38 <prvProcessExpiredTimer+0x9c>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68db      	ldr	r3, [r3, #12]
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7fd fdb1 	bl	800581c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cc0:	f003 0304 	and.w	r3, r3, #4
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d025      	beq.n	8007d14 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	699a      	ldr	r2, [r3, #24]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	18d1      	adds	r1, r2, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	683a      	ldr	r2, [r7, #0]
 8007cd4:	6978      	ldr	r0, [r7, #20]
 8007cd6:	f000 f8d7 	bl	8007e88 <prvInsertTimerInActiveList>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d022      	beq.n	8007d26 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	2100      	movs	r1, #0
 8007cea:	6978      	ldr	r0, [r7, #20]
 8007cec:	f7ff ff86 	bl	8007bfc <xTimerGenericCommand>
 8007cf0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d116      	bne.n	8007d26 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	b672      	cpsid	i
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	b662      	cpsie	i
 8007d0c:	60fb      	str	r3, [r7, #12]
}
 8007d0e:	bf00      	nop
 8007d10:	bf00      	nop
 8007d12:	e7fd      	b.n	8007d10 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d1a:	f023 0301 	bic.w	r3, r3, #1
 8007d1e:	b2da      	uxtb	r2, r3
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	6978      	ldr	r0, [r7, #20]
 8007d2c:	4798      	blx	r3
}
 8007d2e:	bf00      	nop
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	200013e4 	.word	0x200013e4

08007d3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d44:	f107 0308 	add.w	r3, r7, #8
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 f859 	bl	8007e00 <prvGetNextExpireTime>
 8007d4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	4619      	mov	r1, r3
 8007d54:	68f8      	ldr	r0, [r7, #12]
 8007d56:	f000 f805 	bl	8007d64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007d5a:	f000 f8d7 	bl	8007f0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d5e:	bf00      	nop
 8007d60:	e7f0      	b.n	8007d44 <prvTimerTask+0x8>
	...

08007d64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007d6e:	f7fe fef3 	bl	8006b58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d72:	f107 0308 	add.w	r3, r7, #8
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 f866 	bl	8007e48 <prvSampleTimeNow>
 8007d7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d130      	bne.n	8007de6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10a      	bne.n	8007da0 <prvProcessTimerOrBlockTask+0x3c>
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d806      	bhi.n	8007da0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d92:	f7fe feef 	bl	8006b74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d96:	68f9      	ldr	r1, [r7, #12]
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff ff7f 	bl	8007c9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d9e:	e024      	b.n	8007dea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d008      	beq.n	8007db8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007da6:	4b13      	ldr	r3, [pc, #76]	@ (8007df4 <prvProcessTimerOrBlockTask+0x90>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d101      	bne.n	8007db4 <prvProcessTimerOrBlockTask+0x50>
 8007db0:	2301      	movs	r3, #1
 8007db2:	e000      	b.n	8007db6 <prvProcessTimerOrBlockTask+0x52>
 8007db4:	2300      	movs	r3, #0
 8007db6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007db8:	4b0f      	ldr	r3, [pc, #60]	@ (8007df8 <prvProcessTimerOrBlockTask+0x94>)
 8007dba:	6818      	ldr	r0, [r3, #0]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	1ad3      	subs	r3, r2, r3
 8007dc2:	683a      	ldr	r2, [r7, #0]
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	f7fe fc21 	bl	800660c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007dca:	f7fe fed3 	bl	8006b74 <xTaskResumeAll>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10a      	bne.n	8007dea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007dd4:	4b09      	ldr	r3, [pc, #36]	@ (8007dfc <prvProcessTimerOrBlockTask+0x98>)
 8007dd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	f3bf 8f6f 	isb	sy
}
 8007de4:	e001      	b.n	8007dea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007de6:	f7fe fec5 	bl	8006b74 <xTaskResumeAll>
}
 8007dea:	bf00      	nop
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	200013e8 	.word	0x200013e8
 8007df8:	200013ec 	.word	0x200013ec
 8007dfc:	e000ed04 	.word	0xe000ed04

08007e00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e08:	4b0e      	ldr	r3, [pc, #56]	@ (8007e44 <prvGetNextExpireTime+0x44>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <prvGetNextExpireTime+0x16>
 8007e12:	2201      	movs	r2, #1
 8007e14:	e000      	b.n	8007e18 <prvGetNextExpireTime+0x18>
 8007e16:	2200      	movs	r2, #0
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d105      	bne.n	8007e30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e24:	4b07      	ldr	r3, [pc, #28]	@ (8007e44 <prvGetNextExpireTime+0x44>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	60fb      	str	r3, [r7, #12]
 8007e2e:	e001      	b.n	8007e34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007e30:	2300      	movs	r3, #0
 8007e32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007e34:	68fb      	ldr	r3, [r7, #12]
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	200013e4 	.word	0x200013e4

08007e48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007e50:	f7fe ff30 	bl	8006cb4 <xTaskGetTickCount>
 8007e54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007e56:	4b0b      	ldr	r3, [pc, #44]	@ (8007e84 <prvSampleTimeNow+0x3c>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d205      	bcs.n	8007e6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007e60:	f000 f940 	bl	80080e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]
 8007e6a:	e002      	b.n	8007e72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007e72:	4a04      	ldr	r2, [pc, #16]	@ (8007e84 <prvSampleTimeNow+0x3c>)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e78:	68fb      	ldr	r3, [r7, #12]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	200013f4 	.word	0x200013f4

08007e88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b086      	sub	sp, #24
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e96:	2300      	movs	r3, #0
 8007e98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d812      	bhi.n	8007ed4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	1ad2      	subs	r2, r2, r3
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d302      	bcc.n	8007ec2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	617b      	str	r3, [r7, #20]
 8007ec0:	e01b      	b.n	8007efa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ec2:	4b10      	ldr	r3, [pc, #64]	@ (8007f04 <prvInsertTimerInActiveList+0x7c>)
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	3304      	adds	r3, #4
 8007eca:	4619      	mov	r1, r3
 8007ecc:	4610      	mov	r0, r2
 8007ece:	f7fd fc6c 	bl	80057aa <vListInsert>
 8007ed2:	e012      	b.n	8007efa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d206      	bcs.n	8007eea <prvInsertTimerInActiveList+0x62>
 8007edc:	68ba      	ldr	r2, [r7, #8]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d302      	bcc.n	8007eea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	617b      	str	r3, [r7, #20]
 8007ee8:	e007      	b.n	8007efa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007eea:	4b07      	ldr	r3, [pc, #28]	@ (8007f08 <prvInsertTimerInActiveList+0x80>)
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	4610      	mov	r0, r2
 8007ef6:	f7fd fc58 	bl	80057aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007efa:	697b      	ldr	r3, [r7, #20]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	200013e8 	.word	0x200013e8
 8007f08:	200013e4 	.word	0x200013e4

08007f0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b08e      	sub	sp, #56	@ 0x38
 8007f10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f12:	e0d4      	b.n	80080be <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	da1b      	bge.n	8007f52 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007f1a:	1d3b      	adds	r3, r7, #4
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d10d      	bne.n	8007f42 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2a:	b672      	cpsid	i
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	b662      	cpsie	i
 8007f3a:	61fb      	str	r3, [r7, #28]
}
 8007f3c:	bf00      	nop
 8007f3e:	bf00      	nop
 8007f40:	e7fd      	b.n	8007f3e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f48:	6850      	ldr	r0, [r2, #4]
 8007f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f4c:	6892      	ldr	r2, [r2, #8]
 8007f4e:	4611      	mov	r1, r2
 8007f50:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f2c0 80b2 	blt.w	80080be <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f60:	695b      	ldr	r3, [r3, #20]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d004      	beq.n	8007f70 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f68:	3304      	adds	r3, #4
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7fd fc56 	bl	800581c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f70:	463b      	mov	r3, r7
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7ff ff68 	bl	8007e48 <prvSampleTimeNow>
 8007f78:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b09      	cmp	r3, #9
 8007f7e:	f200 809b 	bhi.w	80080b8 <prvProcessReceivedCommands+0x1ac>
 8007f82:	a201      	add	r2, pc, #4	@ (adr r2, 8007f88 <prvProcessReceivedCommands+0x7c>)
 8007f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f88:	08007fb1 	.word	0x08007fb1
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb1 	.word	0x08007fb1
 8007f94:	0800802b 	.word	0x0800802b
 8007f98:	0800803f 	.word	0x0800803f
 8007f9c:	0800808f 	.word	0x0800808f
 8007fa0:	08007fb1 	.word	0x08007fb1
 8007fa4:	08007fb1 	.word	0x08007fb1
 8007fa8:	0800802b 	.word	0x0800802b
 8007fac:	0800803f 	.word	0x0800803f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fb6:	f043 0301 	orr.w	r3, r3, #1
 8007fba:	b2da      	uxtb	r2, r3
 8007fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	18d1      	adds	r1, r2, r3
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fd0:	f7ff ff5a 	bl	8007e88 <prvInsertTimerInActiveList>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d070      	beq.n	80080bc <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fe0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fe8:	f003 0304 	and.w	r3, r3, #4
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d065      	beq.n	80080bc <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	441a      	add	r2, r3
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	2100      	movs	r1, #0
 8008000:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008002:	f7ff fdfb 	bl	8007bfc <xTimerGenericCommand>
 8008006:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008008:	6a3b      	ldr	r3, [r7, #32]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d156      	bne.n	80080bc <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008012:	b672      	cpsid	i
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	b662      	cpsie	i
 8008022:	61bb      	str	r3, [r7, #24]
}
 8008024:	bf00      	nop
 8008026:	bf00      	nop
 8008028:	e7fd      	b.n	8008026 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800802a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008030:	f023 0301 	bic.w	r3, r3, #1
 8008034:	b2da      	uxtb	r2, r3
 8008036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008038:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800803c:	e03f      	b.n	80080be <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800803e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008040:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008044:	f043 0301 	orr.w	r3, r3, #1
 8008048:	b2da      	uxtb	r2, r3
 800804a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008054:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10d      	bne.n	800807a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008062:	b672      	cpsid	i
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	b662      	cpsie	i
 8008072:	617b      	str	r3, [r7, #20]
}
 8008074:	bf00      	nop
 8008076:	bf00      	nop
 8008078:	e7fd      	b.n	8008076 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800807a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807c:	699a      	ldr	r2, [r3, #24]
 800807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008080:	18d1      	adds	r1, r2, r3
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008088:	f7ff fefe 	bl	8007e88 <prvInsertTimerInActiveList>
					break;
 800808c:	e017      	b.n	80080be <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800808e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008090:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008094:	f003 0302 	and.w	r3, r3, #2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d103      	bne.n	80080a4 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800809c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800809e:	f000 fbd1 	bl	8008844 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80080a2:	e00c      	b.n	80080be <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80080a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080aa:	f023 0301 	bic.w	r3, r3, #1
 80080ae:	b2da      	uxtb	r2, r3
 80080b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80080b6:	e002      	b.n	80080be <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 80080b8:	bf00      	nop
 80080ba:	e000      	b.n	80080be <prvProcessReceivedCommands+0x1b2>
					break;
 80080bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80080be:	4b08      	ldr	r3, [pc, #32]	@ (80080e0 <prvProcessReceivedCommands+0x1d4>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	1d39      	adds	r1, r7, #4
 80080c4:	2200      	movs	r2, #0
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7fd ff0c 	bl	8005ee4 <xQueueReceive>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f47f af20 	bne.w	8007f14 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	3730      	adds	r7, #48	@ 0x30
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	200013ec 	.word	0x200013ec

080080e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080ea:	e04b      	b.n	8008184 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080ec:	4b2f      	ldr	r3, [pc, #188]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080f6:	4b2d      	ldr	r3, [pc, #180]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	3304      	adds	r3, #4
 8008104:	4618      	mov	r0, r3
 8008106:	f7fd fb89 	bl	800581c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008118:	f003 0304 	and.w	r3, r3, #4
 800811c:	2b00      	cmp	r3, #0
 800811e:	d031      	beq.n	8008184 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	693a      	ldr	r2, [r7, #16]
 8008126:	4413      	add	r3, r2
 8008128:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	429a      	cmp	r2, r3
 8008130:	d90e      	bls.n	8008150 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800813e:	4b1b      	ldr	r3, [pc, #108]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3304      	adds	r3, #4
 8008146:	4619      	mov	r1, r3
 8008148:	4610      	mov	r0, r2
 800814a:	f7fd fb2e 	bl	80057aa <vListInsert>
 800814e:	e019      	b.n	8008184 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008150:	2300      	movs	r3, #0
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	2300      	movs	r3, #0
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	2100      	movs	r1, #0
 800815a:	68f8      	ldr	r0, [r7, #12]
 800815c:	f7ff fd4e 	bl	8007bfc <xTimerGenericCommand>
 8008160:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10d      	bne.n	8008184 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816c:	b672      	cpsid	i
 800816e:	f383 8811 	msr	BASEPRI, r3
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	b662      	cpsie	i
 800817c:	603b      	str	r3, [r7, #0]
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	e7fd      	b.n	8008180 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008184:	4b09      	ldr	r3, [pc, #36]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1ae      	bne.n	80080ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800818e:	4b07      	ldr	r3, [pc, #28]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008194:	4b06      	ldr	r3, [pc, #24]	@ (80081b0 <prvSwitchTimerLists+0xcc>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a04      	ldr	r2, [pc, #16]	@ (80081ac <prvSwitchTimerLists+0xc8>)
 800819a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800819c:	4a04      	ldr	r2, [pc, #16]	@ (80081b0 <prvSwitchTimerLists+0xcc>)
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	6013      	str	r3, [r2, #0]
}
 80081a2:	bf00      	nop
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	200013e4 	.word	0x200013e4
 80081b0:	200013e8 	.word	0x200013e8

080081b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80081ba:	f000 f947 	bl	800844c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80081be:	4b15      	ldr	r3, [pc, #84]	@ (8008214 <prvCheckForValidListAndQueue+0x60>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d120      	bne.n	8008208 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80081c6:	4814      	ldr	r0, [pc, #80]	@ (8008218 <prvCheckForValidListAndQueue+0x64>)
 80081c8:	f7fd fa9e 	bl	8005708 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80081cc:	4813      	ldr	r0, [pc, #76]	@ (800821c <prvCheckForValidListAndQueue+0x68>)
 80081ce:	f7fd fa9b 	bl	8005708 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80081d2:	4b13      	ldr	r3, [pc, #76]	@ (8008220 <prvCheckForValidListAndQueue+0x6c>)
 80081d4:	4a10      	ldr	r2, [pc, #64]	@ (8008218 <prvCheckForValidListAndQueue+0x64>)
 80081d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80081d8:	4b12      	ldr	r3, [pc, #72]	@ (8008224 <prvCheckForValidListAndQueue+0x70>)
 80081da:	4a10      	ldr	r2, [pc, #64]	@ (800821c <prvCheckForValidListAndQueue+0x68>)
 80081dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80081de:	2300      	movs	r3, #0
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	4b11      	ldr	r3, [pc, #68]	@ (8008228 <prvCheckForValidListAndQueue+0x74>)
 80081e4:	4a11      	ldr	r2, [pc, #68]	@ (800822c <prvCheckForValidListAndQueue+0x78>)
 80081e6:	2110      	movs	r1, #16
 80081e8:	200a      	movs	r0, #10
 80081ea:	f7fd fbad 	bl	8005948 <xQueueGenericCreateStatic>
 80081ee:	4603      	mov	r3, r0
 80081f0:	4a08      	ldr	r2, [pc, #32]	@ (8008214 <prvCheckForValidListAndQueue+0x60>)
 80081f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80081f4:	4b07      	ldr	r3, [pc, #28]	@ (8008214 <prvCheckForValidListAndQueue+0x60>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d005      	beq.n	8008208 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80081fc:	4b05      	ldr	r3, [pc, #20]	@ (8008214 <prvCheckForValidListAndQueue+0x60>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	490b      	ldr	r1, [pc, #44]	@ (8008230 <prvCheckForValidListAndQueue+0x7c>)
 8008202:	4618      	mov	r0, r3
 8008204:	f7fe f9d8 	bl	80065b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008208:	f000 f956 	bl	80084b8 <vPortExitCritical>
}
 800820c:	bf00      	nop
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	200013ec 	.word	0x200013ec
 8008218:	200013bc 	.word	0x200013bc
 800821c:	200013d0 	.word	0x200013d0
 8008220:	200013e4 	.word	0x200013e4
 8008224:	200013e8 	.word	0x200013e8
 8008228:	20001498 	.word	0x20001498
 800822c:	200013f8 	.word	0x200013f8
 8008230:	0800a108 	.word	0x0800a108

08008234 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	60b9      	str	r1, [r7, #8]
 800823e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	3b04      	subs	r3, #4
 8008244:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800824c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	3b04      	subs	r3, #4
 8008252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	f023 0201 	bic.w	r2, r3, #1
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3b04      	subs	r3, #4
 8008262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008264:	4a0c      	ldr	r2, [pc, #48]	@ (8008298 <pxPortInitialiseStack+0x64>)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	3b14      	subs	r3, #20
 800826e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	3b04      	subs	r3, #4
 800827a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f06f 0202 	mvn.w	r2, #2
 8008282:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	3b20      	subs	r3, #32
 8008288:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800828a:	68fb      	ldr	r3, [r7, #12]
}
 800828c:	4618      	mov	r0, r3
 800828e:	3714      	adds	r7, #20
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	0800829d 	.word	0x0800829d

0800829c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800829c:	b480      	push	{r7}
 800829e:	b085      	sub	sp, #20
 80082a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082a2:	2300      	movs	r3, #0
 80082a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082a6:	4b15      	ldr	r3, [pc, #84]	@ (80082fc <prvTaskExitError+0x60>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ae:	d00d      	beq.n	80082cc <prvTaskExitError+0x30>
	__asm volatile
 80082b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b4:	b672      	cpsid	i
 80082b6:	f383 8811 	msr	BASEPRI, r3
 80082ba:	f3bf 8f6f 	isb	sy
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	b662      	cpsie	i
 80082c4:	60fb      	str	r3, [r7, #12]
}
 80082c6:	bf00      	nop
 80082c8:	bf00      	nop
 80082ca:	e7fd      	b.n	80082c8 <prvTaskExitError+0x2c>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d0:	b672      	cpsid	i
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	b662      	cpsie	i
 80082e0:	60bb      	str	r3, [r7, #8]
}
 80082e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80082e4:	bf00      	nop
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d0fc      	beq.n	80082e6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	2000000c 	.word	0x2000000c

08008300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008300:	4b07      	ldr	r3, [pc, #28]	@ (8008320 <pxCurrentTCBConst2>)
 8008302:	6819      	ldr	r1, [r3, #0]
 8008304:	6808      	ldr	r0, [r1, #0]
 8008306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830a:	f380 8809 	msr	PSP, r0
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f04f 0000 	mov.w	r0, #0
 8008316:	f380 8811 	msr	BASEPRI, r0
 800831a:	4770      	bx	lr
 800831c:	f3af 8000 	nop.w

08008320 <pxCurrentTCBConst2>:
 8008320:	20000ebc 	.word	0x20000ebc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008324:	bf00      	nop
 8008326:	bf00      	nop

08008328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008328:	4808      	ldr	r0, [pc, #32]	@ (800834c <prvPortStartFirstTask+0x24>)
 800832a:	6800      	ldr	r0, [r0, #0]
 800832c:	6800      	ldr	r0, [r0, #0]
 800832e:	f380 8808 	msr	MSP, r0
 8008332:	f04f 0000 	mov.w	r0, #0
 8008336:	f380 8814 	msr	CONTROL, r0
 800833a:	b662      	cpsie	i
 800833c:	b661      	cpsie	f
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	f3bf 8f6f 	isb	sy
 8008346:	df00      	svc	0
 8008348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800834a:	bf00      	nop
 800834c:	e000ed08 	.word	0xe000ed08

08008350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008356:	4b37      	ldr	r3, [pc, #220]	@ (8008434 <xPortStartScheduler+0xe4>)
 8008358:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	b2db      	uxtb	r3, r3
 8008360:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	22ff      	movs	r2, #255	@ 0xff
 8008366:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	b2db      	uxtb	r3, r3
 800836e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	b2db      	uxtb	r3, r3
 8008374:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008378:	b2da      	uxtb	r2, r3
 800837a:	4b2f      	ldr	r3, [pc, #188]	@ (8008438 <xPortStartScheduler+0xe8>)
 800837c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800837e:	4b2f      	ldr	r3, [pc, #188]	@ (800843c <xPortStartScheduler+0xec>)
 8008380:	2207      	movs	r2, #7
 8008382:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008384:	e009      	b.n	800839a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008386:	4b2d      	ldr	r3, [pc, #180]	@ (800843c <xPortStartScheduler+0xec>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3b01      	subs	r3, #1
 800838c:	4a2b      	ldr	r2, [pc, #172]	@ (800843c <xPortStartScheduler+0xec>)
 800838e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008390:	78fb      	ldrb	r3, [r7, #3]
 8008392:	b2db      	uxtb	r3, r3
 8008394:	005b      	lsls	r3, r3, #1
 8008396:	b2db      	uxtb	r3, r3
 8008398:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800839a:	78fb      	ldrb	r3, [r7, #3]
 800839c:	b2db      	uxtb	r3, r3
 800839e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a2:	2b80      	cmp	r3, #128	@ 0x80
 80083a4:	d0ef      	beq.n	8008386 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80083a6:	4b25      	ldr	r3, [pc, #148]	@ (800843c <xPortStartScheduler+0xec>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f1c3 0307 	rsb	r3, r3, #7
 80083ae:	2b04      	cmp	r3, #4
 80083b0:	d00d      	beq.n	80083ce <xPortStartScheduler+0x7e>
	__asm volatile
 80083b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b6:	b672      	cpsid	i
 80083b8:	f383 8811 	msr	BASEPRI, r3
 80083bc:	f3bf 8f6f 	isb	sy
 80083c0:	f3bf 8f4f 	dsb	sy
 80083c4:	b662      	cpsie	i
 80083c6:	60bb      	str	r3, [r7, #8]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80083ce:	4b1b      	ldr	r3, [pc, #108]	@ (800843c <xPortStartScheduler+0xec>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	021b      	lsls	r3, r3, #8
 80083d4:	4a19      	ldr	r2, [pc, #100]	@ (800843c <xPortStartScheduler+0xec>)
 80083d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083d8:	4b18      	ldr	r3, [pc, #96]	@ (800843c <xPortStartScheduler+0xec>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80083e0:	4a16      	ldr	r2, [pc, #88]	@ (800843c <xPortStartScheduler+0xec>)
 80083e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	b2da      	uxtb	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083ec:	4b14      	ldr	r3, [pc, #80]	@ (8008440 <xPortStartScheduler+0xf0>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a13      	ldr	r2, [pc, #76]	@ (8008440 <xPortStartScheduler+0xf0>)
 80083f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083f8:	4b11      	ldr	r3, [pc, #68]	@ (8008440 <xPortStartScheduler+0xf0>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a10      	ldr	r2, [pc, #64]	@ (8008440 <xPortStartScheduler+0xf0>)
 80083fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008402:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008404:	f000 f8dc 	bl	80085c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008408:	4b0e      	ldr	r3, [pc, #56]	@ (8008444 <xPortStartScheduler+0xf4>)
 800840a:	2200      	movs	r2, #0
 800840c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800840e:	f000 f8fb 	bl	8008608 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008412:	4b0d      	ldr	r3, [pc, #52]	@ (8008448 <xPortStartScheduler+0xf8>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a0c      	ldr	r2, [pc, #48]	@ (8008448 <xPortStartScheduler+0xf8>)
 8008418:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800841c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800841e:	f7ff ff83 	bl	8008328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008422:	f7fe fd13 	bl	8006e4c <vTaskSwitchContext>
	prvTaskExitError();
 8008426:	f7ff ff39 	bl	800829c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	e000e400 	.word	0xe000e400
 8008438:	200014e8 	.word	0x200014e8
 800843c:	200014ec 	.word	0x200014ec
 8008440:	e000ed20 	.word	0xe000ed20
 8008444:	2000000c 	.word	0x2000000c
 8008448:	e000ef34 	.word	0xe000ef34

0800844c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
	__asm volatile
 8008452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008456:	b672      	cpsid	i
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	b662      	cpsie	i
 8008466:	607b      	str	r3, [r7, #4]
}
 8008468:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800846a:	4b11      	ldr	r3, [pc, #68]	@ (80084b0 <vPortEnterCritical+0x64>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3301      	adds	r3, #1
 8008470:	4a0f      	ldr	r2, [pc, #60]	@ (80084b0 <vPortEnterCritical+0x64>)
 8008472:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008474:	4b0e      	ldr	r3, [pc, #56]	@ (80084b0 <vPortEnterCritical+0x64>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d112      	bne.n	80084a2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800847c:	4b0d      	ldr	r3, [pc, #52]	@ (80084b4 <vPortEnterCritical+0x68>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00d      	beq.n	80084a2 <vPortEnterCritical+0x56>
	__asm volatile
 8008486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800848a:	b672      	cpsid	i
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	b662      	cpsie	i
 800849a:	603b      	str	r3, [r7, #0]
}
 800849c:	bf00      	nop
 800849e:	bf00      	nop
 80084a0:	e7fd      	b.n	800849e <vPortEnterCritical+0x52>
	}
}
 80084a2:	bf00      	nop
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	2000000c 	.word	0x2000000c
 80084b4:	e000ed04 	.word	0xe000ed04

080084b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80084be:	4b13      	ldr	r3, [pc, #76]	@ (800850c <vPortExitCritical+0x54>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d10d      	bne.n	80084e2 <vPortExitCritical+0x2a>
	__asm volatile
 80084c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ca:	b672      	cpsid	i
 80084cc:	f383 8811 	msr	BASEPRI, r3
 80084d0:	f3bf 8f6f 	isb	sy
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	b662      	cpsie	i
 80084da:	607b      	str	r3, [r7, #4]
}
 80084dc:	bf00      	nop
 80084de:	bf00      	nop
 80084e0:	e7fd      	b.n	80084de <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <vPortExitCritical+0x54>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	3b01      	subs	r3, #1
 80084e8:	4a08      	ldr	r2, [pc, #32]	@ (800850c <vPortExitCritical+0x54>)
 80084ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084ec:	4b07      	ldr	r3, [pc, #28]	@ (800850c <vPortExitCritical+0x54>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d105      	bne.n	8008500 <vPortExitCritical+0x48>
 80084f4:	2300      	movs	r3, #0
 80084f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	f383 8811 	msr	BASEPRI, r3
}
 80084fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	2000000c 	.word	0x2000000c

08008510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008510:	f3ef 8009 	mrs	r0, PSP
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	4b15      	ldr	r3, [pc, #84]	@ (8008570 <pxCurrentTCBConst>)
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	f01e 0f10 	tst.w	lr, #16
 8008520:	bf08      	it	eq
 8008522:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008526:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852a:	6010      	str	r0, [r2, #0]
 800852c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008530:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008534:	b672      	cpsid	i
 8008536:	f380 8811 	msr	BASEPRI, r0
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	b662      	cpsie	i
 8008544:	f7fe fc82 	bl	8006e4c <vTaskSwitchContext>
 8008548:	f04f 0000 	mov.w	r0, #0
 800854c:	f380 8811 	msr	BASEPRI, r0
 8008550:	bc09      	pop	{r0, r3}
 8008552:	6819      	ldr	r1, [r3, #0]
 8008554:	6808      	ldr	r0, [r1, #0]
 8008556:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855a:	f01e 0f10 	tst.w	lr, #16
 800855e:	bf08      	it	eq
 8008560:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008564:	f380 8809 	msr	PSP, r0
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop

08008570 <pxCurrentTCBConst>:
 8008570:	20000ebc 	.word	0x20000ebc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008574:	bf00      	nop
 8008576:	bf00      	nop

08008578 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
	__asm volatile
 800857e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008582:	b672      	cpsid	i
 8008584:	f383 8811 	msr	BASEPRI, r3
 8008588:	f3bf 8f6f 	isb	sy
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	b662      	cpsie	i
 8008592:	607b      	str	r3, [r7, #4]
}
 8008594:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008596:	f7fe fb9d 	bl	8006cd4 <xTaskIncrementTick>
 800859a:	4603      	mov	r3, r0
 800859c:	2b00      	cmp	r3, #0
 800859e:	d003      	beq.n	80085a8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80085a0:	4b06      	ldr	r3, [pc, #24]	@ (80085bc <SysTick_Handler+0x44>)
 80085a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085a6:	601a      	str	r2, [r3, #0]
 80085a8:	2300      	movs	r3, #0
 80085aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	f383 8811 	msr	BASEPRI, r3
}
 80085b2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80085b4:	bf00      	nop
 80085b6:	3708      	adds	r7, #8
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}
 80085bc:	e000ed04 	.word	0xe000ed04

080085c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80085c0:	b480      	push	{r7}
 80085c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80085c4:	4b0b      	ldr	r3, [pc, #44]	@ (80085f4 <vPortSetupTimerInterrupt+0x34>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80085ca:	4b0b      	ldr	r3, [pc, #44]	@ (80085f8 <vPortSetupTimerInterrupt+0x38>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80085d0:	4b0a      	ldr	r3, [pc, #40]	@ (80085fc <vPortSetupTimerInterrupt+0x3c>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a0a      	ldr	r2, [pc, #40]	@ (8008600 <vPortSetupTimerInterrupt+0x40>)
 80085d6:	fba2 2303 	umull	r2, r3, r2, r3
 80085da:	099b      	lsrs	r3, r3, #6
 80085dc:	4a09      	ldr	r2, [pc, #36]	@ (8008604 <vPortSetupTimerInterrupt+0x44>)
 80085de:	3b01      	subs	r3, #1
 80085e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80085e2:	4b04      	ldr	r3, [pc, #16]	@ (80085f4 <vPortSetupTimerInterrupt+0x34>)
 80085e4:	2207      	movs	r2, #7
 80085e6:	601a      	str	r2, [r3, #0]
}
 80085e8:	bf00      	nop
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	e000e010 	.word	0xe000e010
 80085f8:	e000e018 	.word	0xe000e018
 80085fc:	20000000 	.word	0x20000000
 8008600:	10624dd3 	.word	0x10624dd3
 8008604:	e000e014 	.word	0xe000e014

08008608 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008608:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008618 <vPortEnableVFP+0x10>
 800860c:	6801      	ldr	r1, [r0, #0]
 800860e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008612:	6001      	str	r1, [r0, #0]
 8008614:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008616:	bf00      	nop
 8008618:	e000ed88 	.word	0xe000ed88

0800861c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008622:	f3ef 8305 	mrs	r3, IPSR
 8008626:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2b0f      	cmp	r3, #15
 800862c:	d917      	bls.n	800865e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800862e:	4a1a      	ldr	r2, [pc, #104]	@ (8008698 <vPortValidateInterruptPriority+0x7c>)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008638:	4b18      	ldr	r3, [pc, #96]	@ (800869c <vPortValidateInterruptPriority+0x80>)
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	7afa      	ldrb	r2, [r7, #11]
 800863e:	429a      	cmp	r2, r3
 8008640:	d20d      	bcs.n	800865e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008646:	b672      	cpsid	i
 8008648:	f383 8811 	msr	BASEPRI, r3
 800864c:	f3bf 8f6f 	isb	sy
 8008650:	f3bf 8f4f 	dsb	sy
 8008654:	b662      	cpsie	i
 8008656:	607b      	str	r3, [r7, #4]
}
 8008658:	bf00      	nop
 800865a:	bf00      	nop
 800865c:	e7fd      	b.n	800865a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800865e:	4b10      	ldr	r3, [pc, #64]	@ (80086a0 <vPortValidateInterruptPriority+0x84>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008666:	4b0f      	ldr	r3, [pc, #60]	@ (80086a4 <vPortValidateInterruptPriority+0x88>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	429a      	cmp	r2, r3
 800866c:	d90d      	bls.n	800868a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800866e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008672:	b672      	cpsid	i
 8008674:	f383 8811 	msr	BASEPRI, r3
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	b662      	cpsie	i
 8008682:	603b      	str	r3, [r7, #0]
}
 8008684:	bf00      	nop
 8008686:	bf00      	nop
 8008688:	e7fd      	b.n	8008686 <vPortValidateInterruptPriority+0x6a>
	}
 800868a:	bf00      	nop
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	e000e3f0 	.word	0xe000e3f0
 800869c:	200014e8 	.word	0x200014e8
 80086a0:	e000ed0c 	.word	0xe000ed0c
 80086a4:	200014ec 	.word	0x200014ec

080086a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b08a      	sub	sp, #40	@ 0x28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80086b0:	2300      	movs	r3, #0
 80086b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80086b4:	f7fe fa50 	bl	8006b58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80086b8:	4b5d      	ldr	r3, [pc, #372]	@ (8008830 <pvPortMalloc+0x188>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d101      	bne.n	80086c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80086c0:	f000 f920 	bl	8008904 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80086c4:	4b5b      	ldr	r3, [pc, #364]	@ (8008834 <pvPortMalloc+0x18c>)
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4013      	ands	r3, r2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f040 8094 	bne.w	80087fa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d020      	beq.n	800871a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80086d8:	2208      	movs	r2, #8
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4413      	add	r3, r2
 80086de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f003 0307 	and.w	r3, r3, #7
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d017      	beq.n	800871a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f023 0307 	bic.w	r3, r3, #7
 80086f0:	3308      	adds	r3, #8
 80086f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f003 0307 	and.w	r3, r3, #7
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00d      	beq.n	800871a <pvPortMalloc+0x72>
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008702:	b672      	cpsid	i
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	b662      	cpsie	i
 8008712:	617b      	str	r3, [r7, #20]
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop
 8008718:	e7fd      	b.n	8008716 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d06c      	beq.n	80087fa <pvPortMalloc+0x152>
 8008720:	4b45      	ldr	r3, [pc, #276]	@ (8008838 <pvPortMalloc+0x190>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	429a      	cmp	r2, r3
 8008728:	d867      	bhi.n	80087fa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800872a:	4b44      	ldr	r3, [pc, #272]	@ (800883c <pvPortMalloc+0x194>)
 800872c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800872e:	4b43      	ldr	r3, [pc, #268]	@ (800883c <pvPortMalloc+0x194>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008734:	e004      	b.n	8008740 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008738:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800873a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	429a      	cmp	r2, r3
 8008748:	d903      	bls.n	8008752 <pvPortMalloc+0xaa>
 800874a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1f1      	bne.n	8008736 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008752:	4b37      	ldr	r3, [pc, #220]	@ (8008830 <pvPortMalloc+0x188>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008758:	429a      	cmp	r2, r3
 800875a:	d04e      	beq.n	80087fa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2208      	movs	r2, #8
 8008762:	4413      	add	r3, r2
 8008764:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800876e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	1ad2      	subs	r2, r2, r3
 8008776:	2308      	movs	r3, #8
 8008778:	005b      	lsls	r3, r3, #1
 800877a:	429a      	cmp	r2, r3
 800877c:	d922      	bls.n	80087c4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800877e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4413      	add	r3, r2
 8008784:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	f003 0307 	and.w	r3, r3, #7
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00d      	beq.n	80087ac <pvPortMalloc+0x104>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008794:	b672      	cpsid	i
 8008796:	f383 8811 	msr	BASEPRI, r3
 800879a:	f3bf 8f6f 	isb	sy
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	b662      	cpsie	i
 80087a4:	613b      	str	r3, [r7, #16]
}
 80087a6:	bf00      	nop
 80087a8:	bf00      	nop
 80087aa:	e7fd      	b.n	80087a8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80087ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	1ad2      	subs	r2, r2, r3
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80087be:	69b8      	ldr	r0, [r7, #24]
 80087c0:	f000 f904 	bl	80089cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008838 <pvPortMalloc+0x190>)
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	1ad3      	subs	r3, r2, r3
 80087ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008838 <pvPortMalloc+0x190>)
 80087d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087d2:	4b19      	ldr	r3, [pc, #100]	@ (8008838 <pvPortMalloc+0x190>)
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	4b1a      	ldr	r3, [pc, #104]	@ (8008840 <pvPortMalloc+0x198>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d203      	bcs.n	80087e6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087de:	4b16      	ldr	r3, [pc, #88]	@ (8008838 <pvPortMalloc+0x190>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a17      	ldr	r2, [pc, #92]	@ (8008840 <pvPortMalloc+0x198>)
 80087e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e8:	685a      	ldr	r2, [r3, #4]
 80087ea:	4b12      	ldr	r3, [pc, #72]	@ (8008834 <pvPortMalloc+0x18c>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	431a      	orrs	r2, r3
 80087f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f6:	2200      	movs	r2, #0
 80087f8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087fa:	f7fe f9bb 	bl	8006b74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	f003 0307 	and.w	r3, r3, #7
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00d      	beq.n	8008824 <pvPortMalloc+0x17c>
	__asm volatile
 8008808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880c:	b672      	cpsid	i
 800880e:	f383 8811 	msr	BASEPRI, r3
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	b662      	cpsie	i
 800881c:	60fb      	str	r3, [r7, #12]
}
 800881e:	bf00      	nop
 8008820:	bf00      	nop
 8008822:	e7fd      	b.n	8008820 <pvPortMalloc+0x178>
	return pvReturn;
 8008824:	69fb      	ldr	r3, [r7, #28]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3728      	adds	r7, #40	@ 0x28
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	20019b98 	.word	0x20019b98
 8008834:	20019ba4 	.word	0x20019ba4
 8008838:	20019b9c 	.word	0x20019b9c
 800883c:	20019b90 	.word	0x20019b90
 8008840:	20019ba0 	.word	0x20019ba0

08008844 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b086      	sub	sp, #24
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d04e      	beq.n	80088f4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008856:	2308      	movs	r3, #8
 8008858:	425b      	negs	r3, r3
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	4413      	add	r3, r2
 800885e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	685a      	ldr	r2, [r3, #4]
 8008868:	4b24      	ldr	r3, [pc, #144]	@ (80088fc <vPortFree+0xb8>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4013      	ands	r3, r2
 800886e:	2b00      	cmp	r3, #0
 8008870:	d10d      	bne.n	800888e <vPortFree+0x4a>
	__asm volatile
 8008872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008876:	b672      	cpsid	i
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	b662      	cpsie	i
 8008886:	60fb      	str	r3, [r7, #12]
}
 8008888:	bf00      	nop
 800888a:	bf00      	nop
 800888c:	e7fd      	b.n	800888a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00d      	beq.n	80088b2 <vPortFree+0x6e>
	__asm volatile
 8008896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889a:	b672      	cpsid	i
 800889c:	f383 8811 	msr	BASEPRI, r3
 80088a0:	f3bf 8f6f 	isb	sy
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	b662      	cpsie	i
 80088aa:	60bb      	str	r3, [r7, #8]
}
 80088ac:	bf00      	nop
 80088ae:	bf00      	nop
 80088b0:	e7fd      	b.n	80088ae <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	685a      	ldr	r2, [r3, #4]
 80088b6:	4b11      	ldr	r3, [pc, #68]	@ (80088fc <vPortFree+0xb8>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4013      	ands	r3, r2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d019      	beq.n	80088f4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d115      	bne.n	80088f4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	4b0b      	ldr	r3, [pc, #44]	@ (80088fc <vPortFree+0xb8>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	43db      	mvns	r3, r3
 80088d2:	401a      	ands	r2, r3
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80088d8:	f7fe f93e 	bl	8006b58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	4b07      	ldr	r3, [pc, #28]	@ (8008900 <vPortFree+0xbc>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4413      	add	r3, r2
 80088e6:	4a06      	ldr	r2, [pc, #24]	@ (8008900 <vPortFree+0xbc>)
 80088e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088ea:	6938      	ldr	r0, [r7, #16]
 80088ec:	f000 f86e 	bl	80089cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80088f0:	f7fe f940 	bl	8006b74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088f4:	bf00      	nop
 80088f6:	3718      	adds	r7, #24
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}
 80088fc:	20019ba4 	.word	0x20019ba4
 8008900:	20019b9c 	.word	0x20019b9c

08008904 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800890a:	4b29      	ldr	r3, [pc, #164]	@ (80089b0 <prvHeapInit+0xac>)
 800890c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800890e:	4b29      	ldr	r3, [pc, #164]	@ (80089b4 <prvHeapInit+0xb0>)
 8008910:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f003 0307 	and.w	r3, r3, #7
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00c      	beq.n	8008936 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	3307      	adds	r3, #7
 8008920:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f023 0307 	bic.w	r3, r3, #7
 8008928:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	4a20      	ldr	r2, [pc, #128]	@ (80089b4 <prvHeapInit+0xb0>)
 8008932:	4413      	add	r3, r2
 8008934:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800893a:	4a1f      	ldr	r2, [pc, #124]	@ (80089b8 <prvHeapInit+0xb4>)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008940:	4b1d      	ldr	r3, [pc, #116]	@ (80089b8 <prvHeapInit+0xb4>)
 8008942:	2200      	movs	r2, #0
 8008944:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	4413      	add	r3, r2
 800894c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800894e:	2208      	movs	r2, #8
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	1a9b      	subs	r3, r3, r2
 8008954:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f023 0307 	bic.w	r3, r3, #7
 800895c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4a16      	ldr	r2, [pc, #88]	@ (80089bc <prvHeapInit+0xb8>)
 8008962:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008964:	4b15      	ldr	r3, [pc, #84]	@ (80089bc <prvHeapInit+0xb8>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2200      	movs	r2, #0
 800896a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800896c:	4b13      	ldr	r3, [pc, #76]	@ (80089bc <prvHeapInit+0xb8>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2200      	movs	r2, #0
 8008972:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	1ad2      	subs	r2, r2, r3
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008982:	4b0e      	ldr	r3, [pc, #56]	@ (80089bc <prvHeapInit+0xb8>)
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	4a0c      	ldr	r2, [pc, #48]	@ (80089c0 <prvHeapInit+0xbc>)
 8008990:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	4a0b      	ldr	r2, [pc, #44]	@ (80089c4 <prvHeapInit+0xc0>)
 8008998:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800899a:	4b0b      	ldr	r3, [pc, #44]	@ (80089c8 <prvHeapInit+0xc4>)
 800899c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089a0:	601a      	str	r2, [r3, #0]
}
 80089a2:	bf00      	nop
 80089a4:	3714      	adds	r7, #20
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	000186a0 	.word	0x000186a0
 80089b4:	200014f0 	.word	0x200014f0
 80089b8:	20019b90 	.word	0x20019b90
 80089bc:	20019b98 	.word	0x20019b98
 80089c0:	20019ba0 	.word	0x20019ba0
 80089c4:	20019b9c 	.word	0x20019b9c
 80089c8:	20019ba4 	.word	0x20019ba4

080089cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089d4:	4b28      	ldr	r3, [pc, #160]	@ (8008a78 <prvInsertBlockIntoFreeList+0xac>)
 80089d6:	60fb      	str	r3, [r7, #12]
 80089d8:	e002      	b.n	80089e0 <prvInsertBlockIntoFreeList+0x14>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	60fb      	str	r3, [r7, #12]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d8f7      	bhi.n	80089da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	4413      	add	r3, r2
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d108      	bne.n	8008a0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	441a      	add	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	441a      	add	r2, r3
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d118      	bne.n	8008a54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	4b15      	ldr	r3, [pc, #84]	@ (8008a7c <prvInsertBlockIntoFreeList+0xb0>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d00d      	beq.n	8008a4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	685a      	ldr	r2, [r3, #4]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	441a      	add	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	601a      	str	r2, [r3, #0]
 8008a48:	e008      	b.n	8008a5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a7c <prvInsertBlockIntoFreeList+0xb0>)
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	e003      	b.n	8008a5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d002      	beq.n	8008a6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a6a:	bf00      	nop
 8008a6c:	3714      	adds	r7, #20
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	20019b90 	.word	0x20019b90
 8008a7c:	20019b98 	.word	0x20019b98

08008a80 <__sflush_r>:
 8008a80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a88:	0716      	lsls	r6, r2, #28
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	d454      	bmi.n	8008b3a <__sflush_r+0xba>
 8008a90:	684b      	ldr	r3, [r1, #4]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	dc02      	bgt.n	8008a9c <__sflush_r+0x1c>
 8008a96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dd48      	ble.n	8008b2e <__sflush_r+0xae>
 8008a9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a9e:	2e00      	cmp	r6, #0
 8008aa0:	d045      	beq.n	8008b2e <__sflush_r+0xae>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008aa8:	682f      	ldr	r7, [r5, #0]
 8008aaa:	6a21      	ldr	r1, [r4, #32]
 8008aac:	602b      	str	r3, [r5, #0]
 8008aae:	d030      	beq.n	8008b12 <__sflush_r+0x92>
 8008ab0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	0759      	lsls	r1, r3, #29
 8008ab6:	d505      	bpl.n	8008ac4 <__sflush_r+0x44>
 8008ab8:	6863      	ldr	r3, [r4, #4]
 8008aba:	1ad2      	subs	r2, r2, r3
 8008abc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008abe:	b10b      	cbz	r3, 8008ac4 <__sflush_r+0x44>
 8008ac0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ac2:	1ad2      	subs	r2, r2, r3
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ac8:	6a21      	ldr	r1, [r4, #32]
 8008aca:	4628      	mov	r0, r5
 8008acc:	47b0      	blx	r6
 8008ace:	1c43      	adds	r3, r0, #1
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	d106      	bne.n	8008ae2 <__sflush_r+0x62>
 8008ad4:	6829      	ldr	r1, [r5, #0]
 8008ad6:	291d      	cmp	r1, #29
 8008ad8:	d82b      	bhi.n	8008b32 <__sflush_r+0xb2>
 8008ada:	4a2a      	ldr	r2, [pc, #168]	@ (8008b84 <__sflush_r+0x104>)
 8008adc:	410a      	asrs	r2, r1
 8008ade:	07d6      	lsls	r6, r2, #31
 8008ae0:	d427      	bmi.n	8008b32 <__sflush_r+0xb2>
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	6062      	str	r2, [r4, #4]
 8008ae6:	04d9      	lsls	r1, r3, #19
 8008ae8:	6922      	ldr	r2, [r4, #16]
 8008aea:	6022      	str	r2, [r4, #0]
 8008aec:	d504      	bpl.n	8008af8 <__sflush_r+0x78>
 8008aee:	1c42      	adds	r2, r0, #1
 8008af0:	d101      	bne.n	8008af6 <__sflush_r+0x76>
 8008af2:	682b      	ldr	r3, [r5, #0]
 8008af4:	b903      	cbnz	r3, 8008af8 <__sflush_r+0x78>
 8008af6:	6560      	str	r0, [r4, #84]	@ 0x54
 8008af8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008afa:	602f      	str	r7, [r5, #0]
 8008afc:	b1b9      	cbz	r1, 8008b2e <__sflush_r+0xae>
 8008afe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b02:	4299      	cmp	r1, r3
 8008b04:	d002      	beq.n	8008b0c <__sflush_r+0x8c>
 8008b06:	4628      	mov	r0, r5
 8008b08:	f000 fbac 	bl	8009264 <_free_r>
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b10:	e00d      	b.n	8008b2e <__sflush_r+0xae>
 8008b12:	2301      	movs	r3, #1
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b0      	blx	r6
 8008b18:	4602      	mov	r2, r0
 8008b1a:	1c50      	adds	r0, r2, #1
 8008b1c:	d1c9      	bne.n	8008ab2 <__sflush_r+0x32>
 8008b1e:	682b      	ldr	r3, [r5, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d0c6      	beq.n	8008ab2 <__sflush_r+0x32>
 8008b24:	2b1d      	cmp	r3, #29
 8008b26:	d001      	beq.n	8008b2c <__sflush_r+0xac>
 8008b28:	2b16      	cmp	r3, #22
 8008b2a:	d11e      	bne.n	8008b6a <__sflush_r+0xea>
 8008b2c:	602f      	str	r7, [r5, #0]
 8008b2e:	2000      	movs	r0, #0
 8008b30:	e022      	b.n	8008b78 <__sflush_r+0xf8>
 8008b32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b36:	b21b      	sxth	r3, r3
 8008b38:	e01b      	b.n	8008b72 <__sflush_r+0xf2>
 8008b3a:	690f      	ldr	r7, [r1, #16]
 8008b3c:	2f00      	cmp	r7, #0
 8008b3e:	d0f6      	beq.n	8008b2e <__sflush_r+0xae>
 8008b40:	0793      	lsls	r3, r2, #30
 8008b42:	680e      	ldr	r6, [r1, #0]
 8008b44:	bf08      	it	eq
 8008b46:	694b      	ldreq	r3, [r1, #20]
 8008b48:	600f      	str	r7, [r1, #0]
 8008b4a:	bf18      	it	ne
 8008b4c:	2300      	movne	r3, #0
 8008b4e:	eba6 0807 	sub.w	r8, r6, r7
 8008b52:	608b      	str	r3, [r1, #8]
 8008b54:	f1b8 0f00 	cmp.w	r8, #0
 8008b58:	dde9      	ble.n	8008b2e <__sflush_r+0xae>
 8008b5a:	6a21      	ldr	r1, [r4, #32]
 8008b5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b5e:	4643      	mov	r3, r8
 8008b60:	463a      	mov	r2, r7
 8008b62:	4628      	mov	r0, r5
 8008b64:	47b0      	blx	r6
 8008b66:	2800      	cmp	r0, #0
 8008b68:	dc08      	bgt.n	8008b7c <__sflush_r+0xfc>
 8008b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b72:	81a3      	strh	r3, [r4, #12]
 8008b74:	f04f 30ff 	mov.w	r0, #4294967295
 8008b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b7c:	4407      	add	r7, r0
 8008b7e:	eba8 0800 	sub.w	r8, r8, r0
 8008b82:	e7e7      	b.n	8008b54 <__sflush_r+0xd4>
 8008b84:	dfbffffe 	.word	0xdfbffffe

08008b88 <_fflush_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	690b      	ldr	r3, [r1, #16]
 8008b8c:	4605      	mov	r5, r0
 8008b8e:	460c      	mov	r4, r1
 8008b90:	b913      	cbnz	r3, 8008b98 <_fflush_r+0x10>
 8008b92:	2500      	movs	r5, #0
 8008b94:	4628      	mov	r0, r5
 8008b96:	bd38      	pop	{r3, r4, r5, pc}
 8008b98:	b118      	cbz	r0, 8008ba2 <_fflush_r+0x1a>
 8008b9a:	6a03      	ldr	r3, [r0, #32]
 8008b9c:	b90b      	cbnz	r3, 8008ba2 <_fflush_r+0x1a>
 8008b9e:	f000 f8bb 	bl	8008d18 <__sinit>
 8008ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0f3      	beq.n	8008b92 <_fflush_r+0xa>
 8008baa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008bac:	07d0      	lsls	r0, r2, #31
 8008bae:	d404      	bmi.n	8008bba <_fflush_r+0x32>
 8008bb0:	0599      	lsls	r1, r3, #22
 8008bb2:	d402      	bmi.n	8008bba <_fflush_r+0x32>
 8008bb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bb6:	f000 fb44 	bl	8009242 <__retarget_lock_acquire_recursive>
 8008bba:	4628      	mov	r0, r5
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	f7ff ff5f 	bl	8008a80 <__sflush_r>
 8008bc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bc4:	07da      	lsls	r2, r3, #31
 8008bc6:	4605      	mov	r5, r0
 8008bc8:	d4e4      	bmi.n	8008b94 <_fflush_r+0xc>
 8008bca:	89a3      	ldrh	r3, [r4, #12]
 8008bcc:	059b      	lsls	r3, r3, #22
 8008bce:	d4e1      	bmi.n	8008b94 <_fflush_r+0xc>
 8008bd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bd2:	f000 fb37 	bl	8009244 <__retarget_lock_release_recursive>
 8008bd6:	e7dd      	b.n	8008b94 <_fflush_r+0xc>

08008bd8 <fflush>:
 8008bd8:	4601      	mov	r1, r0
 8008bda:	b920      	cbnz	r0, 8008be6 <fflush+0xe>
 8008bdc:	4a04      	ldr	r2, [pc, #16]	@ (8008bf0 <fflush+0x18>)
 8008bde:	4905      	ldr	r1, [pc, #20]	@ (8008bf4 <fflush+0x1c>)
 8008be0:	4805      	ldr	r0, [pc, #20]	@ (8008bf8 <fflush+0x20>)
 8008be2:	f000 b8b1 	b.w	8008d48 <_fwalk_sglue>
 8008be6:	4b05      	ldr	r3, [pc, #20]	@ (8008bfc <fflush+0x24>)
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	f7ff bfcd 	b.w	8008b88 <_fflush_r>
 8008bee:	bf00      	nop
 8008bf0:	20000010 	.word	0x20000010
 8008bf4:	08008b89 	.word	0x08008b89
 8008bf8:	20000020 	.word	0x20000020
 8008bfc:	2000001c 	.word	0x2000001c

08008c00 <std>:
 8008c00:	2300      	movs	r3, #0
 8008c02:	b510      	push	{r4, lr}
 8008c04:	4604      	mov	r4, r0
 8008c06:	e9c0 3300 	strd	r3, r3, [r0]
 8008c0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c0e:	6083      	str	r3, [r0, #8]
 8008c10:	8181      	strh	r1, [r0, #12]
 8008c12:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c14:	81c2      	strh	r2, [r0, #14]
 8008c16:	6183      	str	r3, [r0, #24]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	2208      	movs	r2, #8
 8008c1c:	305c      	adds	r0, #92	@ 0x5c
 8008c1e:	f000 fa2d 	bl	800907c <memset>
 8008c22:	4b0d      	ldr	r3, [pc, #52]	@ (8008c58 <std+0x58>)
 8008c24:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c26:	4b0d      	ldr	r3, [pc, #52]	@ (8008c5c <std+0x5c>)
 8008c28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c60 <std+0x60>)
 8008c2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c64 <std+0x64>)
 8008c30:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c32:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <std+0x68>)
 8008c34:	6224      	str	r4, [r4, #32]
 8008c36:	429c      	cmp	r4, r3
 8008c38:	d006      	beq.n	8008c48 <std+0x48>
 8008c3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c3e:	4294      	cmp	r4, r2
 8008c40:	d002      	beq.n	8008c48 <std+0x48>
 8008c42:	33d0      	adds	r3, #208	@ 0xd0
 8008c44:	429c      	cmp	r4, r3
 8008c46:	d105      	bne.n	8008c54 <std+0x54>
 8008c48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c50:	f000 baf6 	b.w	8009240 <__retarget_lock_init_recursive>
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	bf00      	nop
 8008c58:	08008ecd 	.word	0x08008ecd
 8008c5c:	08008eef 	.word	0x08008eef
 8008c60:	08008f27 	.word	0x08008f27
 8008c64:	08008f4b 	.word	0x08008f4b
 8008c68:	20019ba8 	.word	0x20019ba8

08008c6c <stdio_exit_handler>:
 8008c6c:	4a02      	ldr	r2, [pc, #8]	@ (8008c78 <stdio_exit_handler+0xc>)
 8008c6e:	4903      	ldr	r1, [pc, #12]	@ (8008c7c <stdio_exit_handler+0x10>)
 8008c70:	4803      	ldr	r0, [pc, #12]	@ (8008c80 <stdio_exit_handler+0x14>)
 8008c72:	f000 b869 	b.w	8008d48 <_fwalk_sglue>
 8008c76:	bf00      	nop
 8008c78:	20000010 	.word	0x20000010
 8008c7c:	08008b89 	.word	0x08008b89
 8008c80:	20000020 	.word	0x20000020

08008c84 <cleanup_stdio>:
 8008c84:	6841      	ldr	r1, [r0, #4]
 8008c86:	4b0c      	ldr	r3, [pc, #48]	@ (8008cb8 <cleanup_stdio+0x34>)
 8008c88:	4299      	cmp	r1, r3
 8008c8a:	b510      	push	{r4, lr}
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	d001      	beq.n	8008c94 <cleanup_stdio+0x10>
 8008c90:	f7ff ff7a 	bl	8008b88 <_fflush_r>
 8008c94:	68a1      	ldr	r1, [r4, #8]
 8008c96:	4b09      	ldr	r3, [pc, #36]	@ (8008cbc <cleanup_stdio+0x38>)
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	d002      	beq.n	8008ca2 <cleanup_stdio+0x1e>
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f7ff ff73 	bl	8008b88 <_fflush_r>
 8008ca2:	68e1      	ldr	r1, [r4, #12]
 8008ca4:	4b06      	ldr	r3, [pc, #24]	@ (8008cc0 <cleanup_stdio+0x3c>)
 8008ca6:	4299      	cmp	r1, r3
 8008ca8:	d004      	beq.n	8008cb4 <cleanup_stdio+0x30>
 8008caa:	4620      	mov	r0, r4
 8008cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cb0:	f7ff bf6a 	b.w	8008b88 <_fflush_r>
 8008cb4:	bd10      	pop	{r4, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20019ba8 	.word	0x20019ba8
 8008cbc:	20019c10 	.word	0x20019c10
 8008cc0:	20019c78 	.word	0x20019c78

08008cc4 <global_stdio_init.part.0>:
 8008cc4:	b510      	push	{r4, lr}
 8008cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8008cf4 <global_stdio_init.part.0+0x30>)
 8008cc8:	4c0b      	ldr	r4, [pc, #44]	@ (8008cf8 <global_stdio_init.part.0+0x34>)
 8008cca:	4a0c      	ldr	r2, [pc, #48]	@ (8008cfc <global_stdio_init.part.0+0x38>)
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	4620      	mov	r0, r4
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	2104      	movs	r1, #4
 8008cd4:	f7ff ff94 	bl	8008c00 <std>
 8008cd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cdc:	2201      	movs	r2, #1
 8008cde:	2109      	movs	r1, #9
 8008ce0:	f7ff ff8e 	bl	8008c00 <std>
 8008ce4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ce8:	2202      	movs	r2, #2
 8008cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cee:	2112      	movs	r1, #18
 8008cf0:	f7ff bf86 	b.w	8008c00 <std>
 8008cf4:	20019ce0 	.word	0x20019ce0
 8008cf8:	20019ba8 	.word	0x20019ba8
 8008cfc:	08008c6d 	.word	0x08008c6d

08008d00 <__sfp_lock_acquire>:
 8008d00:	4801      	ldr	r0, [pc, #4]	@ (8008d08 <__sfp_lock_acquire+0x8>)
 8008d02:	f000 ba9e 	b.w	8009242 <__retarget_lock_acquire_recursive>
 8008d06:	bf00      	nop
 8008d08:	20019ce9 	.word	0x20019ce9

08008d0c <__sfp_lock_release>:
 8008d0c:	4801      	ldr	r0, [pc, #4]	@ (8008d14 <__sfp_lock_release+0x8>)
 8008d0e:	f000 ba99 	b.w	8009244 <__retarget_lock_release_recursive>
 8008d12:	bf00      	nop
 8008d14:	20019ce9 	.word	0x20019ce9

08008d18 <__sinit>:
 8008d18:	b510      	push	{r4, lr}
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	f7ff fff0 	bl	8008d00 <__sfp_lock_acquire>
 8008d20:	6a23      	ldr	r3, [r4, #32]
 8008d22:	b11b      	cbz	r3, 8008d2c <__sinit+0x14>
 8008d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d28:	f7ff bff0 	b.w	8008d0c <__sfp_lock_release>
 8008d2c:	4b04      	ldr	r3, [pc, #16]	@ (8008d40 <__sinit+0x28>)
 8008d2e:	6223      	str	r3, [r4, #32]
 8008d30:	4b04      	ldr	r3, [pc, #16]	@ (8008d44 <__sinit+0x2c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d1f5      	bne.n	8008d24 <__sinit+0xc>
 8008d38:	f7ff ffc4 	bl	8008cc4 <global_stdio_init.part.0>
 8008d3c:	e7f2      	b.n	8008d24 <__sinit+0xc>
 8008d3e:	bf00      	nop
 8008d40:	08008c85 	.word	0x08008c85
 8008d44:	20019ce0 	.word	0x20019ce0

08008d48 <_fwalk_sglue>:
 8008d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d4c:	4607      	mov	r7, r0
 8008d4e:	4688      	mov	r8, r1
 8008d50:	4614      	mov	r4, r2
 8008d52:	2600      	movs	r6, #0
 8008d54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d58:	f1b9 0901 	subs.w	r9, r9, #1
 8008d5c:	d505      	bpl.n	8008d6a <_fwalk_sglue+0x22>
 8008d5e:	6824      	ldr	r4, [r4, #0]
 8008d60:	2c00      	cmp	r4, #0
 8008d62:	d1f7      	bne.n	8008d54 <_fwalk_sglue+0xc>
 8008d64:	4630      	mov	r0, r6
 8008d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d6a:	89ab      	ldrh	r3, [r5, #12]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d907      	bls.n	8008d80 <_fwalk_sglue+0x38>
 8008d70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d74:	3301      	adds	r3, #1
 8008d76:	d003      	beq.n	8008d80 <_fwalk_sglue+0x38>
 8008d78:	4629      	mov	r1, r5
 8008d7a:	4638      	mov	r0, r7
 8008d7c:	47c0      	blx	r8
 8008d7e:	4306      	orrs	r6, r0
 8008d80:	3568      	adds	r5, #104	@ 0x68
 8008d82:	e7e9      	b.n	8008d58 <_fwalk_sglue+0x10>

08008d84 <iprintf>:
 8008d84:	b40f      	push	{r0, r1, r2, r3}
 8008d86:	b507      	push	{r0, r1, r2, lr}
 8008d88:	4906      	ldr	r1, [pc, #24]	@ (8008da4 <iprintf+0x20>)
 8008d8a:	ab04      	add	r3, sp, #16
 8008d8c:	6808      	ldr	r0, [r1, #0]
 8008d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d92:	6881      	ldr	r1, [r0, #8]
 8008d94:	9301      	str	r3, [sp, #4]
 8008d96:	f000 fcdf 	bl	8009758 <_vfiprintf_r>
 8008d9a:	b003      	add	sp, #12
 8008d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da0:	b004      	add	sp, #16
 8008da2:	4770      	bx	lr
 8008da4:	2000001c 	.word	0x2000001c

08008da8 <_puts_r>:
 8008da8:	6a03      	ldr	r3, [r0, #32]
 8008daa:	b570      	push	{r4, r5, r6, lr}
 8008dac:	6884      	ldr	r4, [r0, #8]
 8008dae:	4605      	mov	r5, r0
 8008db0:	460e      	mov	r6, r1
 8008db2:	b90b      	cbnz	r3, 8008db8 <_puts_r+0x10>
 8008db4:	f7ff ffb0 	bl	8008d18 <__sinit>
 8008db8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dba:	07db      	lsls	r3, r3, #31
 8008dbc:	d405      	bmi.n	8008dca <_puts_r+0x22>
 8008dbe:	89a3      	ldrh	r3, [r4, #12]
 8008dc0:	0598      	lsls	r0, r3, #22
 8008dc2:	d402      	bmi.n	8008dca <_puts_r+0x22>
 8008dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dc6:	f000 fa3c 	bl	8009242 <__retarget_lock_acquire_recursive>
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	0719      	lsls	r1, r3, #28
 8008dce:	d502      	bpl.n	8008dd6 <_puts_r+0x2e>
 8008dd0:	6923      	ldr	r3, [r4, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d135      	bne.n	8008e42 <_puts_r+0x9a>
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	4628      	mov	r0, r5
 8008dda:	f000 f8f9 	bl	8008fd0 <__swsetup_r>
 8008dde:	b380      	cbz	r0, 8008e42 <_puts_r+0x9a>
 8008de0:	f04f 35ff 	mov.w	r5, #4294967295
 8008de4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008de6:	07da      	lsls	r2, r3, #31
 8008de8:	d405      	bmi.n	8008df6 <_puts_r+0x4e>
 8008dea:	89a3      	ldrh	r3, [r4, #12]
 8008dec:	059b      	lsls	r3, r3, #22
 8008dee:	d402      	bmi.n	8008df6 <_puts_r+0x4e>
 8008df0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008df2:	f000 fa27 	bl	8009244 <__retarget_lock_release_recursive>
 8008df6:	4628      	mov	r0, r5
 8008df8:	bd70      	pop	{r4, r5, r6, pc}
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	da04      	bge.n	8008e08 <_puts_r+0x60>
 8008dfe:	69a2      	ldr	r2, [r4, #24]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	dc17      	bgt.n	8008e34 <_puts_r+0x8c>
 8008e04:	290a      	cmp	r1, #10
 8008e06:	d015      	beq.n	8008e34 <_puts_r+0x8c>
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	6022      	str	r2, [r4, #0]
 8008e0e:	7019      	strb	r1, [r3, #0]
 8008e10:	68a3      	ldr	r3, [r4, #8]
 8008e12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e16:	3b01      	subs	r3, #1
 8008e18:	60a3      	str	r3, [r4, #8]
 8008e1a:	2900      	cmp	r1, #0
 8008e1c:	d1ed      	bne.n	8008dfa <_puts_r+0x52>
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	da11      	bge.n	8008e46 <_puts_r+0x9e>
 8008e22:	4622      	mov	r2, r4
 8008e24:	210a      	movs	r1, #10
 8008e26:	4628      	mov	r0, r5
 8008e28:	f000 f893 	bl	8008f52 <__swbuf_r>
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d0d7      	beq.n	8008de0 <_puts_r+0x38>
 8008e30:	250a      	movs	r5, #10
 8008e32:	e7d7      	b.n	8008de4 <_puts_r+0x3c>
 8008e34:	4622      	mov	r2, r4
 8008e36:	4628      	mov	r0, r5
 8008e38:	f000 f88b 	bl	8008f52 <__swbuf_r>
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	d1e7      	bne.n	8008e10 <_puts_r+0x68>
 8008e40:	e7ce      	b.n	8008de0 <_puts_r+0x38>
 8008e42:	3e01      	subs	r6, #1
 8008e44:	e7e4      	b.n	8008e10 <_puts_r+0x68>
 8008e46:	6823      	ldr	r3, [r4, #0]
 8008e48:	1c5a      	adds	r2, r3, #1
 8008e4a:	6022      	str	r2, [r4, #0]
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	701a      	strb	r2, [r3, #0]
 8008e50:	e7ee      	b.n	8008e30 <_puts_r+0x88>
	...

08008e54 <puts>:
 8008e54:	4b02      	ldr	r3, [pc, #8]	@ (8008e60 <puts+0xc>)
 8008e56:	4601      	mov	r1, r0
 8008e58:	6818      	ldr	r0, [r3, #0]
 8008e5a:	f7ff bfa5 	b.w	8008da8 <_puts_r>
 8008e5e:	bf00      	nop
 8008e60:	2000001c 	.word	0x2000001c

08008e64 <sniprintf>:
 8008e64:	b40c      	push	{r2, r3}
 8008e66:	b530      	push	{r4, r5, lr}
 8008e68:	4b17      	ldr	r3, [pc, #92]	@ (8008ec8 <sniprintf+0x64>)
 8008e6a:	1e0c      	subs	r4, r1, #0
 8008e6c:	681d      	ldr	r5, [r3, #0]
 8008e6e:	b09d      	sub	sp, #116	@ 0x74
 8008e70:	da08      	bge.n	8008e84 <sniprintf+0x20>
 8008e72:	238b      	movs	r3, #139	@ 0x8b
 8008e74:	602b      	str	r3, [r5, #0]
 8008e76:	f04f 30ff 	mov.w	r0, #4294967295
 8008e7a:	b01d      	add	sp, #116	@ 0x74
 8008e7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e80:	b002      	add	sp, #8
 8008e82:	4770      	bx	lr
 8008e84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008e88:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e8c:	bf14      	ite	ne
 8008e8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e92:	4623      	moveq	r3, r4
 8008e94:	9304      	str	r3, [sp, #16]
 8008e96:	9307      	str	r3, [sp, #28]
 8008e98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008e9c:	9002      	str	r0, [sp, #8]
 8008e9e:	9006      	str	r0, [sp, #24]
 8008ea0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ea4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008ea6:	ab21      	add	r3, sp, #132	@ 0x84
 8008ea8:	a902      	add	r1, sp, #8
 8008eaa:	4628      	mov	r0, r5
 8008eac:	9301      	str	r3, [sp, #4]
 8008eae:	f000 fb2d 	bl	800950c <_svfiprintf_r>
 8008eb2:	1c43      	adds	r3, r0, #1
 8008eb4:	bfbc      	itt	lt
 8008eb6:	238b      	movlt	r3, #139	@ 0x8b
 8008eb8:	602b      	strlt	r3, [r5, #0]
 8008eba:	2c00      	cmp	r4, #0
 8008ebc:	d0dd      	beq.n	8008e7a <sniprintf+0x16>
 8008ebe:	9b02      	ldr	r3, [sp, #8]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	701a      	strb	r2, [r3, #0]
 8008ec4:	e7d9      	b.n	8008e7a <sniprintf+0x16>
 8008ec6:	bf00      	nop
 8008ec8:	2000001c 	.word	0x2000001c

08008ecc <__sread>:
 8008ecc:	b510      	push	{r4, lr}
 8008ece:	460c      	mov	r4, r1
 8008ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed4:	f000 f966 	bl	80091a4 <_read_r>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	bfab      	itete	ge
 8008edc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ede:	89a3      	ldrhlt	r3, [r4, #12]
 8008ee0:	181b      	addge	r3, r3, r0
 8008ee2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ee6:	bfac      	ite	ge
 8008ee8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008eea:	81a3      	strhlt	r3, [r4, #12]
 8008eec:	bd10      	pop	{r4, pc}

08008eee <__swrite>:
 8008eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef2:	461f      	mov	r7, r3
 8008ef4:	898b      	ldrh	r3, [r1, #12]
 8008ef6:	05db      	lsls	r3, r3, #23
 8008ef8:	4605      	mov	r5, r0
 8008efa:	460c      	mov	r4, r1
 8008efc:	4616      	mov	r6, r2
 8008efe:	d505      	bpl.n	8008f0c <__swrite+0x1e>
 8008f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f04:	2302      	movs	r3, #2
 8008f06:	2200      	movs	r2, #0
 8008f08:	f000 f93a 	bl	8009180 <_lseek_r>
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	4632      	mov	r2, r6
 8008f1a:	463b      	mov	r3, r7
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f22:	f000 b951 	b.w	80091c8 <_write_r>

08008f26 <__sseek>:
 8008f26:	b510      	push	{r4, lr}
 8008f28:	460c      	mov	r4, r1
 8008f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f2e:	f000 f927 	bl	8009180 <_lseek_r>
 8008f32:	1c43      	adds	r3, r0, #1
 8008f34:	89a3      	ldrh	r3, [r4, #12]
 8008f36:	bf15      	itete	ne
 8008f38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f42:	81a3      	strheq	r3, [r4, #12]
 8008f44:	bf18      	it	ne
 8008f46:	81a3      	strhne	r3, [r4, #12]
 8008f48:	bd10      	pop	{r4, pc}

08008f4a <__sclose>:
 8008f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f4e:	f000 b8b1 	b.w	80090b4 <_close_r>

08008f52 <__swbuf_r>:
 8008f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f54:	460e      	mov	r6, r1
 8008f56:	4614      	mov	r4, r2
 8008f58:	4605      	mov	r5, r0
 8008f5a:	b118      	cbz	r0, 8008f64 <__swbuf_r+0x12>
 8008f5c:	6a03      	ldr	r3, [r0, #32]
 8008f5e:	b90b      	cbnz	r3, 8008f64 <__swbuf_r+0x12>
 8008f60:	f7ff feda 	bl	8008d18 <__sinit>
 8008f64:	69a3      	ldr	r3, [r4, #24]
 8008f66:	60a3      	str	r3, [r4, #8]
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	071a      	lsls	r2, r3, #28
 8008f6c:	d501      	bpl.n	8008f72 <__swbuf_r+0x20>
 8008f6e:	6923      	ldr	r3, [r4, #16]
 8008f70:	b943      	cbnz	r3, 8008f84 <__swbuf_r+0x32>
 8008f72:	4621      	mov	r1, r4
 8008f74:	4628      	mov	r0, r5
 8008f76:	f000 f82b 	bl	8008fd0 <__swsetup_r>
 8008f7a:	b118      	cbz	r0, 8008f84 <__swbuf_r+0x32>
 8008f7c:	f04f 37ff 	mov.w	r7, #4294967295
 8008f80:	4638      	mov	r0, r7
 8008f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	6922      	ldr	r2, [r4, #16]
 8008f88:	1a98      	subs	r0, r3, r2
 8008f8a:	6963      	ldr	r3, [r4, #20]
 8008f8c:	b2f6      	uxtb	r6, r6
 8008f8e:	4283      	cmp	r3, r0
 8008f90:	4637      	mov	r7, r6
 8008f92:	dc05      	bgt.n	8008fa0 <__swbuf_r+0x4e>
 8008f94:	4621      	mov	r1, r4
 8008f96:	4628      	mov	r0, r5
 8008f98:	f7ff fdf6 	bl	8008b88 <_fflush_r>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d1ed      	bne.n	8008f7c <__swbuf_r+0x2a>
 8008fa0:	68a3      	ldr	r3, [r4, #8]
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	60a3      	str	r3, [r4, #8]
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	1c5a      	adds	r2, r3, #1
 8008faa:	6022      	str	r2, [r4, #0]
 8008fac:	701e      	strb	r6, [r3, #0]
 8008fae:	6962      	ldr	r2, [r4, #20]
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d004      	beq.n	8008fc0 <__swbuf_r+0x6e>
 8008fb6:	89a3      	ldrh	r3, [r4, #12]
 8008fb8:	07db      	lsls	r3, r3, #31
 8008fba:	d5e1      	bpl.n	8008f80 <__swbuf_r+0x2e>
 8008fbc:	2e0a      	cmp	r6, #10
 8008fbe:	d1df      	bne.n	8008f80 <__swbuf_r+0x2e>
 8008fc0:	4621      	mov	r1, r4
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	f7ff fde0 	bl	8008b88 <_fflush_r>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d0d9      	beq.n	8008f80 <__swbuf_r+0x2e>
 8008fcc:	e7d6      	b.n	8008f7c <__swbuf_r+0x2a>
	...

08008fd0 <__swsetup_r>:
 8008fd0:	b538      	push	{r3, r4, r5, lr}
 8008fd2:	4b29      	ldr	r3, [pc, #164]	@ (8009078 <__swsetup_r+0xa8>)
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	6818      	ldr	r0, [r3, #0]
 8008fd8:	460c      	mov	r4, r1
 8008fda:	b118      	cbz	r0, 8008fe4 <__swsetup_r+0x14>
 8008fdc:	6a03      	ldr	r3, [r0, #32]
 8008fde:	b90b      	cbnz	r3, 8008fe4 <__swsetup_r+0x14>
 8008fe0:	f7ff fe9a 	bl	8008d18 <__sinit>
 8008fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe8:	0719      	lsls	r1, r3, #28
 8008fea:	d422      	bmi.n	8009032 <__swsetup_r+0x62>
 8008fec:	06da      	lsls	r2, r3, #27
 8008fee:	d407      	bmi.n	8009000 <__swsetup_r+0x30>
 8008ff0:	2209      	movs	r2, #9
 8008ff2:	602a      	str	r2, [r5, #0]
 8008ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ff8:	81a3      	strh	r3, [r4, #12]
 8008ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8008ffe:	e033      	b.n	8009068 <__swsetup_r+0x98>
 8009000:	0758      	lsls	r0, r3, #29
 8009002:	d512      	bpl.n	800902a <__swsetup_r+0x5a>
 8009004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009006:	b141      	cbz	r1, 800901a <__swsetup_r+0x4a>
 8009008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800900c:	4299      	cmp	r1, r3
 800900e:	d002      	beq.n	8009016 <__swsetup_r+0x46>
 8009010:	4628      	mov	r0, r5
 8009012:	f000 f927 	bl	8009264 <_free_r>
 8009016:	2300      	movs	r3, #0
 8009018:	6363      	str	r3, [r4, #52]	@ 0x34
 800901a:	89a3      	ldrh	r3, [r4, #12]
 800901c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009020:	81a3      	strh	r3, [r4, #12]
 8009022:	2300      	movs	r3, #0
 8009024:	6063      	str	r3, [r4, #4]
 8009026:	6923      	ldr	r3, [r4, #16]
 8009028:	6023      	str	r3, [r4, #0]
 800902a:	89a3      	ldrh	r3, [r4, #12]
 800902c:	f043 0308 	orr.w	r3, r3, #8
 8009030:	81a3      	strh	r3, [r4, #12]
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	b94b      	cbnz	r3, 800904a <__swsetup_r+0x7a>
 8009036:	89a3      	ldrh	r3, [r4, #12]
 8009038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800903c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009040:	d003      	beq.n	800904a <__swsetup_r+0x7a>
 8009042:	4621      	mov	r1, r4
 8009044:	4628      	mov	r0, r5
 8009046:	f000 fe53 	bl	8009cf0 <__smakebuf_r>
 800904a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800904e:	f013 0201 	ands.w	r2, r3, #1
 8009052:	d00a      	beq.n	800906a <__swsetup_r+0x9a>
 8009054:	2200      	movs	r2, #0
 8009056:	60a2      	str	r2, [r4, #8]
 8009058:	6962      	ldr	r2, [r4, #20]
 800905a:	4252      	negs	r2, r2
 800905c:	61a2      	str	r2, [r4, #24]
 800905e:	6922      	ldr	r2, [r4, #16]
 8009060:	b942      	cbnz	r2, 8009074 <__swsetup_r+0xa4>
 8009062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009066:	d1c5      	bne.n	8008ff4 <__swsetup_r+0x24>
 8009068:	bd38      	pop	{r3, r4, r5, pc}
 800906a:	0799      	lsls	r1, r3, #30
 800906c:	bf58      	it	pl
 800906e:	6962      	ldrpl	r2, [r4, #20]
 8009070:	60a2      	str	r2, [r4, #8]
 8009072:	e7f4      	b.n	800905e <__swsetup_r+0x8e>
 8009074:	2000      	movs	r0, #0
 8009076:	e7f7      	b.n	8009068 <__swsetup_r+0x98>
 8009078:	2000001c 	.word	0x2000001c

0800907c <memset>:
 800907c:	4402      	add	r2, r0
 800907e:	4603      	mov	r3, r0
 8009080:	4293      	cmp	r3, r2
 8009082:	d100      	bne.n	8009086 <memset+0xa>
 8009084:	4770      	bx	lr
 8009086:	f803 1b01 	strb.w	r1, [r3], #1
 800908a:	e7f9      	b.n	8009080 <memset+0x4>

0800908c <strncpy>:
 800908c:	b510      	push	{r4, lr}
 800908e:	3901      	subs	r1, #1
 8009090:	4603      	mov	r3, r0
 8009092:	b132      	cbz	r2, 80090a2 <strncpy+0x16>
 8009094:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009098:	f803 4b01 	strb.w	r4, [r3], #1
 800909c:	3a01      	subs	r2, #1
 800909e:	2c00      	cmp	r4, #0
 80090a0:	d1f7      	bne.n	8009092 <strncpy+0x6>
 80090a2:	441a      	add	r2, r3
 80090a4:	2100      	movs	r1, #0
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d100      	bne.n	80090ac <strncpy+0x20>
 80090aa:	bd10      	pop	{r4, pc}
 80090ac:	f803 1b01 	strb.w	r1, [r3], #1
 80090b0:	e7f9      	b.n	80090a6 <strncpy+0x1a>
	...

080090b4 <_close_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4d06      	ldr	r5, [pc, #24]	@ (80090d0 <_close_r+0x1c>)
 80090b8:	2300      	movs	r3, #0
 80090ba:	4604      	mov	r4, r0
 80090bc:	4608      	mov	r0, r1
 80090be:	602b      	str	r3, [r5, #0]
 80090c0:	f7f8 ffc9 	bl	8002056 <_close>
 80090c4:	1c43      	adds	r3, r0, #1
 80090c6:	d102      	bne.n	80090ce <_close_r+0x1a>
 80090c8:	682b      	ldr	r3, [r5, #0]
 80090ca:	b103      	cbz	r3, 80090ce <_close_r+0x1a>
 80090cc:	6023      	str	r3, [r4, #0]
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
 80090d0:	20019ce4 	.word	0x20019ce4

080090d4 <_reclaim_reent>:
 80090d4:	4b29      	ldr	r3, [pc, #164]	@ (800917c <_reclaim_reent+0xa8>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4283      	cmp	r3, r0
 80090da:	b570      	push	{r4, r5, r6, lr}
 80090dc:	4604      	mov	r4, r0
 80090de:	d04b      	beq.n	8009178 <_reclaim_reent+0xa4>
 80090e0:	69c3      	ldr	r3, [r0, #28]
 80090e2:	b1ab      	cbz	r3, 8009110 <_reclaim_reent+0x3c>
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	b16b      	cbz	r3, 8009104 <_reclaim_reent+0x30>
 80090e8:	2500      	movs	r5, #0
 80090ea:	69e3      	ldr	r3, [r4, #28]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	5959      	ldr	r1, [r3, r5]
 80090f0:	2900      	cmp	r1, #0
 80090f2:	d13b      	bne.n	800916c <_reclaim_reent+0x98>
 80090f4:	3504      	adds	r5, #4
 80090f6:	2d80      	cmp	r5, #128	@ 0x80
 80090f8:	d1f7      	bne.n	80090ea <_reclaim_reent+0x16>
 80090fa:	69e3      	ldr	r3, [r4, #28]
 80090fc:	4620      	mov	r0, r4
 80090fe:	68d9      	ldr	r1, [r3, #12]
 8009100:	f000 f8b0 	bl	8009264 <_free_r>
 8009104:	69e3      	ldr	r3, [r4, #28]
 8009106:	6819      	ldr	r1, [r3, #0]
 8009108:	b111      	cbz	r1, 8009110 <_reclaim_reent+0x3c>
 800910a:	4620      	mov	r0, r4
 800910c:	f000 f8aa 	bl	8009264 <_free_r>
 8009110:	6961      	ldr	r1, [r4, #20]
 8009112:	b111      	cbz	r1, 800911a <_reclaim_reent+0x46>
 8009114:	4620      	mov	r0, r4
 8009116:	f000 f8a5 	bl	8009264 <_free_r>
 800911a:	69e1      	ldr	r1, [r4, #28]
 800911c:	b111      	cbz	r1, 8009124 <_reclaim_reent+0x50>
 800911e:	4620      	mov	r0, r4
 8009120:	f000 f8a0 	bl	8009264 <_free_r>
 8009124:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009126:	b111      	cbz	r1, 800912e <_reclaim_reent+0x5a>
 8009128:	4620      	mov	r0, r4
 800912a:	f000 f89b 	bl	8009264 <_free_r>
 800912e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009130:	b111      	cbz	r1, 8009138 <_reclaim_reent+0x64>
 8009132:	4620      	mov	r0, r4
 8009134:	f000 f896 	bl	8009264 <_free_r>
 8009138:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800913a:	b111      	cbz	r1, 8009142 <_reclaim_reent+0x6e>
 800913c:	4620      	mov	r0, r4
 800913e:	f000 f891 	bl	8009264 <_free_r>
 8009142:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009144:	b111      	cbz	r1, 800914c <_reclaim_reent+0x78>
 8009146:	4620      	mov	r0, r4
 8009148:	f000 f88c 	bl	8009264 <_free_r>
 800914c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800914e:	b111      	cbz	r1, 8009156 <_reclaim_reent+0x82>
 8009150:	4620      	mov	r0, r4
 8009152:	f000 f887 	bl	8009264 <_free_r>
 8009156:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009158:	b111      	cbz	r1, 8009160 <_reclaim_reent+0x8c>
 800915a:	4620      	mov	r0, r4
 800915c:	f000 f882 	bl	8009264 <_free_r>
 8009160:	6a23      	ldr	r3, [r4, #32]
 8009162:	b14b      	cbz	r3, 8009178 <_reclaim_reent+0xa4>
 8009164:	4620      	mov	r0, r4
 8009166:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800916a:	4718      	bx	r3
 800916c:	680e      	ldr	r6, [r1, #0]
 800916e:	4620      	mov	r0, r4
 8009170:	f000 f878 	bl	8009264 <_free_r>
 8009174:	4631      	mov	r1, r6
 8009176:	e7bb      	b.n	80090f0 <_reclaim_reent+0x1c>
 8009178:	bd70      	pop	{r4, r5, r6, pc}
 800917a:	bf00      	nop
 800917c:	2000001c 	.word	0x2000001c

08009180 <_lseek_r>:
 8009180:	b538      	push	{r3, r4, r5, lr}
 8009182:	4d07      	ldr	r5, [pc, #28]	@ (80091a0 <_lseek_r+0x20>)
 8009184:	4604      	mov	r4, r0
 8009186:	4608      	mov	r0, r1
 8009188:	4611      	mov	r1, r2
 800918a:	2200      	movs	r2, #0
 800918c:	602a      	str	r2, [r5, #0]
 800918e:	461a      	mov	r2, r3
 8009190:	f7f8 ff88 	bl	80020a4 <_lseek>
 8009194:	1c43      	adds	r3, r0, #1
 8009196:	d102      	bne.n	800919e <_lseek_r+0x1e>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b103      	cbz	r3, 800919e <_lseek_r+0x1e>
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	20019ce4 	.word	0x20019ce4

080091a4 <_read_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4d07      	ldr	r5, [pc, #28]	@ (80091c4 <_read_r+0x20>)
 80091a8:	4604      	mov	r4, r0
 80091aa:	4608      	mov	r0, r1
 80091ac:	4611      	mov	r1, r2
 80091ae:	2200      	movs	r2, #0
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f8 ff16 	bl	8001fe4 <_read>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_read_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_read_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	20019ce4 	.word	0x20019ce4

080091c8 <_write_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4d07      	ldr	r5, [pc, #28]	@ (80091e8 <_write_r+0x20>)
 80091cc:	4604      	mov	r4, r0
 80091ce:	4608      	mov	r0, r1
 80091d0:	4611      	mov	r1, r2
 80091d2:	2200      	movs	r2, #0
 80091d4:	602a      	str	r2, [r5, #0]
 80091d6:	461a      	mov	r2, r3
 80091d8:	f7f8 ff21 	bl	800201e <_write>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_write_r+0x1e>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_write_r+0x1e>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	20019ce4 	.word	0x20019ce4

080091ec <__errno>:
 80091ec:	4b01      	ldr	r3, [pc, #4]	@ (80091f4 <__errno+0x8>)
 80091ee:	6818      	ldr	r0, [r3, #0]
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	2000001c 	.word	0x2000001c

080091f8 <__libc_init_array>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	4d0d      	ldr	r5, [pc, #52]	@ (8009230 <__libc_init_array+0x38>)
 80091fc:	4c0d      	ldr	r4, [pc, #52]	@ (8009234 <__libc_init_array+0x3c>)
 80091fe:	1b64      	subs	r4, r4, r5
 8009200:	10a4      	asrs	r4, r4, #2
 8009202:	2600      	movs	r6, #0
 8009204:	42a6      	cmp	r6, r4
 8009206:	d109      	bne.n	800921c <__libc_init_array+0x24>
 8009208:	4d0b      	ldr	r5, [pc, #44]	@ (8009238 <__libc_init_array+0x40>)
 800920a:	4c0c      	ldr	r4, [pc, #48]	@ (800923c <__libc_init_array+0x44>)
 800920c:	f000 fe2e 	bl	8009e6c <_init>
 8009210:	1b64      	subs	r4, r4, r5
 8009212:	10a4      	asrs	r4, r4, #2
 8009214:	2600      	movs	r6, #0
 8009216:	42a6      	cmp	r6, r4
 8009218:	d105      	bne.n	8009226 <__libc_init_array+0x2e>
 800921a:	bd70      	pop	{r4, r5, r6, pc}
 800921c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009220:	4798      	blx	r3
 8009222:	3601      	adds	r6, #1
 8009224:	e7ee      	b.n	8009204 <__libc_init_array+0xc>
 8009226:	f855 3b04 	ldr.w	r3, [r5], #4
 800922a:	4798      	blx	r3
 800922c:	3601      	adds	r6, #1
 800922e:	e7f2      	b.n	8009216 <__libc_init_array+0x1e>
 8009230:	0800ad1c 	.word	0x0800ad1c
 8009234:	0800ad1c 	.word	0x0800ad1c
 8009238:	0800ad1c 	.word	0x0800ad1c
 800923c:	0800ad20 	.word	0x0800ad20

08009240 <__retarget_lock_init_recursive>:
 8009240:	4770      	bx	lr

08009242 <__retarget_lock_acquire_recursive>:
 8009242:	4770      	bx	lr

08009244 <__retarget_lock_release_recursive>:
 8009244:	4770      	bx	lr

08009246 <memcpy>:
 8009246:	440a      	add	r2, r1
 8009248:	4291      	cmp	r1, r2
 800924a:	f100 33ff 	add.w	r3, r0, #4294967295
 800924e:	d100      	bne.n	8009252 <memcpy+0xc>
 8009250:	4770      	bx	lr
 8009252:	b510      	push	{r4, lr}
 8009254:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009258:	f803 4f01 	strb.w	r4, [r3, #1]!
 800925c:	4291      	cmp	r1, r2
 800925e:	d1f9      	bne.n	8009254 <memcpy+0xe>
 8009260:	bd10      	pop	{r4, pc}
	...

08009264 <_free_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	4605      	mov	r5, r0
 8009268:	2900      	cmp	r1, #0
 800926a:	d041      	beq.n	80092f0 <_free_r+0x8c>
 800926c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009270:	1f0c      	subs	r4, r1, #4
 8009272:	2b00      	cmp	r3, #0
 8009274:	bfb8      	it	lt
 8009276:	18e4      	addlt	r4, r4, r3
 8009278:	f000 f8e0 	bl	800943c <__malloc_lock>
 800927c:	4a1d      	ldr	r2, [pc, #116]	@ (80092f4 <_free_r+0x90>)
 800927e:	6813      	ldr	r3, [r2, #0]
 8009280:	b933      	cbnz	r3, 8009290 <_free_r+0x2c>
 8009282:	6063      	str	r3, [r4, #4]
 8009284:	6014      	str	r4, [r2, #0]
 8009286:	4628      	mov	r0, r5
 8009288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800928c:	f000 b8dc 	b.w	8009448 <__malloc_unlock>
 8009290:	42a3      	cmp	r3, r4
 8009292:	d908      	bls.n	80092a6 <_free_r+0x42>
 8009294:	6820      	ldr	r0, [r4, #0]
 8009296:	1821      	adds	r1, r4, r0
 8009298:	428b      	cmp	r3, r1
 800929a:	bf01      	itttt	eq
 800929c:	6819      	ldreq	r1, [r3, #0]
 800929e:	685b      	ldreq	r3, [r3, #4]
 80092a0:	1809      	addeq	r1, r1, r0
 80092a2:	6021      	streq	r1, [r4, #0]
 80092a4:	e7ed      	b.n	8009282 <_free_r+0x1e>
 80092a6:	461a      	mov	r2, r3
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	b10b      	cbz	r3, 80092b0 <_free_r+0x4c>
 80092ac:	42a3      	cmp	r3, r4
 80092ae:	d9fa      	bls.n	80092a6 <_free_r+0x42>
 80092b0:	6811      	ldr	r1, [r2, #0]
 80092b2:	1850      	adds	r0, r2, r1
 80092b4:	42a0      	cmp	r0, r4
 80092b6:	d10b      	bne.n	80092d0 <_free_r+0x6c>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	4401      	add	r1, r0
 80092bc:	1850      	adds	r0, r2, r1
 80092be:	4283      	cmp	r3, r0
 80092c0:	6011      	str	r1, [r2, #0]
 80092c2:	d1e0      	bne.n	8009286 <_free_r+0x22>
 80092c4:	6818      	ldr	r0, [r3, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	6053      	str	r3, [r2, #4]
 80092ca:	4408      	add	r0, r1
 80092cc:	6010      	str	r0, [r2, #0]
 80092ce:	e7da      	b.n	8009286 <_free_r+0x22>
 80092d0:	d902      	bls.n	80092d8 <_free_r+0x74>
 80092d2:	230c      	movs	r3, #12
 80092d4:	602b      	str	r3, [r5, #0]
 80092d6:	e7d6      	b.n	8009286 <_free_r+0x22>
 80092d8:	6820      	ldr	r0, [r4, #0]
 80092da:	1821      	adds	r1, r4, r0
 80092dc:	428b      	cmp	r3, r1
 80092de:	bf04      	itt	eq
 80092e0:	6819      	ldreq	r1, [r3, #0]
 80092e2:	685b      	ldreq	r3, [r3, #4]
 80092e4:	6063      	str	r3, [r4, #4]
 80092e6:	bf04      	itt	eq
 80092e8:	1809      	addeq	r1, r1, r0
 80092ea:	6021      	streq	r1, [r4, #0]
 80092ec:	6054      	str	r4, [r2, #4]
 80092ee:	e7ca      	b.n	8009286 <_free_r+0x22>
 80092f0:	bd38      	pop	{r3, r4, r5, pc}
 80092f2:	bf00      	nop
 80092f4:	20019cf0 	.word	0x20019cf0

080092f8 <sbrk_aligned>:
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	4e0f      	ldr	r6, [pc, #60]	@ (8009338 <sbrk_aligned+0x40>)
 80092fc:	460c      	mov	r4, r1
 80092fe:	6831      	ldr	r1, [r6, #0]
 8009300:	4605      	mov	r5, r0
 8009302:	b911      	cbnz	r1, 800930a <sbrk_aligned+0x12>
 8009304:	f000 fd6c 	bl	8009de0 <_sbrk_r>
 8009308:	6030      	str	r0, [r6, #0]
 800930a:	4621      	mov	r1, r4
 800930c:	4628      	mov	r0, r5
 800930e:	f000 fd67 	bl	8009de0 <_sbrk_r>
 8009312:	1c43      	adds	r3, r0, #1
 8009314:	d103      	bne.n	800931e <sbrk_aligned+0x26>
 8009316:	f04f 34ff 	mov.w	r4, #4294967295
 800931a:	4620      	mov	r0, r4
 800931c:	bd70      	pop	{r4, r5, r6, pc}
 800931e:	1cc4      	adds	r4, r0, #3
 8009320:	f024 0403 	bic.w	r4, r4, #3
 8009324:	42a0      	cmp	r0, r4
 8009326:	d0f8      	beq.n	800931a <sbrk_aligned+0x22>
 8009328:	1a21      	subs	r1, r4, r0
 800932a:	4628      	mov	r0, r5
 800932c:	f000 fd58 	bl	8009de0 <_sbrk_r>
 8009330:	3001      	adds	r0, #1
 8009332:	d1f2      	bne.n	800931a <sbrk_aligned+0x22>
 8009334:	e7ef      	b.n	8009316 <sbrk_aligned+0x1e>
 8009336:	bf00      	nop
 8009338:	20019cec 	.word	0x20019cec

0800933c <_malloc_r>:
 800933c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009340:	1ccd      	adds	r5, r1, #3
 8009342:	f025 0503 	bic.w	r5, r5, #3
 8009346:	3508      	adds	r5, #8
 8009348:	2d0c      	cmp	r5, #12
 800934a:	bf38      	it	cc
 800934c:	250c      	movcc	r5, #12
 800934e:	2d00      	cmp	r5, #0
 8009350:	4606      	mov	r6, r0
 8009352:	db01      	blt.n	8009358 <_malloc_r+0x1c>
 8009354:	42a9      	cmp	r1, r5
 8009356:	d904      	bls.n	8009362 <_malloc_r+0x26>
 8009358:	230c      	movs	r3, #12
 800935a:	6033      	str	r3, [r6, #0]
 800935c:	2000      	movs	r0, #0
 800935e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009362:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009438 <_malloc_r+0xfc>
 8009366:	f000 f869 	bl	800943c <__malloc_lock>
 800936a:	f8d8 3000 	ldr.w	r3, [r8]
 800936e:	461c      	mov	r4, r3
 8009370:	bb44      	cbnz	r4, 80093c4 <_malloc_r+0x88>
 8009372:	4629      	mov	r1, r5
 8009374:	4630      	mov	r0, r6
 8009376:	f7ff ffbf 	bl	80092f8 <sbrk_aligned>
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	4604      	mov	r4, r0
 800937e:	d158      	bne.n	8009432 <_malloc_r+0xf6>
 8009380:	f8d8 4000 	ldr.w	r4, [r8]
 8009384:	4627      	mov	r7, r4
 8009386:	2f00      	cmp	r7, #0
 8009388:	d143      	bne.n	8009412 <_malloc_r+0xd6>
 800938a:	2c00      	cmp	r4, #0
 800938c:	d04b      	beq.n	8009426 <_malloc_r+0xea>
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	4639      	mov	r1, r7
 8009392:	4630      	mov	r0, r6
 8009394:	eb04 0903 	add.w	r9, r4, r3
 8009398:	f000 fd22 	bl	8009de0 <_sbrk_r>
 800939c:	4581      	cmp	r9, r0
 800939e:	d142      	bne.n	8009426 <_malloc_r+0xea>
 80093a0:	6821      	ldr	r1, [r4, #0]
 80093a2:	1a6d      	subs	r5, r5, r1
 80093a4:	4629      	mov	r1, r5
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff ffa6 	bl	80092f8 <sbrk_aligned>
 80093ac:	3001      	adds	r0, #1
 80093ae:	d03a      	beq.n	8009426 <_malloc_r+0xea>
 80093b0:	6823      	ldr	r3, [r4, #0]
 80093b2:	442b      	add	r3, r5
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	f8d8 3000 	ldr.w	r3, [r8]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	bb62      	cbnz	r2, 8009418 <_malloc_r+0xdc>
 80093be:	f8c8 7000 	str.w	r7, [r8]
 80093c2:	e00f      	b.n	80093e4 <_malloc_r+0xa8>
 80093c4:	6822      	ldr	r2, [r4, #0]
 80093c6:	1b52      	subs	r2, r2, r5
 80093c8:	d420      	bmi.n	800940c <_malloc_r+0xd0>
 80093ca:	2a0b      	cmp	r2, #11
 80093cc:	d917      	bls.n	80093fe <_malloc_r+0xc2>
 80093ce:	1961      	adds	r1, r4, r5
 80093d0:	42a3      	cmp	r3, r4
 80093d2:	6025      	str	r5, [r4, #0]
 80093d4:	bf18      	it	ne
 80093d6:	6059      	strne	r1, [r3, #4]
 80093d8:	6863      	ldr	r3, [r4, #4]
 80093da:	bf08      	it	eq
 80093dc:	f8c8 1000 	streq.w	r1, [r8]
 80093e0:	5162      	str	r2, [r4, r5]
 80093e2:	604b      	str	r3, [r1, #4]
 80093e4:	4630      	mov	r0, r6
 80093e6:	f000 f82f 	bl	8009448 <__malloc_unlock>
 80093ea:	f104 000b 	add.w	r0, r4, #11
 80093ee:	1d23      	adds	r3, r4, #4
 80093f0:	f020 0007 	bic.w	r0, r0, #7
 80093f4:	1ac2      	subs	r2, r0, r3
 80093f6:	bf1c      	itt	ne
 80093f8:	1a1b      	subne	r3, r3, r0
 80093fa:	50a3      	strne	r3, [r4, r2]
 80093fc:	e7af      	b.n	800935e <_malloc_r+0x22>
 80093fe:	6862      	ldr	r2, [r4, #4]
 8009400:	42a3      	cmp	r3, r4
 8009402:	bf0c      	ite	eq
 8009404:	f8c8 2000 	streq.w	r2, [r8]
 8009408:	605a      	strne	r2, [r3, #4]
 800940a:	e7eb      	b.n	80093e4 <_malloc_r+0xa8>
 800940c:	4623      	mov	r3, r4
 800940e:	6864      	ldr	r4, [r4, #4]
 8009410:	e7ae      	b.n	8009370 <_malloc_r+0x34>
 8009412:	463c      	mov	r4, r7
 8009414:	687f      	ldr	r7, [r7, #4]
 8009416:	e7b6      	b.n	8009386 <_malloc_r+0x4a>
 8009418:	461a      	mov	r2, r3
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	42a3      	cmp	r3, r4
 800941e:	d1fb      	bne.n	8009418 <_malloc_r+0xdc>
 8009420:	2300      	movs	r3, #0
 8009422:	6053      	str	r3, [r2, #4]
 8009424:	e7de      	b.n	80093e4 <_malloc_r+0xa8>
 8009426:	230c      	movs	r3, #12
 8009428:	6033      	str	r3, [r6, #0]
 800942a:	4630      	mov	r0, r6
 800942c:	f000 f80c 	bl	8009448 <__malloc_unlock>
 8009430:	e794      	b.n	800935c <_malloc_r+0x20>
 8009432:	6005      	str	r5, [r0, #0]
 8009434:	e7d6      	b.n	80093e4 <_malloc_r+0xa8>
 8009436:	bf00      	nop
 8009438:	20019cf0 	.word	0x20019cf0

0800943c <__malloc_lock>:
 800943c:	4801      	ldr	r0, [pc, #4]	@ (8009444 <__malloc_lock+0x8>)
 800943e:	f7ff bf00 	b.w	8009242 <__retarget_lock_acquire_recursive>
 8009442:	bf00      	nop
 8009444:	20019ce8 	.word	0x20019ce8

08009448 <__malloc_unlock>:
 8009448:	4801      	ldr	r0, [pc, #4]	@ (8009450 <__malloc_unlock+0x8>)
 800944a:	f7ff befb 	b.w	8009244 <__retarget_lock_release_recursive>
 800944e:	bf00      	nop
 8009450:	20019ce8 	.word	0x20019ce8

08009454 <__ssputs_r>:
 8009454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009458:	688e      	ldr	r6, [r1, #8]
 800945a:	461f      	mov	r7, r3
 800945c:	42be      	cmp	r6, r7
 800945e:	680b      	ldr	r3, [r1, #0]
 8009460:	4682      	mov	sl, r0
 8009462:	460c      	mov	r4, r1
 8009464:	4690      	mov	r8, r2
 8009466:	d82d      	bhi.n	80094c4 <__ssputs_r+0x70>
 8009468:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800946c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009470:	d026      	beq.n	80094c0 <__ssputs_r+0x6c>
 8009472:	6965      	ldr	r5, [r4, #20]
 8009474:	6909      	ldr	r1, [r1, #16]
 8009476:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800947a:	eba3 0901 	sub.w	r9, r3, r1
 800947e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009482:	1c7b      	adds	r3, r7, #1
 8009484:	444b      	add	r3, r9
 8009486:	106d      	asrs	r5, r5, #1
 8009488:	429d      	cmp	r5, r3
 800948a:	bf38      	it	cc
 800948c:	461d      	movcc	r5, r3
 800948e:	0553      	lsls	r3, r2, #21
 8009490:	d527      	bpl.n	80094e2 <__ssputs_r+0x8e>
 8009492:	4629      	mov	r1, r5
 8009494:	f7ff ff52 	bl	800933c <_malloc_r>
 8009498:	4606      	mov	r6, r0
 800949a:	b360      	cbz	r0, 80094f6 <__ssputs_r+0xa2>
 800949c:	6921      	ldr	r1, [r4, #16]
 800949e:	464a      	mov	r2, r9
 80094a0:	f7ff fed1 	bl	8009246 <memcpy>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094ae:	81a3      	strh	r3, [r4, #12]
 80094b0:	6126      	str	r6, [r4, #16]
 80094b2:	6165      	str	r5, [r4, #20]
 80094b4:	444e      	add	r6, r9
 80094b6:	eba5 0509 	sub.w	r5, r5, r9
 80094ba:	6026      	str	r6, [r4, #0]
 80094bc:	60a5      	str	r5, [r4, #8]
 80094be:	463e      	mov	r6, r7
 80094c0:	42be      	cmp	r6, r7
 80094c2:	d900      	bls.n	80094c6 <__ssputs_r+0x72>
 80094c4:	463e      	mov	r6, r7
 80094c6:	6820      	ldr	r0, [r4, #0]
 80094c8:	4632      	mov	r2, r6
 80094ca:	4641      	mov	r1, r8
 80094cc:	f000 fc4c 	bl	8009d68 <memmove>
 80094d0:	68a3      	ldr	r3, [r4, #8]
 80094d2:	1b9b      	subs	r3, r3, r6
 80094d4:	60a3      	str	r3, [r4, #8]
 80094d6:	6823      	ldr	r3, [r4, #0]
 80094d8:	4433      	add	r3, r6
 80094da:	6023      	str	r3, [r4, #0]
 80094dc:	2000      	movs	r0, #0
 80094de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e2:	462a      	mov	r2, r5
 80094e4:	f000 fc8c 	bl	8009e00 <_realloc_r>
 80094e8:	4606      	mov	r6, r0
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d1e0      	bne.n	80094b0 <__ssputs_r+0x5c>
 80094ee:	6921      	ldr	r1, [r4, #16]
 80094f0:	4650      	mov	r0, sl
 80094f2:	f7ff feb7 	bl	8009264 <_free_r>
 80094f6:	230c      	movs	r3, #12
 80094f8:	f8ca 3000 	str.w	r3, [sl]
 80094fc:	89a3      	ldrh	r3, [r4, #12]
 80094fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009502:	81a3      	strh	r3, [r4, #12]
 8009504:	f04f 30ff 	mov.w	r0, #4294967295
 8009508:	e7e9      	b.n	80094de <__ssputs_r+0x8a>
	...

0800950c <_svfiprintf_r>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	4698      	mov	r8, r3
 8009512:	898b      	ldrh	r3, [r1, #12]
 8009514:	061b      	lsls	r3, r3, #24
 8009516:	b09d      	sub	sp, #116	@ 0x74
 8009518:	4607      	mov	r7, r0
 800951a:	460d      	mov	r5, r1
 800951c:	4614      	mov	r4, r2
 800951e:	d510      	bpl.n	8009542 <_svfiprintf_r+0x36>
 8009520:	690b      	ldr	r3, [r1, #16]
 8009522:	b973      	cbnz	r3, 8009542 <_svfiprintf_r+0x36>
 8009524:	2140      	movs	r1, #64	@ 0x40
 8009526:	f7ff ff09 	bl	800933c <_malloc_r>
 800952a:	6028      	str	r0, [r5, #0]
 800952c:	6128      	str	r0, [r5, #16]
 800952e:	b930      	cbnz	r0, 800953e <_svfiprintf_r+0x32>
 8009530:	230c      	movs	r3, #12
 8009532:	603b      	str	r3, [r7, #0]
 8009534:	f04f 30ff 	mov.w	r0, #4294967295
 8009538:	b01d      	add	sp, #116	@ 0x74
 800953a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953e:	2340      	movs	r3, #64	@ 0x40
 8009540:	616b      	str	r3, [r5, #20]
 8009542:	2300      	movs	r3, #0
 8009544:	9309      	str	r3, [sp, #36]	@ 0x24
 8009546:	2320      	movs	r3, #32
 8009548:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800954c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009550:	2330      	movs	r3, #48	@ 0x30
 8009552:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096f0 <_svfiprintf_r+0x1e4>
 8009556:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800955a:	f04f 0901 	mov.w	r9, #1
 800955e:	4623      	mov	r3, r4
 8009560:	469a      	mov	sl, r3
 8009562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009566:	b10a      	cbz	r2, 800956c <_svfiprintf_r+0x60>
 8009568:	2a25      	cmp	r2, #37	@ 0x25
 800956a:	d1f9      	bne.n	8009560 <_svfiprintf_r+0x54>
 800956c:	ebba 0b04 	subs.w	fp, sl, r4
 8009570:	d00b      	beq.n	800958a <_svfiprintf_r+0x7e>
 8009572:	465b      	mov	r3, fp
 8009574:	4622      	mov	r2, r4
 8009576:	4629      	mov	r1, r5
 8009578:	4638      	mov	r0, r7
 800957a:	f7ff ff6b 	bl	8009454 <__ssputs_r>
 800957e:	3001      	adds	r0, #1
 8009580:	f000 80a7 	beq.w	80096d2 <_svfiprintf_r+0x1c6>
 8009584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009586:	445a      	add	r2, fp
 8009588:	9209      	str	r2, [sp, #36]	@ 0x24
 800958a:	f89a 3000 	ldrb.w	r3, [sl]
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 809f 	beq.w	80096d2 <_svfiprintf_r+0x1c6>
 8009594:	2300      	movs	r3, #0
 8009596:	f04f 32ff 	mov.w	r2, #4294967295
 800959a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800959e:	f10a 0a01 	add.w	sl, sl, #1
 80095a2:	9304      	str	r3, [sp, #16]
 80095a4:	9307      	str	r3, [sp, #28]
 80095a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80095ac:	4654      	mov	r4, sl
 80095ae:	2205      	movs	r2, #5
 80095b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095b4:	484e      	ldr	r0, [pc, #312]	@ (80096f0 <_svfiprintf_r+0x1e4>)
 80095b6:	f7f6 fe2b 	bl	8000210 <memchr>
 80095ba:	9a04      	ldr	r2, [sp, #16]
 80095bc:	b9d8      	cbnz	r0, 80095f6 <_svfiprintf_r+0xea>
 80095be:	06d0      	lsls	r0, r2, #27
 80095c0:	bf44      	itt	mi
 80095c2:	2320      	movmi	r3, #32
 80095c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095c8:	0711      	lsls	r1, r2, #28
 80095ca:	bf44      	itt	mi
 80095cc:	232b      	movmi	r3, #43	@ 0x2b
 80095ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095d2:	f89a 3000 	ldrb.w	r3, [sl]
 80095d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80095d8:	d015      	beq.n	8009606 <_svfiprintf_r+0xfa>
 80095da:	9a07      	ldr	r2, [sp, #28]
 80095dc:	4654      	mov	r4, sl
 80095de:	2000      	movs	r0, #0
 80095e0:	f04f 0c0a 	mov.w	ip, #10
 80095e4:	4621      	mov	r1, r4
 80095e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ea:	3b30      	subs	r3, #48	@ 0x30
 80095ec:	2b09      	cmp	r3, #9
 80095ee:	d94b      	bls.n	8009688 <_svfiprintf_r+0x17c>
 80095f0:	b1b0      	cbz	r0, 8009620 <_svfiprintf_r+0x114>
 80095f2:	9207      	str	r2, [sp, #28]
 80095f4:	e014      	b.n	8009620 <_svfiprintf_r+0x114>
 80095f6:	eba0 0308 	sub.w	r3, r0, r8
 80095fa:	fa09 f303 	lsl.w	r3, r9, r3
 80095fe:	4313      	orrs	r3, r2
 8009600:	9304      	str	r3, [sp, #16]
 8009602:	46a2      	mov	sl, r4
 8009604:	e7d2      	b.n	80095ac <_svfiprintf_r+0xa0>
 8009606:	9b03      	ldr	r3, [sp, #12]
 8009608:	1d19      	adds	r1, r3, #4
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	9103      	str	r1, [sp, #12]
 800960e:	2b00      	cmp	r3, #0
 8009610:	bfbb      	ittet	lt
 8009612:	425b      	neglt	r3, r3
 8009614:	f042 0202 	orrlt.w	r2, r2, #2
 8009618:	9307      	strge	r3, [sp, #28]
 800961a:	9307      	strlt	r3, [sp, #28]
 800961c:	bfb8      	it	lt
 800961e:	9204      	strlt	r2, [sp, #16]
 8009620:	7823      	ldrb	r3, [r4, #0]
 8009622:	2b2e      	cmp	r3, #46	@ 0x2e
 8009624:	d10a      	bne.n	800963c <_svfiprintf_r+0x130>
 8009626:	7863      	ldrb	r3, [r4, #1]
 8009628:	2b2a      	cmp	r3, #42	@ 0x2a
 800962a:	d132      	bne.n	8009692 <_svfiprintf_r+0x186>
 800962c:	9b03      	ldr	r3, [sp, #12]
 800962e:	1d1a      	adds	r2, r3, #4
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	9203      	str	r2, [sp, #12]
 8009634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009638:	3402      	adds	r4, #2
 800963a:	9305      	str	r3, [sp, #20]
 800963c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009700 <_svfiprintf_r+0x1f4>
 8009640:	7821      	ldrb	r1, [r4, #0]
 8009642:	2203      	movs	r2, #3
 8009644:	4650      	mov	r0, sl
 8009646:	f7f6 fde3 	bl	8000210 <memchr>
 800964a:	b138      	cbz	r0, 800965c <_svfiprintf_r+0x150>
 800964c:	9b04      	ldr	r3, [sp, #16]
 800964e:	eba0 000a 	sub.w	r0, r0, sl
 8009652:	2240      	movs	r2, #64	@ 0x40
 8009654:	4082      	lsls	r2, r0
 8009656:	4313      	orrs	r3, r2
 8009658:	3401      	adds	r4, #1
 800965a:	9304      	str	r3, [sp, #16]
 800965c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009660:	4824      	ldr	r0, [pc, #144]	@ (80096f4 <_svfiprintf_r+0x1e8>)
 8009662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009666:	2206      	movs	r2, #6
 8009668:	f7f6 fdd2 	bl	8000210 <memchr>
 800966c:	2800      	cmp	r0, #0
 800966e:	d036      	beq.n	80096de <_svfiprintf_r+0x1d2>
 8009670:	4b21      	ldr	r3, [pc, #132]	@ (80096f8 <_svfiprintf_r+0x1ec>)
 8009672:	bb1b      	cbnz	r3, 80096bc <_svfiprintf_r+0x1b0>
 8009674:	9b03      	ldr	r3, [sp, #12]
 8009676:	3307      	adds	r3, #7
 8009678:	f023 0307 	bic.w	r3, r3, #7
 800967c:	3308      	adds	r3, #8
 800967e:	9303      	str	r3, [sp, #12]
 8009680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009682:	4433      	add	r3, r6
 8009684:	9309      	str	r3, [sp, #36]	@ 0x24
 8009686:	e76a      	b.n	800955e <_svfiprintf_r+0x52>
 8009688:	fb0c 3202 	mla	r2, ip, r2, r3
 800968c:	460c      	mov	r4, r1
 800968e:	2001      	movs	r0, #1
 8009690:	e7a8      	b.n	80095e4 <_svfiprintf_r+0xd8>
 8009692:	2300      	movs	r3, #0
 8009694:	3401      	adds	r4, #1
 8009696:	9305      	str	r3, [sp, #20]
 8009698:	4619      	mov	r1, r3
 800969a:	f04f 0c0a 	mov.w	ip, #10
 800969e:	4620      	mov	r0, r4
 80096a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096a4:	3a30      	subs	r2, #48	@ 0x30
 80096a6:	2a09      	cmp	r2, #9
 80096a8:	d903      	bls.n	80096b2 <_svfiprintf_r+0x1a6>
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d0c6      	beq.n	800963c <_svfiprintf_r+0x130>
 80096ae:	9105      	str	r1, [sp, #20]
 80096b0:	e7c4      	b.n	800963c <_svfiprintf_r+0x130>
 80096b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80096b6:	4604      	mov	r4, r0
 80096b8:	2301      	movs	r3, #1
 80096ba:	e7f0      	b.n	800969e <_svfiprintf_r+0x192>
 80096bc:	ab03      	add	r3, sp, #12
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	462a      	mov	r2, r5
 80096c2:	4b0e      	ldr	r3, [pc, #56]	@ (80096fc <_svfiprintf_r+0x1f0>)
 80096c4:	a904      	add	r1, sp, #16
 80096c6:	4638      	mov	r0, r7
 80096c8:	f3af 8000 	nop.w
 80096cc:	1c42      	adds	r2, r0, #1
 80096ce:	4606      	mov	r6, r0
 80096d0:	d1d6      	bne.n	8009680 <_svfiprintf_r+0x174>
 80096d2:	89ab      	ldrh	r3, [r5, #12]
 80096d4:	065b      	lsls	r3, r3, #25
 80096d6:	f53f af2d 	bmi.w	8009534 <_svfiprintf_r+0x28>
 80096da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096dc:	e72c      	b.n	8009538 <_svfiprintf_r+0x2c>
 80096de:	ab03      	add	r3, sp, #12
 80096e0:	9300      	str	r3, [sp, #0]
 80096e2:	462a      	mov	r2, r5
 80096e4:	4b05      	ldr	r3, [pc, #20]	@ (80096fc <_svfiprintf_r+0x1f0>)
 80096e6:	a904      	add	r1, sp, #16
 80096e8:	4638      	mov	r0, r7
 80096ea:	f000 f9bb 	bl	8009a64 <_printf_i>
 80096ee:	e7ed      	b.n	80096cc <_svfiprintf_r+0x1c0>
 80096f0:	0800ace0 	.word	0x0800ace0
 80096f4:	0800acea 	.word	0x0800acea
 80096f8:	00000000 	.word	0x00000000
 80096fc:	08009455 	.word	0x08009455
 8009700:	0800ace6 	.word	0x0800ace6

08009704 <__sfputc_r>:
 8009704:	6893      	ldr	r3, [r2, #8]
 8009706:	3b01      	subs	r3, #1
 8009708:	2b00      	cmp	r3, #0
 800970a:	b410      	push	{r4}
 800970c:	6093      	str	r3, [r2, #8]
 800970e:	da08      	bge.n	8009722 <__sfputc_r+0x1e>
 8009710:	6994      	ldr	r4, [r2, #24]
 8009712:	42a3      	cmp	r3, r4
 8009714:	db01      	blt.n	800971a <__sfputc_r+0x16>
 8009716:	290a      	cmp	r1, #10
 8009718:	d103      	bne.n	8009722 <__sfputc_r+0x1e>
 800971a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800971e:	f7ff bc18 	b.w	8008f52 <__swbuf_r>
 8009722:	6813      	ldr	r3, [r2, #0]
 8009724:	1c58      	adds	r0, r3, #1
 8009726:	6010      	str	r0, [r2, #0]
 8009728:	7019      	strb	r1, [r3, #0]
 800972a:	4608      	mov	r0, r1
 800972c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009730:	4770      	bx	lr

08009732 <__sfputs_r>:
 8009732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009734:	4606      	mov	r6, r0
 8009736:	460f      	mov	r7, r1
 8009738:	4614      	mov	r4, r2
 800973a:	18d5      	adds	r5, r2, r3
 800973c:	42ac      	cmp	r4, r5
 800973e:	d101      	bne.n	8009744 <__sfputs_r+0x12>
 8009740:	2000      	movs	r0, #0
 8009742:	e007      	b.n	8009754 <__sfputs_r+0x22>
 8009744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009748:	463a      	mov	r2, r7
 800974a:	4630      	mov	r0, r6
 800974c:	f7ff ffda 	bl	8009704 <__sfputc_r>
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	d1f3      	bne.n	800973c <__sfputs_r+0xa>
 8009754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009758 <_vfiprintf_r>:
 8009758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800975c:	460d      	mov	r5, r1
 800975e:	b09d      	sub	sp, #116	@ 0x74
 8009760:	4614      	mov	r4, r2
 8009762:	4698      	mov	r8, r3
 8009764:	4606      	mov	r6, r0
 8009766:	b118      	cbz	r0, 8009770 <_vfiprintf_r+0x18>
 8009768:	6a03      	ldr	r3, [r0, #32]
 800976a:	b90b      	cbnz	r3, 8009770 <_vfiprintf_r+0x18>
 800976c:	f7ff fad4 	bl	8008d18 <__sinit>
 8009770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009772:	07d9      	lsls	r1, r3, #31
 8009774:	d405      	bmi.n	8009782 <_vfiprintf_r+0x2a>
 8009776:	89ab      	ldrh	r3, [r5, #12]
 8009778:	059a      	lsls	r2, r3, #22
 800977a:	d402      	bmi.n	8009782 <_vfiprintf_r+0x2a>
 800977c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800977e:	f7ff fd60 	bl	8009242 <__retarget_lock_acquire_recursive>
 8009782:	89ab      	ldrh	r3, [r5, #12]
 8009784:	071b      	lsls	r3, r3, #28
 8009786:	d501      	bpl.n	800978c <_vfiprintf_r+0x34>
 8009788:	692b      	ldr	r3, [r5, #16]
 800978a:	b99b      	cbnz	r3, 80097b4 <_vfiprintf_r+0x5c>
 800978c:	4629      	mov	r1, r5
 800978e:	4630      	mov	r0, r6
 8009790:	f7ff fc1e 	bl	8008fd0 <__swsetup_r>
 8009794:	b170      	cbz	r0, 80097b4 <_vfiprintf_r+0x5c>
 8009796:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009798:	07dc      	lsls	r4, r3, #31
 800979a:	d504      	bpl.n	80097a6 <_vfiprintf_r+0x4e>
 800979c:	f04f 30ff 	mov.w	r0, #4294967295
 80097a0:	b01d      	add	sp, #116	@ 0x74
 80097a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a6:	89ab      	ldrh	r3, [r5, #12]
 80097a8:	0598      	lsls	r0, r3, #22
 80097aa:	d4f7      	bmi.n	800979c <_vfiprintf_r+0x44>
 80097ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097ae:	f7ff fd49 	bl	8009244 <__retarget_lock_release_recursive>
 80097b2:	e7f3      	b.n	800979c <_vfiprintf_r+0x44>
 80097b4:	2300      	movs	r3, #0
 80097b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b8:	2320      	movs	r3, #32
 80097ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097be:	f8cd 800c 	str.w	r8, [sp, #12]
 80097c2:	2330      	movs	r3, #48	@ 0x30
 80097c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009974 <_vfiprintf_r+0x21c>
 80097c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097cc:	f04f 0901 	mov.w	r9, #1
 80097d0:	4623      	mov	r3, r4
 80097d2:	469a      	mov	sl, r3
 80097d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097d8:	b10a      	cbz	r2, 80097de <_vfiprintf_r+0x86>
 80097da:	2a25      	cmp	r2, #37	@ 0x25
 80097dc:	d1f9      	bne.n	80097d2 <_vfiprintf_r+0x7a>
 80097de:	ebba 0b04 	subs.w	fp, sl, r4
 80097e2:	d00b      	beq.n	80097fc <_vfiprintf_r+0xa4>
 80097e4:	465b      	mov	r3, fp
 80097e6:	4622      	mov	r2, r4
 80097e8:	4629      	mov	r1, r5
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7ff ffa1 	bl	8009732 <__sfputs_r>
 80097f0:	3001      	adds	r0, #1
 80097f2:	f000 80a7 	beq.w	8009944 <_vfiprintf_r+0x1ec>
 80097f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097f8:	445a      	add	r2, fp
 80097fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80097fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 809f 	beq.w	8009944 <_vfiprintf_r+0x1ec>
 8009806:	2300      	movs	r3, #0
 8009808:	f04f 32ff 	mov.w	r2, #4294967295
 800980c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009810:	f10a 0a01 	add.w	sl, sl, #1
 8009814:	9304      	str	r3, [sp, #16]
 8009816:	9307      	str	r3, [sp, #28]
 8009818:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800981c:	931a      	str	r3, [sp, #104]	@ 0x68
 800981e:	4654      	mov	r4, sl
 8009820:	2205      	movs	r2, #5
 8009822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009826:	4853      	ldr	r0, [pc, #332]	@ (8009974 <_vfiprintf_r+0x21c>)
 8009828:	f7f6 fcf2 	bl	8000210 <memchr>
 800982c:	9a04      	ldr	r2, [sp, #16]
 800982e:	b9d8      	cbnz	r0, 8009868 <_vfiprintf_r+0x110>
 8009830:	06d1      	lsls	r1, r2, #27
 8009832:	bf44      	itt	mi
 8009834:	2320      	movmi	r3, #32
 8009836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800983a:	0713      	lsls	r3, r2, #28
 800983c:	bf44      	itt	mi
 800983e:	232b      	movmi	r3, #43	@ 0x2b
 8009840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009844:	f89a 3000 	ldrb.w	r3, [sl]
 8009848:	2b2a      	cmp	r3, #42	@ 0x2a
 800984a:	d015      	beq.n	8009878 <_vfiprintf_r+0x120>
 800984c:	9a07      	ldr	r2, [sp, #28]
 800984e:	4654      	mov	r4, sl
 8009850:	2000      	movs	r0, #0
 8009852:	f04f 0c0a 	mov.w	ip, #10
 8009856:	4621      	mov	r1, r4
 8009858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800985c:	3b30      	subs	r3, #48	@ 0x30
 800985e:	2b09      	cmp	r3, #9
 8009860:	d94b      	bls.n	80098fa <_vfiprintf_r+0x1a2>
 8009862:	b1b0      	cbz	r0, 8009892 <_vfiprintf_r+0x13a>
 8009864:	9207      	str	r2, [sp, #28]
 8009866:	e014      	b.n	8009892 <_vfiprintf_r+0x13a>
 8009868:	eba0 0308 	sub.w	r3, r0, r8
 800986c:	fa09 f303 	lsl.w	r3, r9, r3
 8009870:	4313      	orrs	r3, r2
 8009872:	9304      	str	r3, [sp, #16]
 8009874:	46a2      	mov	sl, r4
 8009876:	e7d2      	b.n	800981e <_vfiprintf_r+0xc6>
 8009878:	9b03      	ldr	r3, [sp, #12]
 800987a:	1d19      	adds	r1, r3, #4
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	9103      	str	r1, [sp, #12]
 8009880:	2b00      	cmp	r3, #0
 8009882:	bfbb      	ittet	lt
 8009884:	425b      	neglt	r3, r3
 8009886:	f042 0202 	orrlt.w	r2, r2, #2
 800988a:	9307      	strge	r3, [sp, #28]
 800988c:	9307      	strlt	r3, [sp, #28]
 800988e:	bfb8      	it	lt
 8009890:	9204      	strlt	r2, [sp, #16]
 8009892:	7823      	ldrb	r3, [r4, #0]
 8009894:	2b2e      	cmp	r3, #46	@ 0x2e
 8009896:	d10a      	bne.n	80098ae <_vfiprintf_r+0x156>
 8009898:	7863      	ldrb	r3, [r4, #1]
 800989a:	2b2a      	cmp	r3, #42	@ 0x2a
 800989c:	d132      	bne.n	8009904 <_vfiprintf_r+0x1ac>
 800989e:	9b03      	ldr	r3, [sp, #12]
 80098a0:	1d1a      	adds	r2, r3, #4
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	9203      	str	r2, [sp, #12]
 80098a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098aa:	3402      	adds	r4, #2
 80098ac:	9305      	str	r3, [sp, #20]
 80098ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009984 <_vfiprintf_r+0x22c>
 80098b2:	7821      	ldrb	r1, [r4, #0]
 80098b4:	2203      	movs	r2, #3
 80098b6:	4650      	mov	r0, sl
 80098b8:	f7f6 fcaa 	bl	8000210 <memchr>
 80098bc:	b138      	cbz	r0, 80098ce <_vfiprintf_r+0x176>
 80098be:	9b04      	ldr	r3, [sp, #16]
 80098c0:	eba0 000a 	sub.w	r0, r0, sl
 80098c4:	2240      	movs	r2, #64	@ 0x40
 80098c6:	4082      	lsls	r2, r0
 80098c8:	4313      	orrs	r3, r2
 80098ca:	3401      	adds	r4, #1
 80098cc:	9304      	str	r3, [sp, #16]
 80098ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d2:	4829      	ldr	r0, [pc, #164]	@ (8009978 <_vfiprintf_r+0x220>)
 80098d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098d8:	2206      	movs	r2, #6
 80098da:	f7f6 fc99 	bl	8000210 <memchr>
 80098de:	2800      	cmp	r0, #0
 80098e0:	d03f      	beq.n	8009962 <_vfiprintf_r+0x20a>
 80098e2:	4b26      	ldr	r3, [pc, #152]	@ (800997c <_vfiprintf_r+0x224>)
 80098e4:	bb1b      	cbnz	r3, 800992e <_vfiprintf_r+0x1d6>
 80098e6:	9b03      	ldr	r3, [sp, #12]
 80098e8:	3307      	adds	r3, #7
 80098ea:	f023 0307 	bic.w	r3, r3, #7
 80098ee:	3308      	adds	r3, #8
 80098f0:	9303      	str	r3, [sp, #12]
 80098f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f4:	443b      	add	r3, r7
 80098f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098f8:	e76a      	b.n	80097d0 <_vfiprintf_r+0x78>
 80098fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80098fe:	460c      	mov	r4, r1
 8009900:	2001      	movs	r0, #1
 8009902:	e7a8      	b.n	8009856 <_vfiprintf_r+0xfe>
 8009904:	2300      	movs	r3, #0
 8009906:	3401      	adds	r4, #1
 8009908:	9305      	str	r3, [sp, #20]
 800990a:	4619      	mov	r1, r3
 800990c:	f04f 0c0a 	mov.w	ip, #10
 8009910:	4620      	mov	r0, r4
 8009912:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009916:	3a30      	subs	r2, #48	@ 0x30
 8009918:	2a09      	cmp	r2, #9
 800991a:	d903      	bls.n	8009924 <_vfiprintf_r+0x1cc>
 800991c:	2b00      	cmp	r3, #0
 800991e:	d0c6      	beq.n	80098ae <_vfiprintf_r+0x156>
 8009920:	9105      	str	r1, [sp, #20]
 8009922:	e7c4      	b.n	80098ae <_vfiprintf_r+0x156>
 8009924:	fb0c 2101 	mla	r1, ip, r1, r2
 8009928:	4604      	mov	r4, r0
 800992a:	2301      	movs	r3, #1
 800992c:	e7f0      	b.n	8009910 <_vfiprintf_r+0x1b8>
 800992e:	ab03      	add	r3, sp, #12
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	462a      	mov	r2, r5
 8009934:	4b12      	ldr	r3, [pc, #72]	@ (8009980 <_vfiprintf_r+0x228>)
 8009936:	a904      	add	r1, sp, #16
 8009938:	4630      	mov	r0, r6
 800993a:	f3af 8000 	nop.w
 800993e:	4607      	mov	r7, r0
 8009940:	1c78      	adds	r0, r7, #1
 8009942:	d1d6      	bne.n	80098f2 <_vfiprintf_r+0x19a>
 8009944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009946:	07d9      	lsls	r1, r3, #31
 8009948:	d405      	bmi.n	8009956 <_vfiprintf_r+0x1fe>
 800994a:	89ab      	ldrh	r3, [r5, #12]
 800994c:	059a      	lsls	r2, r3, #22
 800994e:	d402      	bmi.n	8009956 <_vfiprintf_r+0x1fe>
 8009950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009952:	f7ff fc77 	bl	8009244 <__retarget_lock_release_recursive>
 8009956:	89ab      	ldrh	r3, [r5, #12]
 8009958:	065b      	lsls	r3, r3, #25
 800995a:	f53f af1f 	bmi.w	800979c <_vfiprintf_r+0x44>
 800995e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009960:	e71e      	b.n	80097a0 <_vfiprintf_r+0x48>
 8009962:	ab03      	add	r3, sp, #12
 8009964:	9300      	str	r3, [sp, #0]
 8009966:	462a      	mov	r2, r5
 8009968:	4b05      	ldr	r3, [pc, #20]	@ (8009980 <_vfiprintf_r+0x228>)
 800996a:	a904      	add	r1, sp, #16
 800996c:	4630      	mov	r0, r6
 800996e:	f000 f879 	bl	8009a64 <_printf_i>
 8009972:	e7e4      	b.n	800993e <_vfiprintf_r+0x1e6>
 8009974:	0800ace0 	.word	0x0800ace0
 8009978:	0800acea 	.word	0x0800acea
 800997c:	00000000 	.word	0x00000000
 8009980:	08009733 	.word	0x08009733
 8009984:	0800ace6 	.word	0x0800ace6

08009988 <_printf_common>:
 8009988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800998c:	4616      	mov	r6, r2
 800998e:	4698      	mov	r8, r3
 8009990:	688a      	ldr	r2, [r1, #8]
 8009992:	690b      	ldr	r3, [r1, #16]
 8009994:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009998:	4293      	cmp	r3, r2
 800999a:	bfb8      	it	lt
 800999c:	4613      	movlt	r3, r2
 800999e:	6033      	str	r3, [r6, #0]
 80099a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099a4:	4607      	mov	r7, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	b10a      	cbz	r2, 80099ae <_printf_common+0x26>
 80099aa:	3301      	adds	r3, #1
 80099ac:	6033      	str	r3, [r6, #0]
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	0699      	lsls	r1, r3, #26
 80099b2:	bf42      	ittt	mi
 80099b4:	6833      	ldrmi	r3, [r6, #0]
 80099b6:	3302      	addmi	r3, #2
 80099b8:	6033      	strmi	r3, [r6, #0]
 80099ba:	6825      	ldr	r5, [r4, #0]
 80099bc:	f015 0506 	ands.w	r5, r5, #6
 80099c0:	d106      	bne.n	80099d0 <_printf_common+0x48>
 80099c2:	f104 0a19 	add.w	sl, r4, #25
 80099c6:	68e3      	ldr	r3, [r4, #12]
 80099c8:	6832      	ldr	r2, [r6, #0]
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	42ab      	cmp	r3, r5
 80099ce:	dc26      	bgt.n	8009a1e <_printf_common+0x96>
 80099d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099d4:	6822      	ldr	r2, [r4, #0]
 80099d6:	3b00      	subs	r3, #0
 80099d8:	bf18      	it	ne
 80099da:	2301      	movne	r3, #1
 80099dc:	0692      	lsls	r2, r2, #26
 80099de:	d42b      	bmi.n	8009a38 <_printf_common+0xb0>
 80099e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099e4:	4641      	mov	r1, r8
 80099e6:	4638      	mov	r0, r7
 80099e8:	47c8      	blx	r9
 80099ea:	3001      	adds	r0, #1
 80099ec:	d01e      	beq.n	8009a2c <_printf_common+0xa4>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	6922      	ldr	r2, [r4, #16]
 80099f2:	f003 0306 	and.w	r3, r3, #6
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	bf02      	ittt	eq
 80099fa:	68e5      	ldreq	r5, [r4, #12]
 80099fc:	6833      	ldreq	r3, [r6, #0]
 80099fe:	1aed      	subeq	r5, r5, r3
 8009a00:	68a3      	ldr	r3, [r4, #8]
 8009a02:	bf0c      	ite	eq
 8009a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a08:	2500      	movne	r5, #0
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	bfc4      	itt	gt
 8009a0e:	1a9b      	subgt	r3, r3, r2
 8009a10:	18ed      	addgt	r5, r5, r3
 8009a12:	2600      	movs	r6, #0
 8009a14:	341a      	adds	r4, #26
 8009a16:	42b5      	cmp	r5, r6
 8009a18:	d11a      	bne.n	8009a50 <_printf_common+0xc8>
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	e008      	b.n	8009a30 <_printf_common+0xa8>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	4652      	mov	r2, sl
 8009a22:	4641      	mov	r1, r8
 8009a24:	4638      	mov	r0, r7
 8009a26:	47c8      	blx	r9
 8009a28:	3001      	adds	r0, #1
 8009a2a:	d103      	bne.n	8009a34 <_printf_common+0xac>
 8009a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a34:	3501      	adds	r5, #1
 8009a36:	e7c6      	b.n	80099c6 <_printf_common+0x3e>
 8009a38:	18e1      	adds	r1, r4, r3
 8009a3a:	1c5a      	adds	r2, r3, #1
 8009a3c:	2030      	movs	r0, #48	@ 0x30
 8009a3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a42:	4422      	add	r2, r4
 8009a44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a4c:	3302      	adds	r3, #2
 8009a4e:	e7c7      	b.n	80099e0 <_printf_common+0x58>
 8009a50:	2301      	movs	r3, #1
 8009a52:	4622      	mov	r2, r4
 8009a54:	4641      	mov	r1, r8
 8009a56:	4638      	mov	r0, r7
 8009a58:	47c8      	blx	r9
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	d0e6      	beq.n	8009a2c <_printf_common+0xa4>
 8009a5e:	3601      	adds	r6, #1
 8009a60:	e7d9      	b.n	8009a16 <_printf_common+0x8e>
	...

08009a64 <_printf_i>:
 8009a64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a68:	7e0f      	ldrb	r7, [r1, #24]
 8009a6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a6c:	2f78      	cmp	r7, #120	@ 0x78
 8009a6e:	4691      	mov	r9, r2
 8009a70:	4680      	mov	r8, r0
 8009a72:	460c      	mov	r4, r1
 8009a74:	469a      	mov	sl, r3
 8009a76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a7a:	d807      	bhi.n	8009a8c <_printf_i+0x28>
 8009a7c:	2f62      	cmp	r7, #98	@ 0x62
 8009a7e:	d80a      	bhi.n	8009a96 <_printf_i+0x32>
 8009a80:	2f00      	cmp	r7, #0
 8009a82:	f000 80d2 	beq.w	8009c2a <_printf_i+0x1c6>
 8009a86:	2f58      	cmp	r7, #88	@ 0x58
 8009a88:	f000 80b9 	beq.w	8009bfe <_printf_i+0x19a>
 8009a8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a94:	e03a      	b.n	8009b0c <_printf_i+0xa8>
 8009a96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a9a:	2b15      	cmp	r3, #21
 8009a9c:	d8f6      	bhi.n	8009a8c <_printf_i+0x28>
 8009a9e:	a101      	add	r1, pc, #4	@ (adr r1, 8009aa4 <_printf_i+0x40>)
 8009aa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009aa4:	08009afd 	.word	0x08009afd
 8009aa8:	08009b11 	.word	0x08009b11
 8009aac:	08009a8d 	.word	0x08009a8d
 8009ab0:	08009a8d 	.word	0x08009a8d
 8009ab4:	08009a8d 	.word	0x08009a8d
 8009ab8:	08009a8d 	.word	0x08009a8d
 8009abc:	08009b11 	.word	0x08009b11
 8009ac0:	08009a8d 	.word	0x08009a8d
 8009ac4:	08009a8d 	.word	0x08009a8d
 8009ac8:	08009a8d 	.word	0x08009a8d
 8009acc:	08009a8d 	.word	0x08009a8d
 8009ad0:	08009c11 	.word	0x08009c11
 8009ad4:	08009b3b 	.word	0x08009b3b
 8009ad8:	08009bcb 	.word	0x08009bcb
 8009adc:	08009a8d 	.word	0x08009a8d
 8009ae0:	08009a8d 	.word	0x08009a8d
 8009ae4:	08009c33 	.word	0x08009c33
 8009ae8:	08009a8d 	.word	0x08009a8d
 8009aec:	08009b3b 	.word	0x08009b3b
 8009af0:	08009a8d 	.word	0x08009a8d
 8009af4:	08009a8d 	.word	0x08009a8d
 8009af8:	08009bd3 	.word	0x08009bd3
 8009afc:	6833      	ldr	r3, [r6, #0]
 8009afe:	1d1a      	adds	r2, r3, #4
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6032      	str	r2, [r6, #0]
 8009b04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e09d      	b.n	8009c4c <_printf_i+0x1e8>
 8009b10:	6833      	ldr	r3, [r6, #0]
 8009b12:	6820      	ldr	r0, [r4, #0]
 8009b14:	1d19      	adds	r1, r3, #4
 8009b16:	6031      	str	r1, [r6, #0]
 8009b18:	0606      	lsls	r6, r0, #24
 8009b1a:	d501      	bpl.n	8009b20 <_printf_i+0xbc>
 8009b1c:	681d      	ldr	r5, [r3, #0]
 8009b1e:	e003      	b.n	8009b28 <_printf_i+0xc4>
 8009b20:	0645      	lsls	r5, r0, #25
 8009b22:	d5fb      	bpl.n	8009b1c <_printf_i+0xb8>
 8009b24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b28:	2d00      	cmp	r5, #0
 8009b2a:	da03      	bge.n	8009b34 <_printf_i+0xd0>
 8009b2c:	232d      	movs	r3, #45	@ 0x2d
 8009b2e:	426d      	negs	r5, r5
 8009b30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b34:	4859      	ldr	r0, [pc, #356]	@ (8009c9c <_printf_i+0x238>)
 8009b36:	230a      	movs	r3, #10
 8009b38:	e011      	b.n	8009b5e <_printf_i+0xfa>
 8009b3a:	6821      	ldr	r1, [r4, #0]
 8009b3c:	6833      	ldr	r3, [r6, #0]
 8009b3e:	0608      	lsls	r0, r1, #24
 8009b40:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b44:	d402      	bmi.n	8009b4c <_printf_i+0xe8>
 8009b46:	0649      	lsls	r1, r1, #25
 8009b48:	bf48      	it	mi
 8009b4a:	b2ad      	uxthmi	r5, r5
 8009b4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b4e:	4853      	ldr	r0, [pc, #332]	@ (8009c9c <_printf_i+0x238>)
 8009b50:	6033      	str	r3, [r6, #0]
 8009b52:	bf14      	ite	ne
 8009b54:	230a      	movne	r3, #10
 8009b56:	2308      	moveq	r3, #8
 8009b58:	2100      	movs	r1, #0
 8009b5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b5e:	6866      	ldr	r6, [r4, #4]
 8009b60:	60a6      	str	r6, [r4, #8]
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	bfa2      	ittt	ge
 8009b66:	6821      	ldrge	r1, [r4, #0]
 8009b68:	f021 0104 	bicge.w	r1, r1, #4
 8009b6c:	6021      	strge	r1, [r4, #0]
 8009b6e:	b90d      	cbnz	r5, 8009b74 <_printf_i+0x110>
 8009b70:	2e00      	cmp	r6, #0
 8009b72:	d04b      	beq.n	8009c0c <_printf_i+0x1a8>
 8009b74:	4616      	mov	r6, r2
 8009b76:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b7a:	fb03 5711 	mls	r7, r3, r1, r5
 8009b7e:	5dc7      	ldrb	r7, [r0, r7]
 8009b80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b84:	462f      	mov	r7, r5
 8009b86:	42bb      	cmp	r3, r7
 8009b88:	460d      	mov	r5, r1
 8009b8a:	d9f4      	bls.n	8009b76 <_printf_i+0x112>
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	d10b      	bne.n	8009ba8 <_printf_i+0x144>
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	07df      	lsls	r7, r3, #31
 8009b94:	d508      	bpl.n	8009ba8 <_printf_i+0x144>
 8009b96:	6923      	ldr	r3, [r4, #16]
 8009b98:	6861      	ldr	r1, [r4, #4]
 8009b9a:	4299      	cmp	r1, r3
 8009b9c:	bfde      	ittt	le
 8009b9e:	2330      	movle	r3, #48	@ 0x30
 8009ba0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ba4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ba8:	1b92      	subs	r2, r2, r6
 8009baa:	6122      	str	r2, [r4, #16]
 8009bac:	f8cd a000 	str.w	sl, [sp]
 8009bb0:	464b      	mov	r3, r9
 8009bb2:	aa03      	add	r2, sp, #12
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	4640      	mov	r0, r8
 8009bb8:	f7ff fee6 	bl	8009988 <_printf_common>
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	d14a      	bne.n	8009c56 <_printf_i+0x1f2>
 8009bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bc4:	b004      	add	sp, #16
 8009bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bca:	6823      	ldr	r3, [r4, #0]
 8009bcc:	f043 0320 	orr.w	r3, r3, #32
 8009bd0:	6023      	str	r3, [r4, #0]
 8009bd2:	4833      	ldr	r0, [pc, #204]	@ (8009ca0 <_printf_i+0x23c>)
 8009bd4:	2778      	movs	r7, #120	@ 0x78
 8009bd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bda:	6823      	ldr	r3, [r4, #0]
 8009bdc:	6831      	ldr	r1, [r6, #0]
 8009bde:	061f      	lsls	r7, r3, #24
 8009be0:	f851 5b04 	ldr.w	r5, [r1], #4
 8009be4:	d402      	bmi.n	8009bec <_printf_i+0x188>
 8009be6:	065f      	lsls	r7, r3, #25
 8009be8:	bf48      	it	mi
 8009bea:	b2ad      	uxthmi	r5, r5
 8009bec:	6031      	str	r1, [r6, #0]
 8009bee:	07d9      	lsls	r1, r3, #31
 8009bf0:	bf44      	itt	mi
 8009bf2:	f043 0320 	orrmi.w	r3, r3, #32
 8009bf6:	6023      	strmi	r3, [r4, #0]
 8009bf8:	b11d      	cbz	r5, 8009c02 <_printf_i+0x19e>
 8009bfa:	2310      	movs	r3, #16
 8009bfc:	e7ac      	b.n	8009b58 <_printf_i+0xf4>
 8009bfe:	4827      	ldr	r0, [pc, #156]	@ (8009c9c <_printf_i+0x238>)
 8009c00:	e7e9      	b.n	8009bd6 <_printf_i+0x172>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	f023 0320 	bic.w	r3, r3, #32
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	e7f6      	b.n	8009bfa <_printf_i+0x196>
 8009c0c:	4616      	mov	r6, r2
 8009c0e:	e7bd      	b.n	8009b8c <_printf_i+0x128>
 8009c10:	6833      	ldr	r3, [r6, #0]
 8009c12:	6825      	ldr	r5, [r4, #0]
 8009c14:	6961      	ldr	r1, [r4, #20]
 8009c16:	1d18      	adds	r0, r3, #4
 8009c18:	6030      	str	r0, [r6, #0]
 8009c1a:	062e      	lsls	r6, r5, #24
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	d501      	bpl.n	8009c24 <_printf_i+0x1c0>
 8009c20:	6019      	str	r1, [r3, #0]
 8009c22:	e002      	b.n	8009c2a <_printf_i+0x1c6>
 8009c24:	0668      	lsls	r0, r5, #25
 8009c26:	d5fb      	bpl.n	8009c20 <_printf_i+0x1bc>
 8009c28:	8019      	strh	r1, [r3, #0]
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	6123      	str	r3, [r4, #16]
 8009c2e:	4616      	mov	r6, r2
 8009c30:	e7bc      	b.n	8009bac <_printf_i+0x148>
 8009c32:	6833      	ldr	r3, [r6, #0]
 8009c34:	1d1a      	adds	r2, r3, #4
 8009c36:	6032      	str	r2, [r6, #0]
 8009c38:	681e      	ldr	r6, [r3, #0]
 8009c3a:	6862      	ldr	r2, [r4, #4]
 8009c3c:	2100      	movs	r1, #0
 8009c3e:	4630      	mov	r0, r6
 8009c40:	f7f6 fae6 	bl	8000210 <memchr>
 8009c44:	b108      	cbz	r0, 8009c4a <_printf_i+0x1e6>
 8009c46:	1b80      	subs	r0, r0, r6
 8009c48:	6060      	str	r0, [r4, #4]
 8009c4a:	6863      	ldr	r3, [r4, #4]
 8009c4c:	6123      	str	r3, [r4, #16]
 8009c4e:	2300      	movs	r3, #0
 8009c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c54:	e7aa      	b.n	8009bac <_printf_i+0x148>
 8009c56:	6923      	ldr	r3, [r4, #16]
 8009c58:	4632      	mov	r2, r6
 8009c5a:	4649      	mov	r1, r9
 8009c5c:	4640      	mov	r0, r8
 8009c5e:	47d0      	blx	sl
 8009c60:	3001      	adds	r0, #1
 8009c62:	d0ad      	beq.n	8009bc0 <_printf_i+0x15c>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	079b      	lsls	r3, r3, #30
 8009c68:	d413      	bmi.n	8009c92 <_printf_i+0x22e>
 8009c6a:	68e0      	ldr	r0, [r4, #12]
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	4298      	cmp	r0, r3
 8009c70:	bfb8      	it	lt
 8009c72:	4618      	movlt	r0, r3
 8009c74:	e7a6      	b.n	8009bc4 <_printf_i+0x160>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4632      	mov	r2, r6
 8009c7a:	4649      	mov	r1, r9
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	47d0      	blx	sl
 8009c80:	3001      	adds	r0, #1
 8009c82:	d09d      	beq.n	8009bc0 <_printf_i+0x15c>
 8009c84:	3501      	adds	r5, #1
 8009c86:	68e3      	ldr	r3, [r4, #12]
 8009c88:	9903      	ldr	r1, [sp, #12]
 8009c8a:	1a5b      	subs	r3, r3, r1
 8009c8c:	42ab      	cmp	r3, r5
 8009c8e:	dcf2      	bgt.n	8009c76 <_printf_i+0x212>
 8009c90:	e7eb      	b.n	8009c6a <_printf_i+0x206>
 8009c92:	2500      	movs	r5, #0
 8009c94:	f104 0619 	add.w	r6, r4, #25
 8009c98:	e7f5      	b.n	8009c86 <_printf_i+0x222>
 8009c9a:	bf00      	nop
 8009c9c:	0800acf1 	.word	0x0800acf1
 8009ca0:	0800ad02 	.word	0x0800ad02

08009ca4 <__swhatbuf_r>:
 8009ca4:	b570      	push	{r4, r5, r6, lr}
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cac:	2900      	cmp	r1, #0
 8009cae:	b096      	sub	sp, #88	@ 0x58
 8009cb0:	4615      	mov	r5, r2
 8009cb2:	461e      	mov	r6, r3
 8009cb4:	da0d      	bge.n	8009cd2 <__swhatbuf_r+0x2e>
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009cbc:	f04f 0100 	mov.w	r1, #0
 8009cc0:	bf14      	ite	ne
 8009cc2:	2340      	movne	r3, #64	@ 0x40
 8009cc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cc8:	2000      	movs	r0, #0
 8009cca:	6031      	str	r1, [r6, #0]
 8009ccc:	602b      	str	r3, [r5, #0]
 8009cce:	b016      	add	sp, #88	@ 0x58
 8009cd0:	bd70      	pop	{r4, r5, r6, pc}
 8009cd2:	466a      	mov	r2, sp
 8009cd4:	f000 f862 	bl	8009d9c <_fstat_r>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	dbec      	blt.n	8009cb6 <__swhatbuf_r+0x12>
 8009cdc:	9901      	ldr	r1, [sp, #4]
 8009cde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ce2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ce6:	4259      	negs	r1, r3
 8009ce8:	4159      	adcs	r1, r3
 8009cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cee:	e7eb      	b.n	8009cc8 <__swhatbuf_r+0x24>

08009cf0 <__smakebuf_r>:
 8009cf0:	898b      	ldrh	r3, [r1, #12]
 8009cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cf4:	079d      	lsls	r5, r3, #30
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	d507      	bpl.n	8009d0c <__smakebuf_r+0x1c>
 8009cfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d00:	6023      	str	r3, [r4, #0]
 8009d02:	6123      	str	r3, [r4, #16]
 8009d04:	2301      	movs	r3, #1
 8009d06:	6163      	str	r3, [r4, #20]
 8009d08:	b003      	add	sp, #12
 8009d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d0c:	ab01      	add	r3, sp, #4
 8009d0e:	466a      	mov	r2, sp
 8009d10:	f7ff ffc8 	bl	8009ca4 <__swhatbuf_r>
 8009d14:	9f00      	ldr	r7, [sp, #0]
 8009d16:	4605      	mov	r5, r0
 8009d18:	4639      	mov	r1, r7
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	f7ff fb0e 	bl	800933c <_malloc_r>
 8009d20:	b948      	cbnz	r0, 8009d36 <__smakebuf_r+0x46>
 8009d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d26:	059a      	lsls	r2, r3, #22
 8009d28:	d4ee      	bmi.n	8009d08 <__smakebuf_r+0x18>
 8009d2a:	f023 0303 	bic.w	r3, r3, #3
 8009d2e:	f043 0302 	orr.w	r3, r3, #2
 8009d32:	81a3      	strh	r3, [r4, #12]
 8009d34:	e7e2      	b.n	8009cfc <__smakebuf_r+0xc>
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	6020      	str	r0, [r4, #0]
 8009d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d3e:	81a3      	strh	r3, [r4, #12]
 8009d40:	9b01      	ldr	r3, [sp, #4]
 8009d42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d46:	b15b      	cbz	r3, 8009d60 <__smakebuf_r+0x70>
 8009d48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f000 f837 	bl	8009dc0 <_isatty_r>
 8009d52:	b128      	cbz	r0, 8009d60 <__smakebuf_r+0x70>
 8009d54:	89a3      	ldrh	r3, [r4, #12]
 8009d56:	f023 0303 	bic.w	r3, r3, #3
 8009d5a:	f043 0301 	orr.w	r3, r3, #1
 8009d5e:	81a3      	strh	r3, [r4, #12]
 8009d60:	89a3      	ldrh	r3, [r4, #12]
 8009d62:	431d      	orrs	r5, r3
 8009d64:	81a5      	strh	r5, [r4, #12]
 8009d66:	e7cf      	b.n	8009d08 <__smakebuf_r+0x18>

08009d68 <memmove>:
 8009d68:	4288      	cmp	r0, r1
 8009d6a:	b510      	push	{r4, lr}
 8009d6c:	eb01 0402 	add.w	r4, r1, r2
 8009d70:	d902      	bls.n	8009d78 <memmove+0x10>
 8009d72:	4284      	cmp	r4, r0
 8009d74:	4623      	mov	r3, r4
 8009d76:	d807      	bhi.n	8009d88 <memmove+0x20>
 8009d78:	1e43      	subs	r3, r0, #1
 8009d7a:	42a1      	cmp	r1, r4
 8009d7c:	d008      	beq.n	8009d90 <memmove+0x28>
 8009d7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d86:	e7f8      	b.n	8009d7a <memmove+0x12>
 8009d88:	4402      	add	r2, r0
 8009d8a:	4601      	mov	r1, r0
 8009d8c:	428a      	cmp	r2, r1
 8009d8e:	d100      	bne.n	8009d92 <memmove+0x2a>
 8009d90:	bd10      	pop	{r4, pc}
 8009d92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d9a:	e7f7      	b.n	8009d8c <memmove+0x24>

08009d9c <_fstat_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	4d07      	ldr	r5, [pc, #28]	@ (8009dbc <_fstat_r+0x20>)
 8009da0:	2300      	movs	r3, #0
 8009da2:	4604      	mov	r4, r0
 8009da4:	4608      	mov	r0, r1
 8009da6:	4611      	mov	r1, r2
 8009da8:	602b      	str	r3, [r5, #0]
 8009daa:	f7f8 f960 	bl	800206e <_fstat>
 8009dae:	1c43      	adds	r3, r0, #1
 8009db0:	d102      	bne.n	8009db8 <_fstat_r+0x1c>
 8009db2:	682b      	ldr	r3, [r5, #0]
 8009db4:	b103      	cbz	r3, 8009db8 <_fstat_r+0x1c>
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	bd38      	pop	{r3, r4, r5, pc}
 8009dba:	bf00      	nop
 8009dbc:	20019ce4 	.word	0x20019ce4

08009dc0 <_isatty_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4d06      	ldr	r5, [pc, #24]	@ (8009ddc <_isatty_r+0x1c>)
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	4608      	mov	r0, r1
 8009dca:	602b      	str	r3, [r5, #0]
 8009dcc:	f7f8 f95f 	bl	800208e <_isatty>
 8009dd0:	1c43      	adds	r3, r0, #1
 8009dd2:	d102      	bne.n	8009dda <_isatty_r+0x1a>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	b103      	cbz	r3, 8009dda <_isatty_r+0x1a>
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	bd38      	pop	{r3, r4, r5, pc}
 8009ddc:	20019ce4 	.word	0x20019ce4

08009de0 <_sbrk_r>:
 8009de0:	b538      	push	{r3, r4, r5, lr}
 8009de2:	4d06      	ldr	r5, [pc, #24]	@ (8009dfc <_sbrk_r+0x1c>)
 8009de4:	2300      	movs	r3, #0
 8009de6:	4604      	mov	r4, r0
 8009de8:	4608      	mov	r0, r1
 8009dea:	602b      	str	r3, [r5, #0]
 8009dec:	f7f8 f968 	bl	80020c0 <_sbrk>
 8009df0:	1c43      	adds	r3, r0, #1
 8009df2:	d102      	bne.n	8009dfa <_sbrk_r+0x1a>
 8009df4:	682b      	ldr	r3, [r5, #0]
 8009df6:	b103      	cbz	r3, 8009dfa <_sbrk_r+0x1a>
 8009df8:	6023      	str	r3, [r4, #0]
 8009dfa:	bd38      	pop	{r3, r4, r5, pc}
 8009dfc:	20019ce4 	.word	0x20019ce4

08009e00 <_realloc_r>:
 8009e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e04:	4680      	mov	r8, r0
 8009e06:	4615      	mov	r5, r2
 8009e08:	460c      	mov	r4, r1
 8009e0a:	b921      	cbnz	r1, 8009e16 <_realloc_r+0x16>
 8009e0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e10:	4611      	mov	r1, r2
 8009e12:	f7ff ba93 	b.w	800933c <_malloc_r>
 8009e16:	b92a      	cbnz	r2, 8009e24 <_realloc_r+0x24>
 8009e18:	f7ff fa24 	bl	8009264 <_free_r>
 8009e1c:	2400      	movs	r4, #0
 8009e1e:	4620      	mov	r0, r4
 8009e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e24:	f000 f81a 	bl	8009e5c <_malloc_usable_size_r>
 8009e28:	4285      	cmp	r5, r0
 8009e2a:	4606      	mov	r6, r0
 8009e2c:	d802      	bhi.n	8009e34 <_realloc_r+0x34>
 8009e2e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009e32:	d8f4      	bhi.n	8009e1e <_realloc_r+0x1e>
 8009e34:	4629      	mov	r1, r5
 8009e36:	4640      	mov	r0, r8
 8009e38:	f7ff fa80 	bl	800933c <_malloc_r>
 8009e3c:	4607      	mov	r7, r0
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d0ec      	beq.n	8009e1c <_realloc_r+0x1c>
 8009e42:	42b5      	cmp	r5, r6
 8009e44:	462a      	mov	r2, r5
 8009e46:	4621      	mov	r1, r4
 8009e48:	bf28      	it	cs
 8009e4a:	4632      	movcs	r2, r6
 8009e4c:	f7ff f9fb 	bl	8009246 <memcpy>
 8009e50:	4621      	mov	r1, r4
 8009e52:	4640      	mov	r0, r8
 8009e54:	f7ff fa06 	bl	8009264 <_free_r>
 8009e58:	463c      	mov	r4, r7
 8009e5a:	e7e0      	b.n	8009e1e <_realloc_r+0x1e>

08009e5c <_malloc_usable_size_r>:
 8009e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e60:	1f18      	subs	r0, r3, #4
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bfbc      	itt	lt
 8009e66:	580b      	ldrlt	r3, [r1, r0]
 8009e68:	18c0      	addlt	r0, r0, r3
 8009e6a:	4770      	bx	lr

08009e6c <_init>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr

08009e78 <_fini>:
 8009e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7a:	bf00      	nop
 8009e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e7e:	bc08      	pop	{r3}
 8009e80:	469e      	mov	lr, r3
 8009e82:	4770      	bx	lr
