$version Generated by VerilatedVcd $end
$date Wed Sep 28 12:12:14 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 & clk $end
  $var wire  9 ( fib_seq [8:0] $end
  $var wire  1 ' rst_n $end
  $scope module fib $end
   $var wire  1 & clk $end
   $var wire  9 % curr_seq [8:0] $end
   $var wire  9 ( fib_seq [8:0] $end
   $var wire  1 ' rst_n $end
   $var wire  9 $ step1_seq [8:0] $end
   $var wire  9 # step2_seq [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b000000001 #
b000000001 $
b000000000 %
0&
1'
b000000000 (
#100
b000000000 $
b000000001 %
1&
b000000001 (
#210
0&
#320
b000000010 #
b000000001 $
1&
#430
0&
#540
b000000011 #
b000000010 %
1&
b000000010 (
#650
0&
#760
b000000101 #
b000000010 $
b000000011 %
1&
b000000011 (
#870
0&
#980
b000001000 #
b000000011 $
b000000101 %
1&
b000000101 (
#1090
0&
#1200
b000001101 #
b000000101 $
b000001000 %
1&
b000001000 (
#1310
0&
#1420
b000010101 #
b000001000 $
b000001101 %
1&
b000001101 (
#1530
0&
#1640
b000100010 #
b000001101 $
b000010101 %
1&
b000010101 (
#1750
0&
#1860
b000110111 #
b000010101 $
b000100010 %
1&
b000100010 (
#1970
0&
