{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715393703793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715393703793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:15:03 2024 " "Processing started: Sat May 11 10:15:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715393703793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715393703793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715393703793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715393704079 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Uart uart.v(8) " "Verilog Module Declaration warning at uart.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Uart\"" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Found entity 1: Uart" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "FPGA_oscilloscope FPGA_oscilloscope.v(13) " "Verilog Module Declaration warning at FPGA_oscilloscope.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"FPGA_oscilloscope\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_oscilloscope.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_oscilloscope " "Found entity 1: FPGA_oscilloscope" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_oscilloscope " "Elaborating entity \"FPGA_oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715393704174 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC0_Trigger_lever FPGA_oscilloscope.v(24) " "Output port \"ADC0_Trigger_lever\" at FPGA_oscilloscope.v(24) has no driver" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715393704174 "|FPGA_oscilloscope"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_oscilloscope.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 65535 " "Parameter \"almost_full_value\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704238 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715393704238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0da1 " "Found entity 1: scfifo_0da1" {  } { { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0da1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated " "Elaborating entity \"scfifo_0da1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f141 " "Found entity 1: a_dpfifo_f141" {  } { { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f141 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo " "Elaborating entity \"a_dpfifo_f141\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\"" {  } { { "db/scfifo_0da1.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_rcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_rcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_rcf " "Found entity 1: a_fefifo_rcf" {  } { { "db/a_fefifo_rcf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_fefifo_rcf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_rcf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state " "Elaborating entity \"a_fefifo_rcf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\"" {  } { { "db/a_dpfifo_f141.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_up7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_up7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_up7 " "Found entity 1: cntr_up7" {  } { { "db/cntr_up7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_up7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_up7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\|cntr_up7:count_usedw " "Elaborating entity \"cntr_up7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\|cntr_up7:count_usedw\"" {  } { { "db/a_fefifo_rcf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_fefifo_rcf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_j811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_j811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_j811 " "Found entity 1: dpram_j811" {  } { { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_j811 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram " "Elaborating entity \"dpram_j811\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\"" {  } { { "db/a_dpfifo_f141.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3k1 " "Found entity 1: altsyncram_o3k1" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1 " "Elaborating entity \"altsyncram_o3k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\"" {  } { { "db/dpram_j811.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_i87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|decode_i87:decode3 " "Elaborating entity \"decode_i87\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|decode_i87:decode3\"" {  } { { "db/altsyncram_o3k1.tdf" "decode3" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_238.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_238.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_238 " "Found entity 1: mux_238" {  } { { "db/mux_238.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_238.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_238 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|mux_238:mux4 " "Elaborating entity \"mux_238\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|mux_238:mux4\"" {  } { { "db/altsyncram_o3k1.tdf" "mux4" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ipb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ipb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ipb " "Found entity 1: cntr_ipb" {  } { { "db/cntr_ipb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_ipb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715393704693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715393704693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ipb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|cntr_ipb:rd_ptr_count " "Elaborating entity \"cntr_ipb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|cntr_ipb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f141.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715393704693 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a0 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 47 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a1 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 77 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a2 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 107 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a3 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 137 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a4 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 167 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a5 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 197 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a6 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 227 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a7 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 257 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a8 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 287 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a9 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 317 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a10 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 347 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a11 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 377 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a12 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 407 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a13 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 437 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a14 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 467 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a15 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 497 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a16 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 527 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a17 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 557 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a18 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 587 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a19 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 617 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a20 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 647 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a21 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 677 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a22 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 707 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a23 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 737 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a24 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 767 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a25 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 797 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a26 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 827 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a27 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 857 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a28 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 887 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a29 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 917 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a30 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 947 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a31 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 977 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a32 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1007 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a33 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1037 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a34 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1067 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a35 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1097 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a36 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1127 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a37 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1157 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a38 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1187 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a39 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1217 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a40 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1247 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a41 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1277 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a42 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1307 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a43 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1337 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a44 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1367 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a45 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1397 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a46 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1427 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a47 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1457 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a48 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1487 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a49 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1517 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a50 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1547 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a51 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1577 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a52 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1607 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a53 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1637 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a54 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1667 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a55 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1697 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a56 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1727 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a57 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1757 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a58 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1787 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a59 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1817 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a60 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1847 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a61 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1877 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a62 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1907 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a63 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1937 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393704772 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1715393704772 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1715393704772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715393704930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_bg GND " "Pin \"ADC0_bg\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715393704962 "|FPGA_oscilloscope|ADC0_bg"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_Clk GND " "Pin \"ADC0_Clk\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715393704962 "|FPGA_oscilloscope|ADC0_Clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_rdreq GND " "Pin \"ADC0_rdreq\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715393704962 "|FPGA_oscilloscope|ADC0_rdreq"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_sclr GND " "Pin \"ADC0_sclr\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715393704962 "|FPGA_oscilloscope|ADC0_sclr"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_Trigger_lever GND " "Pin \"ADC0_Trigger_lever\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715393704962 "|FPGA_oscilloscope|ADC0_Trigger_lever"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715393704962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715393705104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_n " "No output dependent on input pin \"Reset_n\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|Reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_O_ADC0_Data " "No output dependent on input pin \"F_O_ADC0_Data\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|F_O_ADC0_Data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC0_almost_empty " "No output dependent on input pin \"ADC0_almost_empty\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|ADC0_almost_empty"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC0_empty " "No output dependent on input pin \"ADC0_empty\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|ADC0_empty"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Trigger_lever " "No output dependent on input pin \"Trigger_lever\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715393705135 "|FPGA_oscilloscope|Trigger_lever"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715393705135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715393705135 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715393705135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715393705135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715393705167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:15:05 2024 " "Processing ended: Sat May 11 10:15:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715393705167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715393705167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715393705167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715393705167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715393706145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715393706145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:15:05 2024 " "Processing started: Sat May 11 10:15:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715393706145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715393706145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715393706145 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1715393706224 ""}
{ "Info" "0" "" "Project  = FPGA_oscilloscope" {  } {  } 0 0 "Project  = FPGA_oscilloscope" 0 0 "Fitter" 0 0 1715393706224 ""}
{ "Info" "0" "" "Revision = FPGA_oscilloscope" {  } {  } 0 0 "Revision = FPGA_oscilloscope" 0 0 "Fitter" 0 0 1715393706224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715393706267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_oscilloscope EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_oscilloscope\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715393706271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715393706303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715393706303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715393706303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715393706351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715393706477 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715393706477 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715393706477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715393706477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715393706477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715393706493 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_bg " "Pin ADC0_bg not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_bg } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 21 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Clk } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 14 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_Clk " "Pin ADC0_Clk not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Clk } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 22 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Pin Reset_n not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Reset_n } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 15 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F_O_ADC0_Data " "Pin F_O_ADC0_Data not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { F_O_ADC0_Data } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_O_ADC0_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_rdreq " "Pin ADC0_rdreq not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_rdreq } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 23 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_rdreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_almost_empty " "Pin ADC0_almost_empty not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_almost_empty } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_almost_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_empty " "Pin ADC0_empty not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_empty } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 18 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_sclr " "Pin ADC0_sclr not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_sclr } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 25 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_sclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC0_Trigger_lever " "Pin ADC0_Trigger_lever not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Trigger_lever } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 24 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Trigger_lever } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Trigger_lever " "Pin Trigger_lever not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Trigger_lever } } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 19 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Trigger_lever } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715393706790 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1715393706790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_oscilloscope.sdc " "Synopsys Design Constraints File file not found: 'FPGA_oscilloscope.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715393706947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715393706947 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 6 5 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 6 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1715393706963 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1715393706963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715393706963 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715393706963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1715393706963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715393706963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715393706963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715393707373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715393707405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715393707405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715393707547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715393707547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715393707771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715393708244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715393708244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715393708308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715393708308 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1715393708308 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715393708308 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715393708308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715393708355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715393708465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715393708497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715393708623 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715393708860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/output_files/FPGA_oscilloscope.fit.smsg " "Generated suppressed messages file E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/output_files/FPGA_oscilloscope.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715393709192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5785 " "Peak virtual memory: 5785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715393709429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:15:09 2024 " "Processing ended: Sat May 11 10:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715393709429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715393709429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715393709429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715393709429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715393710234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715393710234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:15:10 2024 " "Processing started: Sat May 11 10:15:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715393710234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715393710234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715393710234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715393710693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715393710709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715393710882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:15:10 2024 " "Processing ended: Sat May 11 10:15:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715393710882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715393710882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715393710882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715393710882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715393711436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715393711862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715393711862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:15:11 2024 " "Processing started: Sat May 11 10:15:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715393711862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715393711862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_sta FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715393711862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715393711941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715393712019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715393712019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715393712051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715393712051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_oscilloscope.sdc " "Synopsys Design Constraints File file not found: 'FPGA_oscilloscope.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715393712193 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1715393712193 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715393712210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712225 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715393712225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715393712243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715393712478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712525 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715393712525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715393712653 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1715393712653 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1715393712653 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1715393712653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715393712668 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715393712937 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715393712937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715393712969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:15:12 2024 " "Processing ended: Sat May 11 10:15:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715393712969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715393712969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715393712969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715393712969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715393713822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715393713822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:15:13 2024 " "Processing started: Sat May 11 10:15:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715393713822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715393713822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715393713822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_8_1200mv_85c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_8_1200mv_85c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_8_1200mv_0c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_8_1200mv_0c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_min_1200mv_0c_fast.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_min_1200mv_0c_fast.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_8_1200mv_85c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_8_1200mv_85c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_8_1200mv_0c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_8_1200mv_0c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_min_1200mv_0c_v_fast.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_min_1200mv_0c_v_fast.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_oscilloscope_v.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/ simulation " "Generated file FPGA_oscilloscope_v.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715393714154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715393714185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:15:14 2024 " "Processing ended: Sat May 11 10:15:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715393714185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715393714185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715393714185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715393714185 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715393714770 ""}
