{"vcs1":{"timestamp_begin":1739968578.753258772, "rt":4.31, "ut":4.08, "st":0.17}}
{"vcselab":{"timestamp_begin":1739968583.134969247, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739968583.450729441, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739968578.466146876}
{"VCS_COMP_START_TIME": 1739968578.466146876}
{"VCS_COMP_END_TIME": 1739968583.751305645}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287828}}
{"vcselab": {"peak_mem": 150356}}
