/*
 * Copyright (c) 2015-2021 University of Antwerp, Aloxy NV.
 *
 * This file is part of Sub-IoT.
 * See https://github.com/Sub-IoT/Sub-IoT-Stack for further info.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*
 * cc1101_constants.h
 *
 *  Created on: Dec 10, 2012
 *      Author: armin@otheruse.nl
 */

#ifndef CONSTANTS_H_
#define CONSTANTS_H_

//------------------------------------------------------------------------------------------------------
// CC1101 STROBE, CONTROL AND STATUS REGISTER
#define IOCFG2       0x00        // GDO2 output pin configuration
#define IOCFG1       0x01        // GDO1 output pin configuration
#define IOCFG0       0x02        // GDO0 output pin configuration
#define FIFOTHR      0x03        // RX FIFO and TX FIFO thresholds
#define SYNC1        0x04        // Sync word, high byte
#define SYNC0        0x05        // Sync word, low byte
#define PKTLEN       0x06        // Packet length
#define PKTCTRL1     0x07        // Packet automation control
#define PKTCTRL0     0x08        // Packet automation control
#define ADDR         0x09        // Device address
#define CHANNR       0x0A        // Channel number
#define FSCTRL1      0x0B        // Frequency synthesizer control
#define FSCTRL0      0x0C        // Frequency synthesizer control
#define FREQ2        0x0D        // Frequency control word, high byte
#define FREQ1        0x0E        // Frequency control word, middle byte
#define FREQ0        0x0F        // Frequency control word, low byte
#define MDMCFG4      0x10        // Modem configuration
#define MDMCFG3      0x11        // Modem configuration
#define MDMCFG2      0x12        // Modem configuration
#define MDMCFG1      0x13        // Modem configuration
#define MDMCFG0      0x14        // Modem configuration
#define DEVIATN      0x15        // Modem deviation setting
#define MCSM2        0x16        // Main Radio Control State Machine configuration
#define MCSM1        0x17        // Main Radio Control State Machine configuration
#define MCSM0        0x18        // Main Radio Control State Machine configuration
#define FOCCFG       0x19        // Frequency Offset Compensation configuration
#define BSCFG        0x1A        // Bit Synchronization configuration
#define AGCCTRL2     0x1B        // AGC control
#define AGCCTRL1     0x1C        // AGC control
#define AGCCTRL0     0x1D        // AGC control
#define WOREVT1      0x1E        // High byte Event 0 timeout
#define WOREVT0      0x1F        // Low byte Event 0 timeout
#define WORCTRL      0x20        // Wake On Radio control
#define FREND1       0x21        // Front end RX configuration
#define FREND0       0x22        // Front end TX configuration
#define FSCAL3       0x23        // Frequency synthesizer calibration
#define FSCAL2       0x24        // Frequency synthesizer calibration
#define FSCAL1       0x25        // Frequency synthesizer calibration
#define FSCAL0       0x26        // Frequency synthesizer calibration
#define RCCTRL1      0x27        // RC oscillator configuration
#define RCCTRL0      0x28        // RC oscillator configuration
#define FSTEST       0x29        // Frequency synthesizer calibration control
#define PTEST        0x2A        // Production test
#define AGCTEST      0x2B        // AGC test
#define TEST2        0x2C        // Various test settings
#define TEST1        0x2D        // Various test settings
#define TEST0        0x2E        // Various test settings

// Strobe commands
#define RF_SRES         0x30        // Reset chip.
#define RF_SFSTXON      0x31        // Enable and calibrate frequency synthesizer (if MCSM0.FS_AUTOCAL=1).
									// If in RX/TX: Go to a wait state where only the synthesizer is
									// running (for quick RX / TX turnaround).
#define RF_SXOFF        0x32        // Turn off crystal oscillator.
#define RF_SCAL         0x33        // Calibrate frequency synthesizer and turn it off
									// (enables quick start).
#define RF_SRX          0x34        // Enable RX. Perform calibration first if coming from IDLE and
									// MCSM0.FS_AUTOCAL=1.
#define RF_STX          0x35        // In IDLE state: Enable TX. Perform calibration first if
									// MCSM0.FS_AUTOCAL=1. If in RX state and CCA is enabled:
									// Only go to TX if channel is clear.
#define RF_SIDLE        0x36        // Exit RX / TX, turn off frequency synthesizer and exit
									// Wake-On-Radio mode if applicable.
#define RF_SAFC         0x37        // Perform AFC adjustment of the frequency synthesizer
#define RF_SWOR         0x38        // Start automatic RX polling sequence (Wake-on-Radio)
#define RF_SPWD         0x39        // Enter power down mode when CSn goes high.
#define RF_SFRX         0x3A        // Flush the RX FIFO buffer.
#define RF_SFTX         0x3B        // Flush the TX FIFO buffer.
#define RF_SWORRST      0x3C        // Reset real time clock.
#define RF_SNOP         0x3D        // No operation. May be used to pad strobe commands to two
									// bytes for simpler software.

//Status registers
#define PARTNUM      0x30
#define VERSION      0x31
#define FREQEST      0x32
#define LQI          0x33
#define RSSI         0x34
#define MARCSTATE    0x35
#define WORTIME1     0x36
#define WORTIME0     0x37
#define PKTSTATUS    0x38
#define VCO_VC_DAC   0x39

#define TXBYTES      0x3A
#define RXBYTES      0x3B

#define PATABLE      0x3E
#define TXFIFO       0x3F
#define RXFIFO       0x3F

// Definitions for burst/single access to registers
#define WRITE_BURST      0x40
#define READ_SINGLE      0x80
#define READ_BURST       0xC0

typedef enum {
    CC1101_CHIPSTATE_SLEEP  = 0,
    CC1101_CHIPSTATE_IDLE   = 1,
    CC1101_CHIPSTATE_TX     = 19
    // TODO other states not used for now
} cc1101_chipstate_t;

typedef enum {
    CC1101_GDO0 = 0,
    CC1101_GDO1 = 1,
    CC1101_GDO2 = 2,
} cc1101_gdOx_t;

#endif /* CONSTANTS_H_ */
