$version Generated by VerilatedVcd $end
$date Sat Sep 10 00:23:30 2022
 $end
$timescale   1ps $end

 $scope module top $end
  $var wire  1 # clk_i $end
  $var wire  1 - irq_o $end
  $var wire  1 + mic_clk_o $end
  $var wire  1 , mic_data_i $end
  $var wire  1 $ rst_ni $end
  $var wire  1 ' wb_ack_o $end
  $var wire  4 ( wb_adr_i [3:0] $end
  $var wire  8 ) wb_dat_i [7:0] $end
  $var wire  8 * wb_dat_o [7:0] $end
  $var wire  1 & wb_stb_i $end
  $var wire  1 % wb_we_i $end
  $scope module peri_mems_microphone $end
   $var wire 32 E TicksPerHz [31:0] $end
   $var wire  1 . clk_i $end
   $var wire  1 D irq_d $end
   $var wire  1 8 irq_o $end
   $var wire  1 B mic_clk_d $end
   $var wire  1 6 mic_clk_o $end
   $var wire  1 C mic_clk_q $end
   $var wire  2 : mic_cnt_d [1:0] $end
   $var wire  2 ; mic_cnt_q [1:0] $end
   $var wire  1 7 mic_data_i $end
   $var wire  1 / rst_ni $end
   $var wire  8 < sample_buf_d [7:0] $end
   $var wire  8 = sample_buf_q [7:0] $end
   $var wire  8 > sample_cnt_d [7:0] $end
   $var wire  8 ? sample_cnt_q [7:0] $end
   $var wire  1 9 unused $end
   $var wire  1 2 wb_ack_o $end
   $var wire  4 3 wb_adr_i [3:0] $end
   $var wire  8 @ wb_dat_d [7:0] $end
   $var wire  8 4 wb_dat_i [7:0] $end
   $var wire  8 5 wb_dat_o [7:0] $end
   $var wire  8 A wb_dat_q [7:0] $end
   $var wire  1 1 wb_stb_i $end
   $var wire  1 0 wb_we_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b0000 (
b00000000 )
b00000000 *
1+
0,
1-
0.
0/
00
01
02
b0000 3
b00000000 4
b00000000 5
16
07
18
09
b01 :
b00 ;
b00000000 <
b00000000 =
b00000001 >
b00000000 ?
b00000000 @
b00000000 A
1B
0C
1D
b00000000000000000000000000000010 E
