// Seed: 3598108095
module module_0 (
    output wor id_0,
    input wire id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7
);
  wire id_9;
  always assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6
);
  assign id_1 = 1;
  module_0(
      id_4, id_2, id_5, id_2, id_5, id_0, id_6, id_0
  );
endmodule
