Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8bf75a482fa04a38a90f76cdd3664f7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_banch_behav xil_defaultlib.Test_banch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2 [mux_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Master [master_default]
Compiling architecture behavioral of entity xil_defaultlib.test_banch
Built simulation snapshot Test_banch_behav
