\doxysection{Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\hypertarget{stm32wlxx__hal__rcc__ex_8h}{}\label{stm32wlxx__hal__rcc__ex_8h}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc\_ex.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extended module.  


{\ttfamily \#include "{}stm32wlxx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32wlxx\+\_\+ll\+\_\+exti.\+h"{}}\newline
{\ttfamily \#include "{}stm32wlxx\+\_\+ll\+\_\+pwr.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Constants_ga872161cbb9f0b7256a60c89b63d59f6d}{RCC\+\_\+\+PERIPHCLOCK\+\_\+\+ALL}}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga8fb006f66c765cfb0b4b53a05d3d13a0}{IS\+\_\+\+RCC\+\_\+\+LSCOSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga7ef5298a4d0e7b186c4a4e5471987084}{IS\+\_\+\+RCC\+\_\+\+PERIPHCLOCK}}(\+\_\+\+\_\+\+SELECTION\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga6003fec797edb43f2d69424cf9da6a2b}{IS\+\_\+\+RCC\+\_\+\+USART1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_gad0871c1f91966bdd646d4b583ed16f1b}{IS\+\_\+\+RCC\+\_\+\+USART2\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga6a49a9c60f0bafa3b05ed9d30ff2f9d9}{IS\+\_\+\+RCC\+\_\+\+I2\+S2\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga1460e301aee805e26a6f6a4936213bd5}{IS\+\_\+\+RCC\+\_\+\+LPUART1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga08abf8048ad8806f0fb9199ee3095436}{IS\+\_\+\+RCC\+\_\+\+I2\+C1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga06d868f8ccbb3bcdd2b573e0475219f0}{IS\+\_\+\+RCC\+\_\+\+I2\+C2\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga7bf8b9f78ff28b99e0ec6c3f4bf9eb5a}{IS\+\_\+\+RCC\+\_\+\+I2\+C3\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga2ff0181ecf68326dc8c783420c5e7935}{IS\+\_\+\+RCC\+\_\+\+LPTIM1\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga6ff9e8c312fb5f55629e0189387a1bcf}{IS\+\_\+\+RCC\+\_\+\+LPTIM2\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga701e03fed69e91c639934a8cac88648d}{IS\+\_\+\+RCC\+\_\+\+LPTIM3\+CLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_gaa24e40974218456ca273b7d4710bdedc}{IS\+\_\+\+RCC\+\_\+\+RNGCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__Private__Macros_ga1807ca48bb133c760e218fba1b95e516}{IS\+\_\+\+RCC\+\_\+\+ADCCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCCEx__LSCO__Clock__Source_ga50b7a89596fc4a355b8b895a96956998}{RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LSCO__Clock__Source_gaab2c71c02c7b79c1f12d2952e7cdba53}{RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga45390869c206531ea6d98baefb2315ac}{RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga5d259e3e1607db6e547d525043246387}{RCC\+\_\+\+PERIPHCLK\+\_\+\+USART2}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gac059932abb02c0664b3c4549e81e24ce}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+S2}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga26dd46ff44eb9a532070bb3790ce0086}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPUART1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C3}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM1}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga561fc62cb1c8790b7647d9a6fd24818d}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gae53cf22ab47a35dc16400b6df35b4977}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM3}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{RCC\+\_\+\+PERIPHCLK\+\_\+\+RNG}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaede03aaafb5319bb39767bf50182406f}{RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}}~0x00010000U
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2}}~LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK2
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga72747e0de2606ef44be62541e870365a}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PLL}}~LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+PLL
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga0408141630a49899c6b78571fdd5d07c}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2S2__Clock__Source_ga003438376a0af9eb7ccfca5e9803c3e9}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PIN}}~LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+PIN
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga58908949049997c61473bf69f96efcb9}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga5f381755e2436c4e6f38f3932459bc3a}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga513813757e201ec2702b702d99d5b77b}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPTIM3__Clock__Source_ga3d5e174bdf6bfd62f422ce03c02f07f4}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+MSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+NONE
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+PLL
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}
\item 
\#define \mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cea2f96dc164c6cfbbebd17bae032ea}{EXTI\+\_\+\+IMR2\+\_\+\+IM43}}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the USART2 clock (USART2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the USART2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga5a847f3524c3786a8c6210bd55a84e5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source(\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+S2 clock (I2\+S2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4497f87c25250a2dd5d045c9946a5d6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+S2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPUART clock (LPUART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPUART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga49280a374f55802d8063a083350572ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C2 clock (I2\+C2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga374d6807df83720c548fdea1d86d3852}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM1 clock (LPTIM1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM2 clock (LPTIM2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga97610795ddadd4294e5499278d02254f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM3 clock (LPTIM3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga0977cdba08aedf2664f900fb47e1518c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM3\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source(LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gab2ff47096d330f8909ea32e7374763ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC interface clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source(LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gafca78bb6fbfed8a31ef7ee030d424b50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa5c2a31f367b8085be517e315b8c0196}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad5f8173d2752512c30375c9ca7890fbc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga20711e52b237c9c598c87d5329a9700f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaca584a61c549060532c0d5f0cbfe77e9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga6b65103e41053ff39fa1b1d373ee89ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig}} (\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}Periph\+Clk\+Init)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig}} (\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}Periph\+Clk\+Init)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq}} (uint32\+\_\+t Periph\+Clk)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab5a363cbbf01f48cc19db511919c5a1a}{HAL\+\_\+\+RCCEx\+\_\+\+Wake\+Up\+Stop\+CLKConfig}} (uint32\+\_\+t Wake\+Up\+Clk)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga7d237da5647613e86a997794b864f0fa}{HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSECSS}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gae5959cd3a8acfbed2c967f7b2336151c}{HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSECSS}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga8ddfc54f96412cceafa11f4a6389e261}{HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSECSS\+\_\+\+IT}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga88a422344cd65e2eda4107252c1fc749}{HAL\+\_\+\+RCCEx\+\_\+\+LSECSS\+\_\+\+IRQHandler}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga6a0c850cc08b2788116cf0c2bf993778}{HAL\+\_\+\+RCCEx\+\_\+\+LSECSS\+\_\+\+Callback}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gab76127c09ee117183a0a502c8012cb6d}{HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSCO}} (uint32\+\_\+t LSCOSource)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gaab1246ffe1198dfc1cf498b6989ade38}{HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSCO}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_ga5cc774d489a5af9b68d3939752827eec}{HAL\+\_\+\+RCCEx\+\_\+\+Enable\+MSIPLLMode}} (void)
\item 
void \mbox{\hyperlink{group__RCCEx__Exported__Functions__Group2_gac442d3a67c2369816448410fee1eef35}{HAL\+\_\+\+RCCEx\+\_\+\+Disable\+MSIPLLMode}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2020 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

