<dec f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='34' type='2'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='87' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='88' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='89' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='87' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='88' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='89' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='119' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='122' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='125' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
