{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 24613, "design__instance__area": 149224, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 202, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 8, "power__internal__total": 0.015421946533024311, "power__switching__total": 0.0067173149436712265, "power__leakage__total": 1.569893299802061e-07, "power__total": 0.022139418870210648, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.29690725718394806, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3086122278413078, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.318862834050852, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.3785698528477055, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 99, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 202, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3262678830566528, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3392614896151401, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.4475666630658432, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.181640707616208, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.3371879537689797, "timing__setup__tns__corner:nom_ss_100C_1v60": -40.38635851167494, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.4475666630658432, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.181640707616208, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 8, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 202, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.28387240583892953, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.292126081593179, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11106671452468186, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.247273764019202, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 127, "design__max_fanout_violation__count": 202, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": -0.2784497988775423, "clock__skew__worst_setup": 0.2861559126205605, "timing__hold__ws": -0.5297515909218837, "timing__setup__ws": -2.6081226805358693, "timing__hold__tns": -2.3016642576676722, "timing__setup__tns": -50.23328384329024, "timing__hold__wns": -0.5297515909218837, "timing__setup__wns": -2.6081226805358693, "timing__hold_vio__count": 32, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 24613, "design__instance__area__stdcell": 149224, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.714196, "design__instance__utilization__stdcell": 0.714196, "design__instance__count__stdcell__type:physical__class:welltap": 2975, "design__instance__count__stdcell__type:physical__class:antennacell": 128, "design__instance__count__stdcell__type:physical__class:spacer": 8807, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 2510, "design__instance__count__stdcell__type:logical__class:buffer": 5847, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 4346, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 11910, "design__instance__count__stdcell__type:logical": 12703, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10238579, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 332925, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2224, "antenna__violating__nets": 16, "antenna__violating__pins": 21, "route__antenna_violation__count": 16, "antenna_diodes_count": 128, "route__net": 12572, "route__net__special": 2, "route__drc_errors__iter:1": 6624, "route__wirelength__iter:1": 404234, "route__drc_errors__iter:2": 2954, "route__wirelength__iter:2": 400498, "route__drc_errors__iter:3": 2818, "route__wirelength__iter:3": 399710, "route__drc_errors__iter:4": 162, "route__wirelength__iter:4": 398649, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 398631, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 398627, "route__drc_errors": 0, "route__wirelength": 398627, "route__vias": 86480, "route__vias__singlecut": 86480, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1168.25, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 183, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 183, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 183, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 202, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2899595923216529, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.300477623509817, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3137089565801755, "timing__setup__ws__corner:min_tt_025C_1v80": 2.6628180414355227, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 183, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 85, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 202, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.31918965596296917, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3280460163031815, "timing__hold__ws__corner:min_ss_100C_1v60": -0.3320004365397056, "timing__setup__ws__corner:min_ss_100C_1v60": -1.6258035378145859, "timing__hold__tns__corner:min_ss_100C_1v60": -0.9410046341820582, "timing__setup__tns__corner:min_ss_100C_1v60": -29.04724365476992, "timing__hold__wns__corner:min_ss_100C_1v60": -0.3320004365397056, "timing__setup__wns__corner:min_ss_100C_1v60": -1.6258035378145859, "timing__hold_vio__count__corner:min_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 183, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 202, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2784497988775423, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2861559126205605, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10738787940623938, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.432596637423021, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 183, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 202, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 14, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.30354128403291636, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.31702871780672326, "timing__hold__ws__corner:max_tt_025C_1v80": 0.323367564100671, "timing__setup__ws__corner:max_tt_025C_1v80": 2.1601130384706724, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 183, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 127, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 202, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.33728107372780375, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3534281578546227, "timing__hold__ws__corner:max_ss_100C_1v60": -0.5297515909218837, "timing__setup__ws__corner:max_ss_100C_1v60": -2.6081226805358693, "timing__hold__tns__corner:max_ss_100C_1v60": -2.3016642576676722, "timing__setup__tns__corner:max_ss_100C_1v60": -50.23328384329024, "timing__hold__wns__corner:max_ss_100C_1v60": -0.5297515909218837, "timing__setup__wns__corner:max_ss_100C_1v60": -2.6081226805358693, "timing__hold_vio__count__corner:max_ss_100C_1v60": 21, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 183, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 202, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2901867439589155, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2977017328028391, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11473133878800723, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.101799904720657, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 183, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 183, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7986, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00140102, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00133217, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000260345, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00133217, "design_powergrid__voltage__worst": 0.00133217, "design_powergrid__voltage__worst__net:VPWR": 1.7986, "design_powergrid__drop__worst": 0.00140102, "design_powergrid__drop__worst__net:VPWR": 0.00140102, "design_powergrid__voltage__worst__net:VGND": 0.00133217, "design_powergrid__drop__worst__net:VGND": 0.00133217, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000269, "ir__drop__worst": 0.0014, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}