R2_input_inc
{
  STRUCT inc_spec_WLSR2_input
  {
      int tx_wlsr;
      int ty_wlsr;
      string port_name_wlsr;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_WLSR2_input inc_WLSR2_input_spec[] = 
  {
//tx_wlsr   ty    port_name_wlsr  port_name_con         device_name_con    tx_con  ty_con
      {18,    46,    "CLKG_IN",    "TIEHI",        "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_PLL1_ARB_LOC_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    47},
      {18,    46,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    16},
      {18,    46,    "CLK_PLL0_ARB_UADJ_IN",    "TIEHI",        "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_PLL0_ARB_LOC_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    42},
      {18,    46,    "CLK_PLL1_0_LOC_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    47},
      {18,    46,    "CLK_PLL1_0_DADJ_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    16},
      {18,    46,    "CLK_PLL0_0_LOC_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    42},
      {18,    46,    "CLK_PLL0_0_UADJ_IN",     "TIEHI",        "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_PLL_EXT_IN[1]",    "CLK_OUT_EXT",        "PLL_TILE",    18,    42},
      {18,    46,    "CLK_PLL_EXT_IN[0]",    "CLK_OUT_EXT",        "PLL_TILE",    18,    47},
      {18,    46,    "CLK_USCM[29]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[28]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[27]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[26]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[25]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[24]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[23]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[22]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[21]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[20]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[19]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[18]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[17]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[16]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[15]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[14]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[13]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[12]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[11]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[10]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[9]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[8]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[7]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[6]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[5]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[4]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[3]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[2]",        "TIEHI",    "WLSR2_TILE",    18,    46}, 
      {18,    46,    "CLK_USCM[1]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    46,    "CLK_USCM[0]",        "TIEHI",    "WLSR2_TILE",    18,    46},
      {18,    15,    "CLKG_IN",    "TIEHI",        "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_PLL1_ARB_LOC_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    16},
      {18,    15,    "CLK_PLL1_ARB_DADJ_IN",    "TIEHI",        "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    42},
      {18,    15,    "CLK_PLL0_ARB_LOC_IN",    "CLK_OUT_5MUX1",        "PLL_TILE",    18,    11},
      {18,    15,    "CLK_PLL1_0_LOC_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    16},
      {18,    15,    "CLK_PLL1_0_DADJ_IN",    "TIEHI",        "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_PLL0_0_LOC_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    11},
      {18,    15,    "CLK_PLL0_0_UADJ_IN",    "CLK_OUT0_WL",        "PLL_TILE",    18,    42},
      {18,    15,    "CLK_PLL_EXT_IN[1]",    "CLK_OUT_EXT",        "PLL_TILE",    18,    11},
      {18,    15,    "CLK_PLL_EXT_IN[0]",    "CLK_OUT_EXT",        "PLL_TILE",    18,    16},
      {18,    15,    "CLK_USCM[29]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[28]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[27]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[26]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[25]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[24]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[23]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[22]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[21]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[20]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[19]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[18]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[17]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[16]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[15]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[14]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[13]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[12]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[11]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[10]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[9]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[8]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[7]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[6]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[5]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[4]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[3]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[2]",        "TIEHI",    "WLSR2_TILE",    18,    15}, 
      {18,    15,    "CLK_USCM[1]",        "TIEHI",    "WLSR2_TILE",    18,    15},
      {18,    15,    "CLK_USCM[0]",        "TIEHI",    "WLSR2_TILE",    18,    15}
   };
};
