 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : counter
Version: 2003.03
Date   : Mon Apr 11 16:01:00 2005
****************************************

Operating Conditions: 
Wire Load Model Mode: top

  Startpoint: di[1] (input port clocked by clk)
  Endpoint: q_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  di[1] (in)                               0.00       0.10 r
  U6/Z2 (B2I)                              0.63       0.73 r
  q_reg[1]/TI (FD2S)                       0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  q_reg[1]/CP (FD2S)                       0.00       0.10 r
  library hold time                        0.30       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.33


1
