# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/ayhon/Vivado/VGAProject/lab6/constr/PYNQ-Z2_v1.0.xdc

# IP: ip/clk_wiz_0/clk_wiz_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clk_wiz_0 || ORIG_REF_NAME==clk_wiz_0} -quiet] -quiet
