<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for wlan_sys subsystem moredump
  Chip hash: db95


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com Registers.xsd"
  name="wlan_sys">
  <block name="bbic_pad_control" comment="">
    <register addr="d5000000" rw_flags="RW" width="1" name="BBIC_PAD_CONTROL_WL_SPDY_M" comment="Control register for pad WL_SPDY_M"/>
    <register addr="d5000004" rw_flags="RW" width="1" name="BBIC_PAD_CONTROL_WL_SPDY_S" comment="Control register for pad WL_SPDY_S"/>
    <register addr="d5000008" rw_flags="RW" width="1" name="BBIC_PAD_CONTROL_BT_SPDY_M" comment="Control register for pad BT_SPDY_M"/>
    <register addr="d500000c" rw_flags="RW" width="1" name="BBIC_PAD_CONTROL_BT_SPDY_S" comment="Control register for pad BT_SPDY_S"/>
  </block>
  <block name="coex_bb" comment="">
    <register addr="d2000000" rw_flags="RW" width="1" name="COEX_BB_CFG" comment=""/>
    <register addr="d2000004" rw_flags="RW" width="1" name="COEX_BB_SW_RESET" comment=""/>
    <register addr="d2000008" rw_flags="RW" width="1" name="COEX_BB_DEBUG_SEL" comment=""/>
    <register addr="d200000c" rw_flags="RW" width="1" name="COEX_BB_DEBUG_CDL_SEL" comment=""/>
    <register addr="d2000010" rw_flags="RW" width="1" name="COEX_BB_DEBUG_CDL_ARB_SEL" comment=""/>
    <register addr="d2000014" rw_flags="RW" width="1" name="COEX_BB_DEBUG_IF_SEL" comment=""/>
    <register addr="d2000018" rw_flags="RW" width="1" name="COEX_BB_ALLOWED_ORIDE" comment=""/>
    <register addr="d200001c" rw_flags="RW" width="1" name="COEX_BB_WL_ABORT_CFG" comment=""/>
    <register addr="d2000020" rw_flags="RW" width="1" name="COEX_BB_BT_ABORT_CFG" comment=""/>
    <register addr="d2000024" rw_flags="RW" width="1" name="COEX_BT_WL_TX_COL" comment=""/>
    <register addr="d2000028" rw_flags="RW" width="1" name="COEX_BT_WL_RX_COL" comment=""/>
    <register addr="d200002c" rw_flags="RW" width="1" name="COEX_BT_LTE_TX_COL" comment=""/>
    <register addr="d2000030" rw_flags="RW" width="1" name="COEX_BT_LTE_RX_COL" comment=""/>
    <register addr="d2000034" rw_flags="RW" width="1" name="COEX_WL_LTE_TX_COL" comment=""/>
    <register addr="d2000038" rw_flags="RW" width="1" name="COEX_WL_LTE_RX_COL" comment=""/>
    <register addr="d200003c" rw_flags="RW" width="1" name="COEX_BB_CLKGEN_CFG" comment=""/>
    <register addr="d2000040" rw_flags="RW" width="4" name="COEX_BT_ASTX" comment=""/>
    <register addr="d2000044" rw_flags="RW" width="4" name="COEX_BT_ASTX_START_TIME" comment=""/>
    <register addr="d2000048" rw_flags="RW" width="1" name="COEX_BT_ASTX_UPDATE" comment=""/>
    <register addr="d200004c" rw_flags="R" width="1" name="COEX_BT_ASTX_STICKY_STATUS" comment=""/>
    <register addr="d2000050" rw_flags="R" width="1" name="COEX_BT_ASTX_DEFER_COUNT" comment=""/>
    <register addr="d2000054" rw_flags="RW" width="1" name="COEX_BT_ASTX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d2000058" rw_flags="RW" width="4" name="COEX_BT_ASRX" comment=""/>
    <register addr="d200005c" rw_flags="RW" width="4" name="COEX_BT_ASRX_START_TIME" comment=""/>
    <register addr="d2000060" rw_flags="RW" width="1" name="COEX_BT_ASRX_UPDATE" comment=""/>
    <register addr="d2000064" rw_flags="R" width="1" name="COEX_BT_ASRX_STICKY_STATUS" comment=""/>
    <register addr="d2000068" rw_flags="R" width="1" name="COEX_BT_ASRX_DEFER_COUNT" comment=""/>
    <register addr="d200006c" rw_flags="RW" width="1" name="COEX_BT_ASRX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d2000070" rw_flags="RW" width="4" name="COEX_LTE_ASTX" comment=""/>
    <register addr="d2000074" rw_flags="RW" width="4" name="COEX_LTE_ASTX_START_TIME" comment=""/>
    <register addr="d2000078" rw_flags="RW" width="1" name="COEX_LTE_ASTX_UPDATE" comment=""/>
    <register addr="d200007c" rw_flags="R" width="1" name="COEX_LTE_ASTX_STICKY_STATUS" comment=""/>
    <register addr="d2000080" rw_flags="R" width="1" name="COEX_LTE_ASTX_DEFER_COUNT" comment=""/>
    <register addr="d2000084" rw_flags="RW" width="1" name="COEX_LTE_ASTX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d2000088" rw_flags="RW" width="4" name="COEX_LTE_ASRX" comment=""/>
    <register addr="d200008c" rw_flags="RW" width="4" name="COEX_LTE_ASRX_START_TIME" comment=""/>
    <register addr="d2000090" rw_flags="RW" width="1" name="COEX_LTE_ASRX_UPDATE" comment=""/>
    <register addr="d2000094" rw_flags="R" width="1" name="COEX_LTE_ASRX_STICKY_STATUS" comment=""/>
    <register addr="d2000098" rw_flags="R" width="1" name="COEX_LTE_ASRX_DEFER_COUNT" comment=""/>
    <register addr="d200009c" rw_flags="RW" width="1" name="COEX_LTE_ASRX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d20000a0" rw_flags="RW" width="1" name="COEX_WL_TX_ACK_PRIORITY" comment=""/>
    <register addr="d20000a4" rw_flags="RW" width="1" name="COEX_WL_TX_DATA_DUR_OFFSET" comment=""/>
    <register addr="d20000a8" rw_flags="RW" width="1" name="COEX_WL_TX_ACK_DUR_OFFSET" comment=""/>
    <register addr="d20000ac" rw_flags="RW" width="1" name="COEX_WL_TX_MISC_CFG" comment=""/>
    <register addr="d20000b0" rw_flags="R" width="1" name="COEX_WL_TX_STICKY_STATUS" comment=""/>
    <register addr="d20000b4" rw_flags="R" width="1" name="COEX_WL_TX_DEFER_COUNT" comment=""/>
    <register addr="d20000b8" rw_flags="RW" width="1" name="COEX_WL_TX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d20000bc" rw_flags="RW" width="2" name="COEX_WL_RX_LISTEN_DURATION" comment=""/>
    <register addr="d20000c0" rw_flags="RW" width="1" name="COEX_WL_RX_LISTEN_PRIORITY" comment=""/>
    <register addr="d20000c4" rw_flags="RW" width="1" name="COEX_WL_RX_PHYACT_PRIORITY" comment=""/>
    <register addr="d20000c8" rw_flags="RW" width="1" name="COEX_WL_RX_MAC_PRIORITY" comment=""/>
    <register addr="d20000cc" rw_flags="RW" width="1" name="COEX_WL_RX_ACK_PRIORITY" comment=""/>
    <register addr="d20000d0" rw_flags="RW" width="1" name="COEX_WL_RX_DATA_DUR_OFFSET" comment=""/>
    <register addr="d20000d4" rw_flags="RW" width="1" name="COEX_WL_RX_ACK_DUR_OFFSET" comment=""/>
    <register addr="d20000d8" rw_flags="RW" width="1" name="COEX_WL_RX_MISC_CFG" comment=""/>
    <register addr="d20000dc" rw_flags="R" width="1" name="COEX_WL_RX_STICKY_STATUS" comment=""/>
    <register addr="d20000e0" rw_flags="R" width="1" name="COEX_WL_RX_DEFER_COUNT" comment=""/>
    <register addr="d20000e4" rw_flags="RW" width="1" name="COEX_WL_RX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d20000e8" rw_flags="RW" width="4" name="COEX_WL_SW_ASTX" comment=""/>
    <register addr="d20000ec" rw_flags="RW" width="4" name="COEX_WL_SW_ASTX_START_TIME" comment=""/>
    <register addr="d20000f0" rw_flags="RW" width="1" name="COEX_WL_SW_ASTX_UPDATE" comment=""/>
    <register addr="d20000f4" rw_flags="R" width="1" name="COEX_WL_SW_ASTX_STICKY_STATUS" comment=""/>
    <register addr="d20000f8" rw_flags="R" width="1" name="COEX_WL_SW_ASTX_DEFER_COUNT" comment=""/>
    <register addr="d20000fc" rw_flags="RW" width="1" name="COEX_WL_SW_ASTX_CLR_DEFER_COUNT" comment=""/>
    <register addr="d2000100" rw_flags="RW" width="4" name="COEX_WL_SW_ASRX" comment=""/>
    <register addr="d2000104" rw_flags="RW" width="4" name="COEX_WL_SW_ASRX_START_TIME" comment=""/>
    <register addr="d2000108" rw_flags="RW" width="1" name="COEX_WL_SW_ASRX_UPDATE" comment=""/>
    <register addr="d200010c" rw_flags="R" width="1" name="COEX_WL_SW_ASRX_STICKY_STATUS" comment=""/>
    <register addr="d2000110" rw_flags="R" width="1" name="COEX_WL_SW_ASRX_DEFER_COUNT" comment=""/>
    <register addr="d2000114" rw_flags="RW" width="1" name="COEX_WL_SW_ASRX_CLR_DEFER_COUNT" comment=""/>
  </block>
  <block name="mildred_sfr_core" comment="">
    <register addr="d300fe04" rw_flags="RW" width="1" name="MILDRED_SP" comment="Stack pointer"/>
    <register addr="d300fe08" rw_flags="RW" width="1" name="MILDRED_DPL" comment="Data pointer low byte"/>
    <register addr="d300fe0c" rw_flags="RW" width="1" name="MILDRED_DPH" comment="Data pointer high byte"/>
    <register addr="d300fe10" rw_flags="RW" width="1" name="MILDRED_CONTROL" comment="Control Mildred"/>
    <register addr="d300fe14" rw_flags="RW" width="1" name="MILDRED_SET_PC_LO" comment="Set Mildred's PC - lower half"/>
    <register addr="d300fe18" rw_flags="RW" width="1" name="MILDRED_SET_PC_HI" comment="Set Mildred's PC - upper half. Setting this register causes the update to occur if Mildred is stopped."/>
    <register addr="d300fe1c" rw_flags="RW" width="1" name="MILDRED_PCON" comment="Power control"/>
    <register addr="d300fe20" rw_flags="RW" width="1" name="MILDRED_TCON" comment="Timer control"/>
    <register addr="d300fe24" rw_flags="RW" width="1" name="MILDRED_TMOD" comment="Timer mode"/>
    <register addr="d300fe28" rw_flags="RW" width="1" name="MILDRED_TL0" comment="Timer low 0"/>
    <register addr="d300fe2c" rw_flags="RW" width="1" name="MILDRED_TL1" comment="Timer low 1"/>
    <register addr="d300fe30" rw_flags="RW" width="1" name="MILDRED_TH0" comment="Timer high 0"/>
    <register addr="d300fe34" rw_flags="RW" width="1" name="MILDRED_TH1" comment="Timer high 1"/>
    <register addr="d300fe60" rw_flags="RW" width="1" name="MILDRED_SCON" comment="Serial interface unit (SIU) control."/>
    <register addr="d300fe64" rw_flags="RW" width="1" name="MILDRED_SBUF" comment="Serial data buffer"/>
    <register addr="d300fe84" rw_flags="RW" width="1" name="MILDRED_TIMER_COUNTER_PRESCALE_INT" comment="Set the integer part of the timer/counter prescaler"/>
    <register addr="d300fe88" rw_flags="RW" width="1" name="MILDRED_TIMER_COUNTER_PRESCALE_FRAC" comment="Set the fractional part of the timer/counter prescaler"/>
    <register addr="d300fe94" rw_flags="R" width="1" name="MILDRED_PROGRAM_COUNTER_LO" comment="Register view of the Mildred program counter"/>
    <register addr="d300fe98" rw_flags="R" width="1" name="MILDRED_PROGRAM_COUNTER_HI" comment="Register view of the Mildred program counter"/>
    <register addr="d300fe9c" rw_flags="RW" width="1" name="MILDRED_READ_WRITE_INTERNAL_INT_STATE" comment="Clear Mildred's internal interrupt status flops. This is a bitfield register."/>
    <register addr="d300fea0" rw_flags="RW" width="1" name="MILDRED_IE" comment="Interrupt enable"/>
    <register addr="d300fee0" rw_flags="RW" width="1" name="MILDRED_IP" comment="Interrupt priority"/>
    <register addr="d300ff40" rw_flags="RW" width="1" name="MILDRED_PSW" comment="Program and status word"/>
    <register addr="d300ff80" rw_flags="RW" width="1" name="MILDRED_ACC" comment="Accumulator"/>
    <register addr="d300ff84" rw_flags="RW" width="1" name="MILDRED_SIU_SDIV" comment="Control the SDIV input to the serial interface unit"/>
    <register addr="d300ffc0" rw_flags="RW" width="1" name="MILDRED_B" comment="B register"/>
  </block>
  <block name="mildred_sfr_pmu" comment="">
    <register addr="d300fe00" rw_flags="RW" width="1" name="MILDRED_P0" comment="PIO 0-7 config/status"/>
    <register addr="d300fe38" rw_flags="RW" width="1" name="MILDRED_P0_RISING" comment="Reads bits 07:00 of the PIO rising edge capture register. When a PIO is high the matching bit is asynchronously set. If low, writing a 1 clears the bit."/>
    <register addr="d300fe3c" rw_flags="RW" width="1" name="MILDRED_P1_RISING" comment="Reads bits 15:08 of the PIO rising edge capture register."/>
    <register addr="d300fe40" rw_flags="RW" width="1" name="MILDRED_P1" comment="PIO 8-15 config/status"/>
    <register addr="d300fe44" rw_flags="RW" width="1" name="RESET" comment="Resets for main MXL140 clock generator and WLBT toplevel"/>
    <register addr="d300fe48" rw_flags="RW" width="1" name="CLOCK_ENABLE" comment="Enables for main clock generator"/>
    <register addr="d300fe4c" rw_flags="RW" width="1" name="CLOCK_MUX_SEL" comment="Choose which clock to run the PMU on."/>
    <register addr="d300fe50" rw_flags="R" width="1" name="CLOCK_STATUS_SLOW_CLK" comment=""/>
    <register addr="d300fe54" rw_flags="R" width="1" name="RANDOM_NUMBER_15_08" comment="Random number."/>
    <register addr="d300fe58" rw_flags="R" width="1" name="RANDOM_NUMBER_07_00" comment="Random number."/>
    <register addr="d300fe68" rw_flags="RW" width="1" name="WPLL_DSM_F_26_24" comment="PLL DSM fraction F numerator   [26:0]  see SC-505789"/>
    <register addr="d300fe6c" rw_flags="RW" width="1" name="WPLL_DSM_F_23_16" comment="PLL DSM fraction F numerator   [26:0]  see SC-505789"/>
    <register addr="d300fe70" rw_flags="RW" width="1" name="WPLL_DSM_F_15_08" comment="PLL DSM fraction F numerator   [26:0]  see SC-505789"/>
    <register addr="d300fe74" rw_flags="RW" width="1" name="WPLL_DSM_F_07_00" comment="PLL DSM fraction F numerator   [26:0]  see SC-505789"/>
    <register addr="d300fe7c" rw_flags="RW" width="1" name="MILDRED_P0_FALLING" comment="Reads bits 07:00 of the PIO falling edge capture register. When a PIO is low the matching bit is asynchronously set. If high, writing a 1 clears the bit."/>
    <register addr="d300fe80" rw_flags="RW" width="1" name="MILDRED_RESOURCE_REQ" comment="Outgoing resource requests from PMU."/>
    <register addr="d300fe8c" rw_flags="RW" width="1" name="MILDRED_TIMER_COUNTER_T0_MUX_SEL" comment="Choose the source for timer/counter 0. 0-15 = PIO[15:0]."/>
    <register addr="d300fe90" rw_flags="RW" width="1" name="MILDRED_TIMER_COUNTER_T1_MUX_SEL" comment="Choose the source for timer/counter 0. 0-15 = PIO[15:0]."/>
    <register addr="d300fea4" rw_flags="RW" width="1" name="WPLL_DIV" comment="PLL dividers see SC-505789"/>
    <register addr="d300fea8" rw_flags="RW" width="1" name="WPLL_ABC_DIV" comment="PLL dividers see SC-505789"/>
    <register addr="d300feac" rw_flags="R" width="1" name="WPLL_STATUS" comment="PLL status see SC-505789"/>
    <register addr="d300feb8" rw_flags="RW" width="1" name="MILDRED_IPC_IRQ" comment="Interprocessor communication interrupts "/>
    <register addr="d300febc" rw_flags="RW" width="1" name="MILDRED_EXT_RESET_REQUEST" comment="Requests and status out of WLBT"/>
    <register addr="d300fec0" rw_flags="R" width="1" name="MILDRED_RESOURCE_ACK" comment="Outgoing resource status/acknowledgement"/>
    <register addr="d300fec4" rw_flags="R" width="1" name="MILDRED_CP_REQ" comment="Incoming resource requests from Communications processor."/>
    <register addr="d300fec8" rw_flags="RW" width="1" name="MILDRED_CP_ACK" comment="Resource acknowledgement back to Communication processor."/>
    <register addr="d300fecc" rw_flags="R" width="1" name="MILDRED_AP_REQ_USBPLL" comment="High when USB PLL clock is required."/>
    <register addr="d300fed0" rw_flags="RW" width="1" name="MILDRED_AP_ACK_USBPLL" comment="Write 1 to acknowledge USB PLL request from Appplication processor."/>
    <register addr="d300fed4" rw_flags="RW" width="1" name="MILDRED_P1_FALLING" comment="Reads bits 15:08 of the PIO falling edge capture register."/>
    <register addr="d300fed8" rw_flags="RW" width="1" name="WATCHDOG_ENABLE" comment="Writing '1' enables the watchdog regardless of its previous state and resets its state machine to 0."/>
    <register addr="d300fedc" rw_flags="RW" width="1" name="WATCHDOG_DISABLE" comment=" NOTE VALUES CHANGED FOR MAXWELL Writing the 3 disable codes in sequence to this register will disable the watchdog. Writing WATCHDOG_DEBUG_CODE3 instead of WATCHDOG_DISABLE_CODE3 will set the watchdog into debug mode. Each correct code written will advance the WATCHDOG_STATUS by 1 until it reaches 3. A status of 3 indicates that the watchdog has been disabled A status of 4 indicates that the watchdog is in debug mode. If an incorrect code is written at any time, the status will revert to 0 (enabled). The watchdog will not stop counting down until all three codes have been written correctly."/>
    <register addr="d300fee4" rw_flags="RW" width="1" name="WATCHDOG_KICK" comment="Writing to this register causes the countdown value to be reset to the value stored in WATCHDOG_DELAY."/>
    <register addr="d300fee8" rw_flags="R" width="1" name="WATCHDOG_KICK_PENDING" comment="This indicates that WATCHDOG_KICK has been written to recently, but has not yet been transferred to the slow clock domain to reset the countdown value."/>
    <register addr="d300feec" rw_flags="R" width="1" name="WATCHDOG_SLOW_KICK_PENDING" comment="This indicates that the WATCHDOG_KICK has got as far as the slow clock domain, and the countdown reset will occur on the next slow clock edge."/>
    <register addr="d300fef0" rw_flags="R" width="1" name="WATCHDOG_STATUS" comment="This indicates the current status of the enable/disable state machine. The states are: 0 - Enabled; 1 - Disable1; 2 - Disable2; 3 - Disabled; 4 - Debug mode. The watchdog is not fully disabled until it is in state 3. In addition, bit 3 is set if the watchdog has fired in debug mode."/>
    <register addr="d300fef4" rw_flags="RW" width="1" name="MILDRED_INT_EN" comment="Interrupt enable."/>
    <register addr="d300fefc" rw_flags="RW" width="1" name="MILDRED_INT_VECTOR_HI" comment="Interrupt vector top 8 bits."/>
    <register addr="d300ff00" rw_flags="RW" width="1" name="MILDRED_INT_STATUS" comment="Interrupt status. Write to clear."/>
    <register addr="d300ff04" rw_flags="RW" width="1" name="WPLL_CONTROLS_0" comment="PLL single bit controls see SC-505789"/>
    <register addr="d300ff08" rw_flags="RW" width="1" name="WPLL_CONTROLS_1" comment="PLL single bit controls see SC-505789"/>
    <register addr="d300ff0c" rw_flags="RW" width="1" name="WPLL_CONTROLS_2" comment="PLL single bit controls see SC-505789"/>
    <register addr="d300ff10" rw_flags="RW" width="1" name="WPLL_CONTROLS_3" comment="PLL single bit controls see SC-505789"/>
    <register addr="d300ff14" rw_flags="RW" width="1" name="WPLL_CONTROLS_4" comment="PLL single bit controls see SC-505789"/>
    <register addr="d300ff18" rw_flags="RW" width="1" name="WPLL_CONTROLS_5" comment="PLL multibit controls see SC-505789"/>
    <register addr="d300ff1c" rw_flags="RW" width="1" name="WPLL_CONTROLS_6" comment="PLL multibit controls see SC-505789"/>
    <register addr="d300ff20" rw_flags="RW" width="1" name="MILDRED_INT_PRIORITIES" comment="Interrupt source priorities."/>
    <register addr="d300ff28" rw_flags="RW" width="1" name="R4_CONFIG" comment="CR4 processor platform configuration cleanable on R4 POR only"/>
    <register addr="d300ff2c" rw_flags="RW" width="1" name="RAM_RETENTION_MODE_BTLC" comment="Controls the power state of retention memories - see SC-505598-AN"/>
    <register addr="d300ff30" rw_flags="RW" width="1" name="RAM_RETENTION_MODE_R4PP" comment="Controls the power state of retention memories - see SC-505598-AN"/>
    <register addr="d300ff34" rw_flags="RW" width="1" name="PD_CONTROL" comment="Controls the state of switches, isolation and reset in each power domain"/>
    <register addr="d300ff38" rw_flags="RW" width="1" name="PD_CONTROL_R4PP" comment="Controls the state of switches, isolation and reset in R4PP power domain"/>
    <register addr="d300ff3c" rw_flags="R" width="1" name="PD_STATUS" comment="Indicates the status of the switches in each power domain"/>
    <register addr="d300ff44" rw_flags="RW" width="1" name="WPLL_DSM_K_26_24" comment="PLL DSM fraction K denominator [26:0]  see SC-505789"/>
    <register addr="d300ff48" rw_flags="RW" width="1" name="WPLL_DSM_K_23_16" comment="PLL DSM fraction K denominator [26:0]  see SC-505789"/>
    <register addr="d300ff4c" rw_flags="RW" width="1" name="WPLL_DSM_K_15_08" comment="PLL DSM fraction K denominator [26:0]  see SC-505789"/>
    <register addr="d300ff50" rw_flags="RW" width="1" name="WPLL_DSM_K_07_00" comment="PLL DSM fraction K denominator [26:0]  see SC-505789"/>
    <register addr="d300ff58" rw_flags="RW" width="1" name="MILDRED_P0_RISING_MASK" comment="Bits 07:00 of the PIO rising edge interrupt mask register. The contents of this register are ANDed with MILDRED_P0_RISING and if any bits are 1 an interrupt is raised."/>
    <register addr="d300ff5c" rw_flags="RW" width="1" name="MILDRED_P1_RISING_MASK" comment="Bits 15:08 of the PIO rising edge interrupt mask register."/>
    <register addr="d300ff60" rw_flags="RW" width="1" name="MILDRED_INT_SOURCES_EN" comment="Interrupt sources enable."/>
    <register addr="d300ff64" rw_flags="RW" width="1" name="MILDRED_P0_FALLING_MASK" comment="Bits 07:00 of the PIO falling edge interrupt mask register. The contents of this register are ANDed with MILDRED_P0_FALLING and if any bits are 1 an interrupt is raised."/>
    <register addr="d300ff68" rw_flags="RW" width="1" name="MILDRED_P1_FALLING_MASK" comment="Bits 15:08 of the PIO falling edge interrupt mask register."/>
    <register addr="d300ff6c" rw_flags="R" width="1" name="SLOW_CLK_TIMER_STATUS_31_24" comment="This read-only register is 32-bit a free-running slow clock counter"/>
    <register addr="d300ff70" rw_flags="R" width="1" name="SLOW_CLK_TIMER_STATUS_23_16" comment="This read-only register is 32-bit a free-running slow clock counter"/>
    <register addr="d300ff74" rw_flags="R" width="1" name="SLOW_CLK_TIMER_STATUS_15_08" comment="This read-only register is 32-bit a free-running slow clock counter"/>
    <register addr="d300ff78" rw_flags="R" width="1" name="SLOW_CLK_TIMER_STATUS_07_00" comment="This read-only register is 32-bit a free-running slow clock counter"/>
    <register addr="d300ff8c" rw_flags="RW" width="1" name="WATCHDOG_DELAY_31_24" comment="This is the reset value for the watchdog countdown. The reset value is 0xFFFF which allows a countdown period of 8 seconds. The maximum value of 0xFFFFFFFF allows for a sleep time of around 150 hours"/>
    <register addr="d300ff90" rw_flags="RW" width="1" name="WATCHDOG_DELAY_23_16" comment="This is the reset value for the watchdog countdown. The reset value is 0xFFFF which allows a countdown period of 8 seconds. The maximum value of 0xFFFFFFFF allows for a sleep time of around 150 hours"/>
    <register addr="d300ff94" rw_flags="RW" width="1" name="WATCHDOG_DELAY_15_08" comment="This is the reset value for the watchdog countdown. The reset value is 0xFFFF which allows a countdown period of 8 seconds. The maximum value of 0xFFFFFFFF allows for a sleep time of around 150 hours"/>
    <register addr="d300ff98" rw_flags="RW" width="1" name="WATCHDOG_DELAY_07_00" comment="This is the reset value for the watchdog countdown. The reset value is 0xFFFF which allows a countdown period of 8 seconds. The maximum value of 0xFFFFFFFF allows for a sleep time of around 150 hours"/>
    <register addr="d300ffa0" rw_flags="RW" width="1" name="MILDRED_PIO_0700_DRIVE_ENABLE" comment="Bits [ 7: 0] of PIO drive enable bus. These 8 PIO drive enable bits are bit-addressable to allow convenient switching for use with e.g. I2C."/>
    <register addr="d300ffa4" rw_flags="RW" width="1" name="DEEP_SLEEP_PIO_0700_WAKEUP_ENABLES" comment="This register enables the PIO[7:0] inputs individually to allow them to create a deep sleep wakeup event."/>
    <register addr="d300ffa8" rw_flags="RW" width="1" name="DEEP_SLEEP_PIO_0700_WAKEUP_INVERT" comment="This register inverts the PIO[7:0] inputs individually before feeding them into the deep sleep wakeup logic. A 1 on the resulting bit may cause a wakeup event."/>
    <register addr="d300ffac" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS_PIO_0700_WAKEUP_STICKY" comment="This register returns a sticky version of the PIO[7:0] deep sleep wakeup activities. Clear the sticky activity flops by writing 1 to DEEP_SLEEP_WAKEUP_CLR_PIO."/>
    <register addr="d300ffb0" rw_flags="RW" width="1" name="DEEP_SLEEP_PIO_1508_WAKEUP_ENABLES" comment="This register enables the PIO[15:8] inputs individually to allow them to create a deep sleep wakeup event."/>
    <register addr="d300ffb4" rw_flags="RW" width="1" name="DEEP_SLEEP_PIO_1508_WAKEUP_INVERT" comment="This register inverts the PIO[15:8] inputs individually before feeding them into the deep sleep wakeup logic. A 1 on the resulting bit may cause a wakeup event."/>
    <register addr="d300ffb8" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS_PIO_1508_WAKEUP_STICKY" comment="This register returns a sticky version of the PIO[15:8] deep sleep wakeup activities. Clear the sticky activity flops by writing 1 to DEEP_SLEEP_WAKEUP_CLR_PIO."/>
    <register addr="d300ffbc" rw_flags="RW" width="1" name="DEEP_SLEEP_CMD" comment="This register is used to trigger events in the sleep block"/>
    <register addr="d300ffc4" rw_flags="RW" width="1" name="DEEP_SLEEP_WAKEUP_ENABLES0" comment="This register controls the sources which can cause deep sleep wakeup. Functions are enabled by setting individual bits. Bits are enumerated  as DEEP_SLEEP_WAKEUP.  "/>
    <register addr="d300ffc8" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS0" comment="This register indicates the currently-active deep sleep wakeup sources."/>
    <register addr="d300ffcc" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS_STICKY0" comment="This register returns a sticky version of DEEP_SLEEP_STATUS, recording all wakeup events since it was last cleared. Bits are enumerated  as DEEP_SLEEP_WAKEUP.  "/>
    <register addr="d300ffd0" rw_flags="RW" width="1" name="DEEP_SLEEP_WAKEUP_ENABLES1" comment="This register controls the sources which can cause deep sleep wakeup. Functions are enabled by setting individual bits. Bits are enumerated  as DEEP_SLEEP_WAKEUP. "/>
    <register addr="d300ffd4" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS1" comment="This register indicates the currently-active deep sleep wakeup sources."/>
    <register addr="d300ffd8" rw_flags="R" width="1" name="DEEP_SLEEP_STATUS_STICKY1" comment="This register returns a sticky version of DEEP_SLEEP_STATUS, recording all wakeup events since it was last cleared.  "/>
    <register addr="d300ffe0" rw_flags="RW" width="1" name="MILDRED_PIO_1508_DRIVE_ENABLE" comment="Bits [15: 8] of PIO drive enable bus. These 8 PIO drive enable bits are bit-addressable to allow convenient switching for use with e.g. I2C."/>
    <register addr="d300ffe4" rw_flags="RW" width="1" name="MILDRED_MISC_CONTROL" comment="Miscellaneous control signals"/>
    <register addr="d300ffe8" rw_flags="RW" width="1" name="SLOW_CLK_TIMER_EVENT_31_24" comment="When the timer matches this count a deep sleep wakeup event will be triggered."/>
    <register addr="d300ffec" rw_flags="RW" width="1" name="SLOW_CLK_TIMER_EVENT_23_16" comment="When the timer matches this count a deep sleep wakeup event will be triggered."/>
    <register addr="d300fff0" rw_flags="RW" width="1" name="SLOW_CLK_TIMER_EVENT_15_08" comment="When the timer matches this count a deep sleep wakeup event will be triggered."/>
    <register addr="d300fff4" rw_flags="RW" width="1" name="SLOW_CLK_TIMER_EVENT_07_00" comment="When the timer matches this count a deep sleep wakeup event will be triggered."/>
    <register addr="d300fff8" rw_flags="RW" width="1" name="PAD_RETENTION_ON" comment="Write 1 to enables retention in speedy pads (where they hold their state after VDDI goes down)."/>
    <register addr="d300fffc" rw_flags="RW" width="1" name="DEBUG_SOURCE_SELECT" comment="Select the ouput on DEBUG_OUT[15:0] on the PMU"/>
  </block>
  <block name="pcr_config" comment="">
    <register addr="d1000000" rw_flags="R" width="4" name="PCR_VERSION" comment=""/>
    <register addr="d1000004" rw_flags="RW" width="1" name="PCR_RST_CONFIG" comment="CR4 processor platform configuration cleanable on reset"/>
    <register addr="d1000008" rw_flags="RW" width="1" name="PCR_RTC_IRQ_EN" comment="RTC Interrupt enable. Any writes to this register also clear any RTC interrupt."/>
    <register addr="d100000c" rw_flags="RW" width="4" name="PCR_SYSTEM_CTRL" comment="CR4 processor platform general system control"/>
    <register addr="d1000010" rw_flags="RW" width="4" name="PCR_WL_ADC_I_CTRL" comment="ADC I Control register bottom bits (port ADC_CTR_I[31:0]) see SC-505787 for details"/>
    <register addr="d1000014" rw_flags="RW" width="4" name="PCR_WL_ADC_Q_CTRL" comment="ADC Q Control register bottom bits (port ADC_CTR_Q[31:0]) see SC-505787 for details"/>
    <register addr="d1000018" rw_flags="RW" width="4" name="PCR_WL_ADC_MISC_CTRL" comment="ADC remaining I and Q controls and other bits. See SC-505787 for details- the ADC macro port name is given below, when the name of the register bit isn't close. Note- inverters have been added in EVT0.1 to make register all zero state be the lowest power state."/>
    <register addr="d100001c" rw_flags="RW" width="2" name="PCR_WL_ADC_LDO_CTRL" comment="ADC internal LDO control see SC-505787 for details"/>
    <register addr="d1000020" rw_flags="RW" width="4" name="PCR_WL_DAC_I_CTRL" comment="DAC I Control register (via inverter for bits 21 and 8)  see SC-505788 for details"/>
    <register addr="d1000024" rw_flags="RW" width="4" name="PCR_WL_DAC_Q_CTRL" comment="DAC Q Control register (via inverter for bits 21 and 8)  see SC-505788 for details"/>
    <register addr="d1000028" rw_flags="RW" width="2" name="PCR_WL_DAC_MISC_CTRL" comment="DAC misc controls   see SC-505788 for details"/>
    <register addr="d100002c" rw_flags="R" width="2" name="PCR_WL_ADC_DAC_STATUS" comment="ADC and DAC shared status see SC-505787 and SC-505788 for details"/>
    <register addr="d1000030" rw_flags="RW" width="2" name="PCR_PIO_DRIVE" comment="PIO output values for PIO[15:0]"/>
    <register addr="d1000034" rw_flags="RW" width="2" name="PCR_PIO_DRIVE_EN" comment="PIO output enable for PIO[15:0]"/>
    <register addr="d1000038" rw_flags="R" width="2" name="PCR_PIO_STATUS" comment="PIO status values for PIO[15:0]"/>
    <register addr="d100003c" rw_flags="RW" width="2" name="PCR_QOS" comment="Quality of service values of the matrix AXI masters"/>
    <register addr="d1000040" rw_flags="R" width="2" name="AP2WB_TEST_STATUS" comment="   "/>
    <register addr="d1000044" rw_flags="RW" width="1" name="PCR_IRQ2M4_SET" comment="Write 1 in the corresponding bit to raise an IRQ line to BT. Writing 0 has no any effect"/>
    <register addr="d1000048" rw_flags="RW" width="1" name="PCR_IRQ2M4_CLR" comment="Write 1 in the corresponding bit to clear an IRQ line to BT. Writing 0 has no any effect"/>
    <register addr="d100004c" rw_flags="R" width="1" name="PCR_IRQ2M4" comment="Status of the IRQ lines to BT"/>
  </block>
  <block name="pcr_ticker" comment="">
    <register addr="d1100000" rw_flags="R" width="4" name="TCKR_VALUE" comment="Current value of the ticker"/>
    <register addr="d1100004" rw_flags="RW" width="4" name="TCKR_SET_VALUE" comment="Set a new value of the ticker"/>
    <register addr="d1100008" rw_flags="RW" width="4" name="TCKR_ALARM0_BT" comment="Set the M4 alarm 0 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d110000c" rw_flags="RW" width="4" name="TCKR_ALARM1_BT" comment="Set the M4 alarm 1 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d1100010" rw_flags="RW" width="4" name="TCKR_ALARM2_BT" comment="Set the M4 alarm 2 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d1100014" rw_flags="RW" width="4" name="TCKR_ALARM0_WLAN" comment="Set the R4 alarm 0 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d1100018" rw_flags="RW" width="4" name="TCKR_ALARM1_WLAN" comment="Set the R4 alarm 1 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d110001c" rw_flags="RW" width="4" name="TCKR_ALARM2_WLAN" comment="Set the R4 alarm 2 value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="d1100020" rw_flags="RW" width="2" name="TCKR_TIMESTAMP_CTRL" comment="Control of timestamping"/>
    <register addr="d1100024" rw_flags="R" width="4" name="TCKR_TIMESTAMP0_COARSE_VAL" comment="Timestamp 0 block microsecond count"/>
    <register addr="d1100028" rw_flags="R" width="4" name="TCKR_TIMESTAMP1_COARSE_VAL" comment="Timestamp 1 block microsecond count"/>
    <register addr="d110002c" rw_flags="R" width="2" name="TCKR_TIMESTAMP0_FINE_VAL" comment="Timestamp 0 block 1/80 microsecond count"/>
    <register addr="d1100030" rw_flags="R" width="2" name="TCKR_TIMESTAMP1_FINE_VAL" comment="Timestamp 1 block 1/80 microsecond count"/>
    <register addr="d1100034" rw_flags="R" width="1" name="TCKR_TIMESTAMP_OCCURRED" comment="Timestamp edge has happened (one bit for each block)"/>
    <register addr="d1100038" rw_flags="RW" width="1" name="TCKR_TIMESTAMP_OCCURRED_CLEAR" comment="Clears corresponding TIMESTAMP_OCCURRED flag"/>
    <register addr="d110003c" rw_flags="RW" width="1" name="TCKR_CTRL0_BT" comment="The M4 alarm 0 control register"/>
    <register addr="d1100040" rw_flags="RW" width="1" name="TCKR_CTRL1_BT" comment="The M4 alarm 1 control register"/>
    <register addr="d1100044" rw_flags="RW" width="1" name="TCKR_CTRL2_BT" comment="The M4 alarm 2 control register"/>
    <register addr="d1100048" rw_flags="RW" width="1" name="TCKR_CTRL0_WLAN" comment="The R4 alarm 0 control register"/>
    <register addr="d110004c" rw_flags="RW" width="1" name="TCKR_CTRL1_WLAN" comment="The R4 alarm 1 control register"/>
    <register addr="d1100050" rw_flags="RW" width="1" name="TCKR_CTRL2_WLAN" comment="The R4 alarm 2 control register"/>
  </block>
  <block name="phy_clkgen" comment="">
    <register addr="d0100000" rw_flags="RW" width="1" name="CLKGEN_DEBUG_SELECT" comment="This register selects which of a variety of debug buses are driven out of the block"/>
    <register addr="d0100004" rw_flags="R" width="2" name="CLKGEN_TIMER_FAST_STATUS" comment="This read-only register contains the current value of the fast timer. It is used to set time changes on PIOs to implement serial buses. The value is in units of 12.5ns (80MHz) and it is free running all the time that the CLKGEN_TIMER_FAST_EN bit in CLKGEN_TIMER_ENABLES is set."/>
    <register addr="d0100008" rw_flags="RW" width="2" name="CLKGEN_ENABLES" comment="This register enables many of the core clocks on the chip. When a corresponding bit is set, the clock is enabled, regardless of any corresponding clock request"/>
    <register addr="d010000c" rw_flags="RW" width="1" name="CLKGEN_PP_ENABLES" comment="This register enables processor platform clocks. When a corresponding bit is set, the clock is enabled, regardless of any corresponding clock request"/>
    <register addr="d0100010" rw_flags="RW" width="2" name="CLKGEN_WL_ENABLES" comment="This register is logically an extension of CLKGEN_ENABLES, but contains bits associated with wireless LAN specific clocks"/>
    <register addr="d0100014" rw_flags="RW" width="2" name="CLKGEN_BB_ENABLES" comment="This register is logically an extension of CLKGEN_ENABLES, but contains bits associated with wireless LAN baseband specific clocks"/>
    <register addr="d0100018" rw_flags="RW" width="1" name="CLKGEN_LDPC_ENABLES" comment="This register is logically an extension of CLKGEN_ENABLES, but contains bits associated with LDPC specific clocks"/>
    <register addr="d010001c" rw_flags="RW" width="1" name="CLKGEN_CLKMAC_SLEEP_CONFIG" comment="This register selects which of the clock requests and the Mac Activity input are capable of forcing the Clk20MRadio clock to be active. This could be useful to software in controlling sleep modes for the Mac Accelerator."/>
    <register addr="d0100020" rw_flags="R" width="2" name="CLKGEN_STATUS" comment="This register returns the instantaneous status of the various deep sleep wakeup sources, along with the deep sleep mode bit and the status of the slow clock"/>
    <register addr="d0100024" rw_flags="RW" width="4" name="CLKGEN_CLK_REQ_ENABLES" comment="This register enables clock requests to have an effect. If these bits are cleared, the clock request from the corresponding block is ignored"/>
    <register addr="d0100028" rw_flags="RW" width="2" name="CLKGEN_BB_CLK_REQ_ENABLES" comment="This register enables clock requests to have an effect. If these bits are cleared, the clock request from the corresponding block is ignored"/>
    <register addr="d010002c" rw_flags="RW" width="1" name="CLKGEN_LDPC_CLK_REQ_ENABLES" comment="This register enables clock requests to have an effect. If these bits are cleared, the clock request from the corresponding block is ignored"/>
    <register addr="d0100030" rw_flags="R" width="2" name="CLKGEN_CLK_REQ_STATUS" comment="This register allows the firmware to see the instantaneous state of the clock request lines from the various subsystems to assist in deciding whether the hardware is really idle or just pausing briefly"/>
    <register addr="d0100034" rw_flags="R" width="2" name="CLKGEN_BB_CLK_REQ_STATUS" comment="This register allows the firmware to see the instantaneous state of the clock request lines from the various subsystems to assist in deciding whether the hardware is really idle or just pausing briefly"/>
    <register addr="d0100038" rw_flags="R" width="1" name="CLKGEN_LDPC_CLK_REQ_STATUS" comment="This register allows the firmware to see the instantaneous state of the clock request lines from the various subsystems to assist in deciding whether the hardware is really idle or just pausing briefly"/>
    <register addr="d010003c" rw_flags="RW" width="1" name="CLKGEN_VITERBI_PRESCALE_CFG" comment="Register to set 480MHz clock prescaling before it is used to create viterbi clock. Default divides by 1,1,2,4,8 in 80/40/20/10/5 MHz modes. May need faster viterbi clock for Green Field LDPC modes than default"/>
    <register addr="d0100040" rw_flags="RW" width="1" name="CLKGEN_VITERBI_SCALE_CFG" comment="Register to divide prescaled 480MHz clock to create viterbi clock. The 3 bits for each rate are the number of clocks-1 in each 8 passed to the viterbi. Default gives 7 clocks in every 8 to viterbi"/>
  </block>
  <block name="pio_mux" comment="">
    <register addr="d4000000" rw_flags="RW" width="2" name="PIO_INVERT_ENABLES" comment=""/>
    <register addr="d4000004" rw_flags="RW" width="2" name="PIO0_CFG" comment=""/>
    <register addr="d4000008" rw_flags="RW" width="2" name="PIO1_CFG" comment=""/>
    <register addr="d400000c" rw_flags="RW" width="2" name="PIO2_CFG" comment=""/>
    <register addr="d4000010" rw_flags="RW" width="2" name="PIO3_CFG" comment=""/>
    <register addr="d4000014" rw_flags="RW" width="2" name="PIO4_CFG" comment=""/>
    <register addr="d4000018" rw_flags="RW" width="2" name="PIO5_CFG" comment=""/>
    <register addr="d400001c" rw_flags="RW" width="2" name="PIO6_CFG" comment=""/>
    <register addr="d4000020" rw_flags="RW" width="2" name="PIO7_CFG" comment=""/>
    <register addr="d4000024" rw_flags="RW" width="2" name="PIO8_CFG" comment=""/>
    <register addr="d4000028" rw_flags="RW" width="2" name="PIO9_CFG" comment=""/>
    <register addr="d400002c" rw_flags="RW" width="2" name="PIO10_CFG" comment=""/>
    <register addr="d4000030" rw_flags="RW" width="2" name="PIO11_CFG" comment=""/>
    <register addr="d4000034" rw_flags="RW" width="2" name="PIO12_CFG" comment=""/>
    <register addr="d4000038" rw_flags="RW" width="2" name="PIO13_CFG" comment=""/>
    <register addr="d400003c" rw_flags="RW" width="2" name="PIO14_CFG" comment=""/>
    <register addr="d4000040" rw_flags="RW" width="2" name="PIO15_CFG" comment=""/>
    <register addr="d4000044" rw_flags="RW" width="4" name="DEBUG_SERIALISER_CFG" comment=""/>
    <register addr="d4000048" rw_flags="RW" width="2" name="PMU_SERIALISER_CFG" comment=""/>
    <register addr="d400004c" rw_flags="RW" width="2" name="WL_SERIALISER_CFG" comment=""/>
    <register addr="d4000050" rw_flags="RW" width="2" name="BT_SERIALISER_CFG" comment=""/>
    <register addr="d4000054" rw_flags="RW" width="2" name="COEX_SERIALISER_CFG" comment=""/>
    <register addr="d4000058" rw_flags="RW" width="2" name="SH_PROC_SERIALISER_CFG" comment=""/>
    <register addr="d400005c" rw_flags="RW" width="1" name="BBIC_WLSPDYM_MUX_CTRL" comment=""/>
    <register addr="d4000060" rw_flags="RW" width="1" name="BBIC_WLSPDYS_MUX_CTRL" comment=""/>
    <register addr="d4000064" rw_flags="RW" width="1" name="BBIC_BTSPDYM_MUX_CTRL" comment=""/>
    <register addr="d4000068" rw_flags="RW" width="1" name="BBIC_BTSPDYS_MUX_CTRL" comment=""/>
  </block>
  <block name="speedy" comment="">
    <register addr="d0220000" rw_flags="RW" width="4" name="SPEEDY_ADDR_CTRL" comment="Address and control flags for a Speedy transaction. Write this register to create an APB cycle on the remote chip (set up the write data first for write cycles). NOTE: usage of bit 19 (spare)"/>
    <register addr="d0220004" rw_flags="RW" width="4" name="SPEEDY_WRITE_DATA" comment="Data to write to APB over Speedy"/>
    <register addr="d0220008" rw_flags="R" width="4" name="SPEEDY_READ_DATA" comment="Data read back for APB over Speedy"/>
    <register addr="d022000c" rw_flags="R" width="1" name="SPEEDY_APB_STATUS" comment="Status of the current APB cycle"/>
  </block>
  <block name="wl_baseband" comment="">
    <register addr="d0000000" rw_flags="R" width="2" name="BASEBAND_TIMER" comment=""/>
    <register addr="d0000004" rw_flags="R" width="2" name="BB_CONTROL_MAC_STATUS" comment="Status register showing the current value of the private MAC BB_CONTROL register"/>
    <register addr="d0000008" rw_flags="RW" width="2" name="BB_CONTROL" comment=""/>
    <register addr="d000000c" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG" comment="Config for PAPR module"/>
    <register addr="d0000010" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG2" comment="Config for Tx filtering stages and papr"/>
    <register addr="d0000014" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG3" comment="time delay Config for Tx duplicate mode peak reduction"/>
    <register addr="d0000018" rw_flags="RW" width="2" name="BASEBAND_SCAN_ACC_CONFIG" comment="configuration for scan accelerator"/>
    <register addr="d000001c" rw_flags="RW" width="2" name="BASEBAND_TX_EVM_PARAMS" comment="Used to tune the gain in the upsample filters in preproc to enhance the Evm across the preproc"/>
  </block>
  <block name="wl_bba" comment="">
    <register addr="d0010000" rw_flags="RW" width="2" name="BB_LEG_DUP_DET_CONFIG" comment="Contains parameters used for Non-HT Duplicate detection for 40MHz mode."/>
    <register addr="d0010004" rw_flags="R" width="2" name="BB_TX_PACK_START_STATUS" comment="The start time of the OFDM transmit packet, relative to the hardware timer, in units of 400 ns. For packets having a preamble, this points to the beginning of that preamble."/>
    <register addr="d0010008" rw_flags="RW" width="1" name="BB_TX_PACK_TYPE" comment="Packet type : should be set to TYPE_80211A for 11a/n. See definition of BB_PACK_TYPE for value."/>
    <register addr="d001000c" rw_flags="RW" width="1" name="BB_TX_PREAMB_TYPE" comment="Packet preamble type : should be set to PRE_80211A for 11a/n. See definition of BB_PREAMBLE_TYPE for value."/>
    <register addr="d0010010" rw_flags="R" width="2" name="BB_TX_PACK_RATE_STATUS" comment="Packet type, rate and channel bandwidth."/>
    <register addr="d0010014" rw_flags="R" width="1" name="BB_TX_PACK_RATE_EXT_STATUS" comment="extend bits of BB_TX_PACK_RATE_STATUS for 11ac."/>
    <register addr="d0010018" rw_flags="R" width="2" name="BB_TX_PACK_OPTIONS_STATUS" comment="Packet transmit options."/>
    <register addr="d001001c" rw_flags="R" width="2" name="BB_TX_SIGNAL_FIELD_STATUS" comment="Signal field."/>
    <register addr="d0010020" rw_flags="R" width="2" name="BB_TX_PACK_SCAN_CONFIG_STATUS" comment="Scan accelerator configuration."/>
    <register addr="d0010024" rw_flags="R" width="2" name="BB_TX_PACK_PLEN_1_STATUS" comment="For Hiperlan2: The number of OFDM symbols in the first data part of the packet. For 802.11a: bit 0 is bit 10 of N_data, where N_data is the number of OFDM symbols in the 'Data' part of the burst. Bits [8:1] contain the number of bits transmitted in the last OFDM symbol, including the 6 tail bits. For 802.11n non-STBC: bits [10:0] contain the number of bits transmitted in the last OFDM symbol, including the 6 tail bits. For 802.11n STBC: bits [10:0] contain the number of bits transmitted in the last pair of OFDM symbols, including the 6 tail bits."/>
    <register addr="d0010028" rw_flags="R" width="2" name="BB_TX_PACK_PLEN_2_STATUS" comment="For Hiperlan 2: The number of OFDM symbols in the second data part of the packet. For 802.11a: Bits [9:0] contain bits [9:0] of N_data. For 802.11n: Bits [14:0] contain [bits [14:0] of] N_data. Bit 15 indicates LDPC Extra OFDM symbol."/>
    <register addr="d001002c" rw_flags="RW" width="1" name="BB_TX_PACK_P1_START" comment="Bit 0 is one if the first data part of the packet has P1 puncturing, else is zero. Bit 1 is one if the second data part of the packet has P1 puncturing, else is zero. 11a/n does not use P1 puncturing."/>
    <register addr="d0010030" rw_flags="RW" width="1" name="BB_TX_PACK_CRC_TYPE" comment="Bit 0 indicates the CRC type for the first data part of the burst (0 = CRC16, 1 = CRC24). Bit 1 indicates the CRC type for the second data part of the burst"/>
    <register addr="d0010034" rw_flags="R" width="2" name="BB_TX_PACK_CRC_PERIOD_STATUS" comment="For Hiperlan2: The CRC period i.e. the number of bytes over which the CRC is computed within each of the data parts of the packet. Bits [5:0] are the CRC period for the first data part of the packet, bits [11:6] are the CRC period for the second part. For 802.11a and 802.11n: The number of bytes of the payload, including the four CRC32 bytes."/>
    <register addr="d0010038" rw_flags="RW" width="2" name="BB_TX_PACK_CRC_N_PERIODS" comment="The number of CRC periods in each part of the packet. Bits [7:0] - the number of CRC periods in the first part of the packet. Bits [15:8] - the number of CRC periods in the second part of the packet."/>
    <register addr="d001003c" rw_flags="RW" width="1" name="BB_TX_WARMUP" comment="The TX warmup time, in units of 400 ns."/>
    <register addr="d0010040" rw_flags="RW" width="1" name="BB_TX_INT_MASK" comment="Interrupt mask register. Setting a bit in this register against an interrupt cause bit position, ensures that it generates an interrupt."/>
    <register addr="d0010044" rw_flags="R" width="1" name="BB_TX_INT_CAUSE" comment="Interrupt cause register. Read by the host to determine why it was interrupted."/>
    <register addr="d0010048" rw_flags="RW" width="2" name="BB_TX_INT_CLEAR" comment="Interrupt clear register. Writing a one to an interrupt cause bit position clears the associated bit in the BB_**_INT_CAUSE register."/>
    <register addr="d001004c" rw_flags="RW" width="1" name="BB_TX_TIMING" comment="Tx timing adjust control to allow correction for TX latency"/>
    <register addr="d0010050" rw_flags="RW" width="1" name="BB_RX_INT_MASK" comment="Interrupt mask register. Setting a bit in this register against an interrupt cause bit position, ensures that it generates an interrupt."/>
    <register addr="d0010054" rw_flags="R" width="1" name="BB_RX_INT_CAUSE" comment="Interrupt cause register. Read by the host to determine why it was interrupted."/>
    <register addr="d0010058" rw_flags="RW" width="2" name="BB_RX_INT_CLEAR" comment="Interrupt clear register. Writing a one to an interrupt cause bit position clears the associated bit in the BB_**_INT_CAUSE register."/>
    <register addr="d001005c" rw_flags="R" width="2" name="BB_TIMER" comment=""/>
    <register addr="d0010060" rw_flags="R" width="1" name="BB_TX_PACK_QUEUE" comment="The number of packets queued for TX by the host and not yet completed."/>
    <register addr="d0010064" rw_flags="R" width="1" name="BB_RX_PACK_QUEUE" comment="The number of packets queued for RX by the host and not yet completed."/>
    <register addr="d0010068" rw_flags="RW" width="2" name="BB_CARRIER_CHANNEL" comment="Should be programmed to the channel number corresponding to the carrier frequency. In the 5 GHz band, Carrier frequency = [channel_no*5+5000 MHZ, for channel_no = 0..200, 5000-(256-channel_no)*5 MHz, for channel_no=201..255]. For operation in the 2.4 GHz band, bit TRACK_2400_MHZ (for MAIN) or TRACK_2400_MHZ_SEC (for SEC) of register BB_RX_CONFIG should be set to one; then the carrier frequency is half the one for the 5 GHz band for the same channel number."/>
    <register addr="d001006c" rw_flags="RW" width="1" name="BB_TX_SCRAMBLER_SEED" comment="Scrambler seed for transmitted bursts. If this register is set to zero, then a pseudo-random scrambler seed is automatically generated for every transmit burst. If this register is set to a non-zero value, then that value is used as the scrambler seed for transmitted bursts."/>
    <register addr="d0010070" rw_flags="RW" width="2" name="BB_RX_CONFIG" comment="Receiver configuration"/>
    <register addr="d0010074" rw_flags="RW" width="2" name="BB_RX_CONFIG2" comment="Receiver configuration"/>
    <register addr="d0010078" rw_flags="RW" width="1" name="BB_SIGB_SEGPARS" comment="Enable VHTSIGB Segment parsing and deparsing in Transmitter and Receiver"/>
    <register addr="d001007c" rw_flags="RW" width="2" name="BB_RX_CONFIG3" comment="Receiver configuration"/>
    <register addr="d0010080" rw_flags="RW" width="1" name="BB_RX_PLL_COEFFS" comment="Frequency tracking PLL coefficients"/>
    <register addr="d0010084" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_A" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="d0010088" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_B" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="d001008c" rw_flags="R" width="1" name="BB_STATUS" comment=""/>
    <register addr="d0010090" rw_flags="R" width="2" name="BB_FREQ_OFFSET" comment="Frequency offset for the last received burst"/>
    <register addr="d0010094" rw_flags="RW" width="2" name="BB_DUAL_MIX_CONFIG" comment="Dual receive configuration - Not applicable for cinderella"/>
    <register addr="d0010098" rw_flags="R" width="2" name="BB_SIGNAL_QUALITY" comment="Bits 15:8 - The estimated EVM for the receive channel. Bits 7:0 - The estimated SNR, based on the burst  preamble, for the receive channel"/>
    <register addr="d001009c" rw_flags="R" width="2" name="BB_SIGNAL_QUALITY_DUAL" comment="Bits 15:8 - The estimated EVM for the dual receive channel. Bits 7:0 - The estimated SNR, based on the burst  preamble, for the dual receive channel"/>
    <register addr="d00100a0" rw_flags="R" width="2" name="BB_RATE_INDICATOR" comment="Indicates, for each of 8 rates, how many sub-carriers are below the level required for 10% Packet Error Rate. It is scaled by the value stored in BB_RATE_CONFIG_SCALE. e.g. BB_RATE_INDICATOR_3=2 and BB_RATE_CONFIG_SCALE=2 means 4 sub-carriers found below the required threshold for MCS3"/>
    <register addr="d00100a4" rw_flags="R" width="2" name="BB_RATE_INDICATOR_DUAL" comment="Indicates, for each of 8 rates, how many sub-carriers are below the level required for 10% Packet Error Rate on the dual receive channel. It is scaled by the value stored in BB_RATE_CONFIG_SCALE. e.g. BB_RATE_INDICATOR_3=2 and BB_RATE_CONFIG_SCALE=2 means 4 sub-carriers found below the required threshold for MCS3"/>
    <register addr="d00100a8" rw_flags="RW" width="1" name="BB_RATE_CONFIG" comment="Configure what information will be stored in BB_RATE_INDICATOR. This register is considered static and changing this value between collecting and reporting the BB_RATE_INDICATOR is not supported and may lead to unreliable results."/>
    <register addr="d00100ac" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CONFIG" comment="Reduce the reliability of soft decsions on inner carriers (+/-1, +/-2) when estimated frequency offset exceeds certain thresholds OR permanently reduce the reliability on inner carriers regardless of frequency offset."/>
    <register addr="d00100b0" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_20M" comment="Reduce the reliability of soft decision on the most affected subcarriers for 20/40MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="d00100b4" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_20M" comment="Reduce the reliability of soft decision on the less affected subcarriers for 20/40MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="d00100b8" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_10M" comment="Reduce the reliability of soft decision on the most affected subcarriers for 10MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="d00100bc" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_10M" comment="Reduce the reliability of soft decision on the less affected subcarriers for 10MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="d00100c0" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_5M" comment="Reduce the reliability of soft decision on the most affected subcarriers for 5MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="d00100c4" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_5M" comment="Reduce the reliability of soft decision on the less affected subcarriers for 5MHz bandwidth(1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="d00100c8" rw_flags="RW" width="2" name="BB_CTRACK_UNREL" comment="Thresholds to define which values of soft bits should disable channel tracking. When above BB_CTRACK_UNREL_LOW_THRESH and below BB_CTRACK_UNREL_HIGH_THRESH on any valid soft bit, channel tracking is disabled for that subcarrier"/>
    <register addr="d00100cc" rw_flags="RW" width="1" name="BB_WEIGH_SOFT_BIT_ENABLE" comment="Enable soft decision weighting scaling values to be read from the registers instead of default values in the code.  "/>
    <register addr="d00100d0" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS0" comment="Thresholds (for MCS0 and MCS1) in the soft decision weighing algorithm for BCC decoder in AWGN channel."/>
    <register addr="d00100d4" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS1" comment="Thresholds (for MCS0 and MCS1) in the soft decision weighing algorithm for LDPC decoder."/>
    <register addr="d00100d8" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS2" comment="Thresholds (for MCS2 and MCS3) in the soft decision weighing algorithm  for BCC decoder."/>
    <register addr="d00100dc" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS3" comment="Thresholds (for MCS2 and MCS3) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100e0" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS4" comment="Thresholds (for MCS4 and MCS5) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100e4" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS5" comment="Thresholds (for MCS4 and MCS5) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100e8" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS6" comment="Thresholds (for MCS6 and MCS7) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100ec" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS7" comment="Thresholds (for MCS6 and MCS7) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100f0" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS8" comment="Thresholds (for MCS8 and MCS9) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100f4" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_AWGN_THRESHOLDS9" comment="Thresholds (for MCS8 and MCS9) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d00100f8" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS0" comment="Thresholds (for MCS0 and MCS1) in the soft decision weighing algorithm for BCC decoder in Fading channel."/>
    <register addr="d00100fc" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS1" comment="Thresholds (for MCS0 and MCS1) in the soft decision weighing algorithm for LDPC decoder."/>
    <register addr="d0010100" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS2" comment="Thresholds (for MCS2 and MCS3) in the soft decision weighing algorithm  for BCC decoder."/>
    <register addr="d0010104" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS3" comment="Thresholds (for MCS2 and MCS3) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010108" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS4" comment="Thresholds (for MCS4 and MCS5) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d001010c" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS5" comment="Thresholds (for MCS4 and MCS5) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010110" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS6" comment="Thresholds (for MCS6 and MCS7) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010114" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS7" comment="Thresholds (for MCS6 and MCS7) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010118" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS8" comment="Thresholds (for MCS8 and MCS9) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d001011c" rw_flags="RW" width="2" name="BB_WEIGH_SOFT_BIT_FADING_THRESHOLDS9" comment="Thresholds (for MCS8 and MCS9) in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010120" rw_flags="RW" width="2" name="BB_CHANSHIFT_BCC" comment="Channel Shift in the soft decision weighing algorithm  for BCC decoder."/>
    <register addr="d0010124" rw_flags="RW" width="2" name="BB_CHANSHIFT_LDPC" comment="Channel Shift in the soft decision weighing algorithm  for LDPC decoder."/>
    <register addr="d0010128" rw_flags="RW" width="2" name="BB_DEMAP_SHIFT" comment="Shift values in soft demapper for 64QAM and 256QAM."/>
    <register addr="d001012c" rw_flags="RW" width="2" name="BB_DEMAP_THRES" comment="SNR threshold to apply different shift value in soft demapper for 64QAM and 256QAM."/>
    <register addr="d0010130" rw_flags="RW" width="1" name="BB_DEMAP_CONFIG" comment="SNR threshold method enable signal"/>
    <register addr="d0010134" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_20M_40M" comment="the high threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it is derived by 122 KHz/20 MHz * 2^16"/>
    <register addr="d0010138" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_20M_40M" comment="the low threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it is derived by 50 KHz/20 MHz * 2^16"/>
    <register addr="d001013c" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_10M" comment="the high threshold value for frequency offset in soft weigh for 10MHz bandwidth, it is derived by 84 KHz/10 MHz * 2^16"/>
    <register addr="d0010140" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_10M" comment="the low threshold value for frequency offset in soft weigh for 10MHz bandwidth, it is derived by 14 KHz/10 MHz * 2^16"/>
    <register addr="d0010144" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_5M" comment="the high threshold value for frequency offset in soft weigh for 5MHz bandwidth, it is derived by 75 KHz/5 MHz * 2^16"/>
    <register addr="d0010148" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_5M" comment="the low threshold value for frequency offset in soft weigh for 5MHz bandwidth, it is derived by 31KHz/5 MHz * 2^16"/>
    <register addr="d001014c" rw_flags="RW" width="2" name="BB_PILOT_PHASE_LIMIT" comment="Limit the absolute pilot angle correction. This is a 10-bit unsigned number in RTL phase format (max value 512). RTL phase format = (angle in deg / 180) * 512. (Default = 0.4 radians)"/>
    <register addr="d0010150" rw_flags="RW" width="1" name="BB_SAMP_OFFSET" comment="Sampling offset. Data symbols are sampled at a position -BB_SAMP_OFFSET with respect to the beginning of the data part of the symbol."/>
    <register addr="d0010154" rw_flags="RW" width="2" name="BB_DEBUG_SELECT" comment="Select the set of signals output at the debug port"/>
    <register addr="d0010158" rw_flags="RW" width="2" name="BB_RX_MISC_CONFIG" comment=""/>
    <register addr="d001015c" rw_flags="RW" width="2" name="BB_MIMO_RATE_MASK" comment="Control rejection of HT and VHT 40MHz packets with certain MIMO rates"/>
    <register addr="d0010160" rw_flags="RW" width="2" name="BB_VHT_SS1_RATE_MASK" comment="Control rejection of VHT 80MHz single spatial stream (or STBC) packets with certain rates"/>
    <register addr="d0010164" rw_flags="RW" width="2" name="BB_VHT_SS2_RATE_MASK" comment="Control rejection of VHT two spatial stream packets with certain rates"/>
    <register addr="d0010168" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG" comment="TODO: remove"/>
    <register addr="d001016c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG2" comment="STF sync detector configuration"/>
    <register addr="d0010170" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG3" comment="TODO: remove"/>
    <register addr="d0010174" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG4" comment="TODO: remove"/>
    <register addr="d0010178" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG5" comment="TODO: remove"/>
    <register addr="d001017c" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG6" comment="TODO: remove"/>
    <register addr="d0010180" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG7" comment="TODO: remove"/>
    <register addr="d0010184" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG8" comment="TODO: remove"/>
    <register addr="d0010188" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG9" comment="Configuration for detection logic for CCA primary and secondary"/>
    <register addr="d001018c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG10" comment="synchronizer configuration"/>
    <register addr="d0010190" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG11" comment="synchronizer configuration"/>
    <register addr="d0010194" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG12" comment="synchronizer configuration"/>
    <register addr="d0010198" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG13" comment="synchronizer configuration "/>
    <register addr="d001019c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG14" comment="synchronizer configuration "/>
    <register addr="d00101a0" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG15" comment="synchronizer configuration "/>
    <register addr="d00101a4" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG16" comment="synchronizer configuration "/>
    <register addr="d00101a8" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG17" comment="Lower limit on quantization to avoid excessive AGC action "/>
    <register addr="d00101ac" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG18" comment="High limit on quantization to avoid excessive AGC action"/>
    <register addr="d00101b0" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG19" comment="Number of samples to advance the start the LTF search window"/>
    <register addr="d00101b4" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG20" comment="synchronizer configuration "/>
    <register addr="d00101b8" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG21" comment="synchronizer configuration for new new STBC sync "/>
    <register addr="d00101bc" rw_flags="R" width="1" name="BB_RX_SYNC_CONFIG22" comment="TORO: remove"/>
    <register addr="d00101c0" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG23" comment="synchronizer configuration for new new STBC sync "/>
    <register addr="d00101c4" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG24" comment="LTF lock limited by distance from max peak "/>
    <register addr="d00101c8" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG25" comment=" Threshold for comparing the combined STF correlation"/>
    <register addr="d00101cc" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG26" comment=" Threshold for comparing the combined STF correlation"/>
    <register addr="d00101d0" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG27" comment=" First and second 40MHz sync split filter"/>
    <register addr="d00101d4" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG28" comment=" 80MHz sync split filter"/>
    <register addr="d00101d8" rw_flags="RW" width="1" name="BB_RX_SYNC_CCA_CFG" comment="Configure to take into account the CCA of each 20M subband for the primary channel"/>
    <register addr="d00101dc" rw_flags="R" width="2" name="BB_CEST_RE_DATA" comment="Real part of data for calibration channel estimation"/>
    <register addr="d00101e0" rw_flags="R" width="2" name="BB_CEST_IM_DATA" comment="Imaginary part of data for calibration channel estimation"/>
    <register addr="d00101e4" rw_flags="R" width="1" name="BB_CEST_LTF_OFFSET" comment="20 MHz Sample offset for values read from BB_CEST_ADDR[8:6]=='000' for an 11a or green-field packet. Value is in 2's complement. Negative values indicate that the LTF sync is earlier than the position indicated by the STF sync."/>
    <register addr="d00101e8" rw_flags="RW" width="2" name="BB_CEST_CONFIG" comment="Configuration for handling data for calibration"/>
    <register addr="d00101ec" rw_flags="RW" width="2" name="BB_CEST_STS_MULT" comment="Data needed for Space-Time-Stream combination (needed for BB_CEST_CONFIG_MODE='10')"/>
    <register addr="d00101f0" rw_flags="RW" width="2" name="BB_CEST_STS_PHASE" comment="Phase rotation for Space-Time-Stream channel estimate (needed for BB_CEST_CONFIG_MODE='10')"/>
    <register addr="d00101f4" rw_flags="R" width="2" name="BB_CEST_MAX" comment="Maximum channel estimate value across all Space-Time-Streams (needed to normalise the channel estimates sent for calibration purposes)"/>
    <register addr="d00101f8" rw_flags="R" width="1" name="BB_CEST_STATUS" comment="Status information for calibration support"/>
    <register addr="d00101fc" rw_flags="RW" width="2" name="BB_CEST_ADDR" comment="Channel estimate value requested"/>
    <register addr="d0010200" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD1" comment="SNR Threshold 1 channel smoothing. To program value, multiply desired SNR (in dB) by 4. If signal SNR is above threshold 1, then filter option 0 is used in channel smoothing."/>
    <register addr="d0010204" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD2" comment="SNR Threshold 2 for channel smoothing. To program value, multiply desired SNR (in dB) by 4. If signal SNR is above threshold 5, then filter option 4 is used in channel smoothing. If below, filter option 5 is used."/>
    <register addr="d0010208" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD3" comment="SNR Threshold 3 for channel smoothing. To program value, multiply desired SNR (in dB) by 4.If signal SNR is above threshold 2, then filter option 1 is used in channel smoothing."/>
    <register addr="d001020c" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD4" comment="SNR Threshold 4 for channel smoothing. To program value, multiply desired SNR (in dB) by 4. If signal SNR is above threshold 3, then filter option 2 is used in channel smoothing."/>
    <register addr="d0010210" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD5" comment="SNR Threshold 5 for channel smoothing. To program value, multiply desired SNR (in dB) by 4. If signal SNR is above threshold 4, then filter option 3 is used in channel smoothing."/>
    <register addr="d0010214" rw_flags="RW" width="2" name="BB_CEST_SMOOTH_SNR_THRESHOLD6" comment="SNR Threshold 6 for channel smoothing. To program value, multiply desired SNR (in dB) by 4. If signal SNR is above treshold 5, then filter option 4 is used in channel smoothing. If below, filter option 5 is used."/>
    <register addr="d0010218" rw_flags="RW" width="2" name="BB_MRC_CONFIG_BASIC" comment="Control register to configure OFDM Maximum Ratio Combining and Basic MRC block"/>
    <register addr="d001021c" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STBC" comment="Control register to configure OFDM Maximum Ratio Combining STBC MRC block (used for STBC mode only)"/>
    <register addr="d0010220" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STREAM2" comment="Control register to configure OFDM Maximum Ratio Combining Stream2 MRC block (used for MCS-32 only)"/>
    <register addr="d0010224" rw_flags="RW" width="2" name="BB_MRC_CONFIG_FINAL" comment="Control register to configure OFDM Maximum Ratio Combining Final MRC block (used for MCS-32 only)"/>
    <register addr="d0010228" rw_flags="RW" width="1" name="BB_MRC_NONCONT_BANDS" comment="Control register to whether MRC non contiguous bands or not."/>
    <register addr="d001022c" rw_flags="RW" width="2" name="BB_SC_SOFT_WEIGH_ADDRESS" comment="This register is used for the first step of a two stage process to reduce reliability of individual subcarriers. First this register is set to a subcarrier range, and then BB_SC_SOFT_WEIGH_ENABLE is used to select which sub-carrier is being targetted within this range"/>
    <register addr="d0010230" rw_flags="RW" width="2" name="BB_SC_SOFT_WEIGH_ENABLE" comment="Each bit can enable reduced reliability if set. The sub-carrier affected by each bit is BB_SC_SOFT_WEIGH_ADDRESS+bit_index. e.g. with BB_SC_SOFT_WEIGH_ADDRESS=-16, bit 0 targets sub-carrier -16, bit 1 targets -15 etc."/>
    <register addr="d0010234" rw_flags="R" width="2" name="BB_SC_SOFT_WEIGH_ENABLE_STATUS" comment="Internal values of BB_SC_SOFT_WEIGH_ENABLE can be read by selecting the range using BB_SC_SOFT_WEIGH_ADDRESS and then reading this register. N.B. Sub-carriers that cannot be valid are returned as 0"/>
    <register addr="d0010238" rw_flags="RW" width="2" name="BB_DD_CPE_CONFIG" comment="Configuration for the Data Directed Common Phase Error calculation"/>
    <register addr="d001023c" rw_flags="RW" width="1" name="BB_DD_CPE_CONFIG2" comment="Configuration 2 for the Data Directed Common Phase Error calculation"/>
    <register addr="d0010240" rw_flags="RW" width="2" name="BB_PTW70_CONFIG" comment="Setup to allow detection and control relating to packets with strong phase wobble such as those from PTW70 test equipment"/>
    <register addr="d0010244" rw_flags="RW" width="2" name="BB_PTW70_CONFIG2" comment="Setup 2 to allow detection and control relating to packets with strong phase wobble such as those from PTW70 test equipment"/>
    <register addr="d0010248" rw_flags="RW" width="1" name="BB_RX_RADIO_CS_CONFIG" comment="RX Radio CS detection configuration for 80MHz bandwidth"/>
    <register addr="d001024c" rw_flags="RW" width="4" name="BB_RX_ENERGY_DET_THRESHOLD" comment="RX energy detection threshold for primary and secondary 20MHz channel"/>
    <register addr="d0010250" rw_flags="RW" width="2" name="BB_RX_PAYLOAD_DET_THRESHOLD" comment="RX payload detection threshold for all subbands"/>
    <register addr="d0010254" rw_flags="RW" width="1" name="BB_RX_PAYLOAD_DET_CONFIG" comment="Payload Detector enables."/>
    <register addr="d0010258" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_NGI_CONFIG1" comment="First configuration register for the normal guard interval (NGI) correlator within the OFDM Payload Detector."/>
    <register addr="d001025c" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_NGI_CONFIG2" comment="Second configuration register for the normal guard interval (NGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010260" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_NGI_CONFIG3" comment="Third configuration register for the normal guard interval (NGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010264" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_NGI_CONFIG4" comment="Fourth configuration register for the normal guard interval (NGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010268" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_SGI_CONFIG1" comment="First configuration register for the short guard interval (SGI) correlator within the OFDM Payload Detector."/>
    <register addr="d001026c" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_SGI_CONFIG2" comment="Second configuration register for the short guard interval (SGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010270" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_SGI_CONFIG3" comment="Third configuration register for the short guard interval (SGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010274" rw_flags="RW" width="2" name="BB_RX_OFDM_DET_SGI_CONFIG4" comment="Fourth configuration register for the short guard interval (SGI) correlator within the OFDM Payload Detector."/>
    <register addr="d0010278" rw_flags="RW" width="1" name="BB_BBA_CCA_CFG" comment="CCA ignore control on the primary channel, secondary channel, secondary 40 channel and secondary 80 channel."/>
    <register addr="d001027c" rw_flags="R" width="2" name="BB_BBA_DEBUG" comment="Read access to BBA debug information. To see this data correctly, the enable bit BB_DEBUG_SELECT.BB_DEBUG_SELECT_EN must be set, to enable the register supplying this information."/>
    <register addr="d0010280" rw_flags="RW" width="2" name="BB_BBA_BF_TX_CONFIG" comment="TX beamforming configuration."/>
    <register addr="d0010284" rw_flags="RW" width="2" name="BB_BBA_BF_TX_CONFIG2" comment="TX beamforming configuration #2."/>
    <register addr="d0010288" rw_flags="R" width="2" name="BB_BBA_BF_TX_STATUS" comment="Tx Beamforming module status."/>
    <register addr="d001028c" rw_flags="RW" width="1" name="BB_BBA_BF_TX_ANGLE_STORE_ADDR" comment="This register is used as an index into the beamforming angle store."/>
    <register addr="d0010290" rw_flags="RW" width="2" name="BB_BBA_BF_TX_ANGLE_STORE_DATAL" comment="This register is used to read/write the angle store data."/>
    <register addr="d0010294" rw_flags="RW" width="2" name="BB_BBA_BF_TX_ANGLE_STORE_DATAU" comment="This register is used to read/write the angle store data."/>
    <register addr="d0010298" rw_flags="R" width="2" name="BB_BBA_BF_TX_ANGLE_STORE_DATAL_STATUS" comment="This register is used to read the angle store data."/>
    <register addr="d001029c" rw_flags="R" width="2" name="BB_BBA_BF_TX_ANGLE_STORE_DATAU_STATUS" comment="This register is used to read the angle store data."/>
    <register addr="d00102a0" rw_flags="RW" width="1" name="BB_CEST_SMOOTHING" comment="This register is used to control smoothing 1'b0 : Off(No smoothing), 1'b1 : On(Smoothing Active)"/>
    <register addr="d00102a4" rw_flags="RW" width="4" name="BB_LDPC_CONFIG" comment="LDPC configuration"/>
    <register addr="d00102a8" rw_flags="RW" width="1" name="BB_LDPC_RX_THROTTLE_ADDR" comment="Address used to load different values to internal register to allow reduced data rate in LDPC output. Address to use is described in BB_LDPC_RX_THROTTLE_ADDR_REF"/>
    <register addr="d00102ac" rw_flags="RW" width="2" name="BB_LDPC_RX_THROTTLE" comment="Address used to load different values to internal register to allow reduced data rate in LDPC output"/>
    <register addr="d00102b0" rw_flags="RW" width="1" name="BB_CPE_PHASE_REG_EN" comment="Enables the phase reg calculations in RTL"/>
    <register addr="d00102b4" rw_flags="R" width="2" name="BB_CPE_PHASE_MAX" comment="Maximum CPE phase of a frame over all symbols"/>
    <register addr="d00102b8" rw_flags="R" width="2" name="BB_CPE_PHASE_MIN" comment="Minimum CPE phase of a frame over all symbols"/>
    <register addr="d00102bc" rw_flags="R" width="2" name="BB_CPE_PHASE_ACCUM" comment="Phase accumulation of all symbol phase of the frame"/>
    <register addr="d00102c0" rw_flags="R" width="2" name="BB_CPE_PHASE_SQR_ACCUM" comment="Accumulation of phase square over all symbols of the frame"/>
    <register addr="d00102c4" rw_flags="R" width="2" name="BB_CPE_PHASE_DIFF_ACCUM" comment="Accumulation of phase difference over all symbols of the frame"/>
    <register addr="d00102c8" rw_flags="R" width="2" name="BB_CPE_NUM_ACCUM" comment="Number of phases accumulated in the accumulation registers"/>
    <register addr="d00102cc" rw_flags="RW" width="1" name="BB_FREQ_TRACK_REG_EN" comment="Enables the frequency reg calculations in RTL"/>
    <register addr="d00102d0" rw_flags="R" width="2" name="BB_FREQ_TRACK_MAX" comment="Maximum fine frequency of a frame over all symbols"/>
    <register addr="d00102d4" rw_flags="R" width="2" name="BB_FREQ_TRACK_MIN" comment="Minimum fine frequency of a frame over all symbols"/>
    <register addr="d00102d8" rw_flags="R" width="2" name="BB_FREQ_TRACK_ACCUM" comment="Fine frequency accumulation of all symbol phase of the frame"/>
    <register addr="d00102dc" rw_flags="R" width="2" name="BB_FREQ_TRACK_SQR_ACCUM" comment="Accumulation of fine frequency square over all symbols of the frame"/>
    <register addr="d00102e0" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_ACCUM" comment="Number of fine frequency accumulated in the accumulation registers"/>
    <register addr="d00102e4" rw_flags="RW" width="1" name="BB_EN_VHT_NUDGEAGAIN" comment="Enable nudge again for HT/VHT packets otherwise nudge again only for HT packets"/>
  </block>
  <block name="wl_bbb" comment="">
    <register addr="d0020000" rw_flags="R" width="2" name="BBB_TX_BURST_START_STATUS" comment=""/>
    <register addr="d0020004" rw_flags="R" width="1" name="BBB_TX_PREAMB_TYPE_STATUS" comment=""/>
    <register addr="d0020008" rw_flags="R" width="1" name="BBB_TX_BURST_RATE_STATUS" comment="Transmit burst status information: rate and duplicate mode config for DSSS/CCK (a non-standard feature)"/>
    <register addr="d002000c" rw_flags="R" width="2" name="BBB_TX_BURST_LEN_STATUS" comment=""/>
    <register addr="d0020010" rw_flags="R" width="2" name="BBB_TX_BURST_OPTIONS_STATUS" comment="Packet transmit options."/>
    <register addr="d0020014" rw_flags="R" width="2" name="BBB_TX_BURST_SCAN_CONFIG_STATUS" comment="Scan accelerator configuration."/>
    <register addr="d0020018" rw_flags="RW" width="1" name="BBB_TX_PKT_CONFIG" comment=""/>
    <register addr="d002001c" rw_flags="RW" width="2" name="BBB_TX_MOD_CONFIG" comment=""/>
    <register addr="d0020020" rw_flags="RW" width="2" name="BBB_TX_FILTER_CONFIG" comment=""/>
    <register addr="d0020024" rw_flags="RW" width="4" name="BBB_TX_TIMER_CONFIG" comment=""/>
    <register addr="d0020028" rw_flags="RW" width="2" name="BBB_TX_INT_MASK" comment=""/>
    <register addr="d002002c" rw_flags="RW" width="2" name="BBB_TX_INT_CLEAR" comment=""/>
    <register addr="d0020030" rw_flags="R" width="2" name="BBB_TX_INT_CAUSE" comment=""/>
    <register addr="d0020034" rw_flags="R" width="1" name="BBB_TX_EVENT_TYPE" comment=""/>
    <register addr="d0020038" rw_flags="R" width="1" name="BBB_TX_PKT_STATUS" comment=""/>
    <register addr="d002003c" rw_flags="RW" width="2" name="BBB_RX_PKT_CONFIG" comment=""/>
    <register addr="d0020040" rw_flags="RW" width="1" name="BBB_RX_FILTER_CONFIG" comment="40 to 44MHz resampling filter settings.  These settings are applied to the two instances of this filter module, for I and Q signals."/>
    <register addr="d0020044" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_CONFIG" comment=""/>
    <register addr="d0020048" rw_flags="RW" width="2" name="BBB_RX_SYNC_PKT_CONFIG" comment="Configures detection of SFD (Start Frame Delimiter), aka Packet Sync"/>
    <register addr="d002004c" rw_flags="RW" width="2" name="BBB_RX_SLICER_CONFIG" comment=""/>
    <register addr="d0020050" rw_flags="RW" width="2" name="BBB_RX_FREQ_EST_CONFIG" comment=""/>
    <register addr="d0020054" rw_flags="RW" width="2" name="BBB_RX_CHAN_EST_CONFIG" comment=""/>
    <register addr="d0020058" rw_flags="RW" width="2" name="BBB_RX_CLKTRACK_CONFIG" comment=""/>
    <register addr="d002005c" rw_flags="RW" width="2" name="BBB_RX_DESPREAD_CONFIG" comment=""/>
    <register addr="d0020060" rw_flags="RW" width="2" name="BBB_RX_DESPREAD_CONFIG2" comment=""/>
    <register addr="d0020064" rw_flags="RW" width="4" name="BBB_RX_TIMER_CONFIG" comment=""/>
    <register addr="d0020068" rw_flags="RW" width="1" name="BBB_RX_AGC_GAIN_INIT" comment=""/>
    <register addr="d002006c" rw_flags="RW" width="2" name="BBB_RX_AGC_GAIN_LIMITS" comment=""/>
    <register addr="d0020070" rw_flags="RW" width="2" name="BBB_RX_AGC_TARGETS" comment=""/>
    <register addr="d0020074" rw_flags="RW" width="2" name="BBB_RX_AGC_CONFIG" comment=""/>
    <register addr="d0020078" rw_flags="RW" width="2" name="BBB_RX_INT_MASK" comment=""/>
    <register addr="d002007c" rw_flags="RW" width="2" name="BBB_RX_INT_CLEAR" comment=""/>
    <register addr="d0020080" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG2" comment=""/>
    <register addr="d0020084" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG3" comment="Configuration of CCK symbol synchronizer with pattern matching criteria (See B-65913)"/>
    <register addr="d0020088" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG4" comment="More configuration related to CCK symbol synchronizer with pattern matching criteria (See B-65913 and B-77346)"/>
    <register addr="d002008c" rw_flags="RW" width="2" name="BBB_RX_DIVERSITY_CFG" comment="Configuration for DSSS/CCK switched diversity reception"/>
    <register addr="d0020090" rw_flags="RW" width="2" name="BBB_RX_DIVERSITY_CHOP_PERIOD" comment="Chop period when DSSS/CCK switched diversity reception is enabled while listening for B modem sync. Each unit of time is the number of (1 microsec) symbols set in BBB_RX_SYNC_SYM_CONFIG_NUM_SYMS"/>
    <register addr="d0020094" rw_flags="RW" width="2" name="BBB_RX_DIVERSITY_2PATH_CFG" comment="Configuration for DSSS/CCK diversity when 2 rx paths exist (MIMO) "/>
    <register addr="d0020098" rw_flags="RW" width="1" name="BBB_RX_5_MHZ_OFFSET_PROC" comment="Config B Modem rx to respond to signals with 5 MHz carrier freq offset to aid scan performance"/>
    <register addr="d002009c" rw_flags="RW" width="4" name="BBB_RX_JUMP_DET_CONFIG" comment="B Modem signal jump detector configuration"/>
    <register addr="d00200a0" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_PAT_L" comment="Pattern to match for Long preamble"/>
    <register addr="d00200a4" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_PAT_S" comment="Pattern to match for Short preamble"/>
    <register addr="d00200a8" rw_flags="RW" width="2" name="BBB_RX_DEBUG_CONFIG" comment=""/>
    <register addr="d00200ac" rw_flags="R" width="2" name="BBB_RX_INT_CAUSE" comment=""/>
    <register addr="d00200b0" rw_flags="R" width="1" name="BBB_RX_PREAMB_TYPE" comment=""/>
    <register addr="d00200b4" rw_flags="R" width="1" name="BBB_RX_BURST_RATE" comment=""/>
    <register addr="d00200b8" rw_flags="R" width="2" name="BBB_RX_BURST_LEN" comment=""/>
    <register addr="d00200bc" rw_flags="R" width="1" name="BBB_RX_EVENT_TYPE" comment=""/>
    <register addr="d00200c0" rw_flags="R" width="2" name="BBB_RX_SIGNAL_QUALITY" comment=""/>
    <register addr="d00200c4" rw_flags="R" width="4" name="BBB_RX_FREQ_ERROR" comment="RxFreqErrorKHz = ((Reg Value in 2s complement) * 44000) / (11 * 65536 * 4)"/>
    <register addr="d00200c8" rw_flags="R" width="2" name="BBB_RX_DESPREAD_MARGIN" comment=""/>
    <register addr="d00200cc" rw_flags="R" width="1" name="BBB_RX_SLICE_MARGIN" comment=""/>
    <register addr="d00200d0" rw_flags="R" width="1" name="BBB_RX_SYNC_SCORE" comment=""/>
    <register addr="d00200d4" rw_flags="R" width="1" name="BBB_RX_PKT_STATUS" comment=""/>
    <register addr="d00200d8" rw_flags="R" width="4" name="BBB_RX_CHAN_TAP_AMPLS_0" comment="least significant 32 bits"/>
    <register addr="d00200dc" rw_flags="R" width="4" name="BBB_RX_CHAN_TAP_AMPLS_1" comment="most significant 32 bits"/>
    <register addr="d00200e0" rw_flags="R" width="1" name="BBB_RX_AGC_GAIN" comment=""/>
    <register addr="d00200e4" rw_flags="R" width="2" name="BBB_RX_DEBUG" comment="Contents of this register are only available when BBB_RX_DEBUG_CONFIG_EN has been enabled"/>
    <register addr="d00200e8" rw_flags="RW" width="2" name="BBB_RX_CHAN_EQ_CONFIG" comment=""/>
    <register addr="d00200ec" rw_flags="RW" width="1" name="BBB_SPARE1" comment=""/>
    <register addr="d00200f0" rw_flags="RW" width="1" name="BBB_SPARE2" comment=""/>
    <register addr="d00200f4" rw_flags="RW" width="1" name="BBB_RX_SYNC_SYM_BLANK_TIME" comment="Interval at start of CCK symbol detection time to blank if needed to avoid transient effects after rx antenna switch in CCK switched diversity chop mode. Each unit of time is 1 microsec"/>
  </block>
  <block name="wl_enc_dma" comment="">
    <register addr="d1200000" rw_flags="RW" width="1" name="ENC_DMA_INT_CLEAR" comment=""/>
    <register addr="d1200004" rw_flags="RW" width="1" name="ENC_DMA_INT_MASK" comment=""/>
    <register addr="d1200008" rw_flags="RW" width="1" name="ENC_DMA_ENCR_TYPE" comment="Encryption operation, one of:"/>
    <register addr="d120000c" rw_flags="RW" width="2" name="ENC_DMA_FRAME_LENGTH" comment="Frame body length in octets"/>
    <register addr="d1200010" rw_flags="RW" width="1" name="ENC_DMA_HDR_LENGTH" comment="Frame header length in octets"/>
    <register addr="d1200014" rw_flags="RW" width="1" name="ENC_DMA_ENC_CONFIG" comment="Contains the following configuration bits:"/>
    <register addr="d1200018" rw_flags="RW" width="1" name="ENC_DMA_PRIORITY_OCTET" comment="Priority octet used in TKIP MIC calculation. Set to zero in this case. For CCMP operation, bits set to 1 in this octet will be set to one in the Nonce Flags Octet. It should be set to 0x10 for Management frames but should be set to 0xFF for Cisco CCX S67 compatibility; it must be set to 0x0 otherwise. (Refer to 802.11w section 8.3.3.3.3)"/>
    <register addr="d120001c" rw_flags="RW" width="2" name="ENC_DMA_FC_MASK" comment="Frame Control Mask. Determines which Frame Control bits are masked (i.e. included in the AAD calculation) in CCMP mode. Its default value is 0xC78F. (Refer to 802.11n section 8.3.3.3.2)"/>
    <register addr="d1200020" rw_flags="RW" width="1" name="ENC_DMA_AAD_QC_MASK" comment="Additional Authentication Data QoS Control field mask value for CCMP encryption. Set to 0x0F unless both the STA and its peer have their SPP A-MSDU Capable fields set to 1. In that case, set to 0x8F.  (Refer to 802.11n section 8.3.3.3.2 g)"/>
    <register addr="d1200024" rw_flags="RW" width="4" name="ENC_DMA_SRC_0_START_ADDR" comment="Scatter-gathher list , Source block 0 address low"/>
    <register addr="d1200028" rw_flags="RW" width="2" name="ENC_DMA_SRC_0_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 0 configuration"/>
    <register addr="d120002c" rw_flags="RW" width="4" name="ENC_DMA_SRC_1_START_ADDR" comment="Scatter-gathher list , Source block 1 address low"/>
    <register addr="d1200030" rw_flags="RW" width="2" name="ENC_DMA_SRC_1_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 1 configuration"/>
    <register addr="d1200034" rw_flags="RW" width="4" name="ENC_DMA_SRC_2_START_ADDR" comment="Scatter-gathher list , Source block 2 address low"/>
    <register addr="d1200038" rw_flags="RW" width="2" name="ENC_DMA_SRC_2_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 2 configuration"/>
    <register addr="d120003c" rw_flags="RW" width="4" name="ENC_DMA_SRC_3_START_ADDR" comment="Scatter-gathher list , Source block 3 address low"/>
    <register addr="d1200040" rw_flags="RW" width="2" name="ENC_DMA_SRC_3_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 3 configuration"/>
    <register addr="d1200044" rw_flags="RW" width="4" name="ENC_DMA_SRC_4_START_ADDR" comment="Scatter-gathher list , Source block 4 address low"/>
    <register addr="d1200048" rw_flags="RW" width="2" name="ENC_DMA_SRC_4_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 4 configuration"/>
    <register addr="d120004c" rw_flags="RW" width="4" name="ENC_DMA_SRC_5_START_ADDR" comment="Scatter-gathher list , Source block 5 address low"/>
    <register addr="d1200050" rw_flags="RW" width="2" name="ENC_DMA_SRC_5_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 5 configuration"/>
    <register addr="d1200054" rw_flags="RW" width="4" name="ENC_DMA_SRC_6_START_ADDR" comment="Scatter-gathher list , Source block 6 address low"/>
    <register addr="d1200058" rw_flags="RW" width="2" name="ENC_DMA_SRC_6_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 6 configuration"/>
    <register addr="d120005c" rw_flags="RW" width="4" name="ENC_DMA_SRC_7_START_ADDR" comment="Scatter-gathher list , Source block 7 address low"/>
    <register addr="d1200060" rw_flags="RW" width="2" name="ENC_DMA_SRC_7_BLOCK_CONFIG" comment="Scatter-gathher list , Source block 7 configuration"/>
    <register addr="d1200064" rw_flags="RW" width="4" name="ENC_DMA_DST_0_START_ADDR" comment="Scatter-gathher list , Destination block 0 address low"/>
    <register addr="d1200068" rw_flags="RW" width="2" name="ENC_DMA_DST_0_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 0 configuration"/>
    <register addr="d120006c" rw_flags="RW" width="4" name="ENC_DMA_DST_1_START_ADDR" comment="Scatter-gathher list , Destination block 1 address low"/>
    <register addr="d1200070" rw_flags="RW" width="2" name="ENC_DMA_DST_1_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 1 configuration"/>
    <register addr="d1200074" rw_flags="RW" width="4" name="ENC_DMA_DST_2_START_ADDR" comment="Scatter-gathher list , Destination block 2 address low"/>
    <register addr="d1200078" rw_flags="RW" width="2" name="ENC_DMA_DST_2_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 2 configuration"/>
    <register addr="d120007c" rw_flags="RW" width="4" name="ENC_DMA_DST_3_START_ADDR" comment="Scatter-gathher list , Destination block 3 address low"/>
    <register addr="d1200080" rw_flags="RW" width="2" name="ENC_DMA_DST_3_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 3 configuration"/>
    <register addr="d1200084" rw_flags="RW" width="4" name="ENC_DMA_DST_4_START_ADDR" comment="Scatter-gathher list , Destination block 4 address low"/>
    <register addr="d1200088" rw_flags="RW" width="2" name="ENC_DMA_DST_4_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 4 configuration"/>
    <register addr="d120008c" rw_flags="RW" width="4" name="ENC_DMA_DST_5_START_ADDR" comment="Scatter-gathher list , Destination block 5 address low"/>
    <register addr="d1200090" rw_flags="RW" width="2" name="ENC_DMA_DST_5_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 5 configuration"/>
    <register addr="d1200094" rw_flags="RW" width="4" name="ENC_DMA_DST_6_START_ADDR" comment="Scatter-gathher list , Destination block 6 address low"/>
    <register addr="d1200098" rw_flags="RW" width="2" name="ENC_DMA_DST_6_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 6 configuration"/>
    <register addr="d120009c" rw_flags="RW" width="4" name="ENC_DMA_DST_7_START_ADDR" comment="Scatter-gathher list , Destination block 7 address low"/>
    <register addr="d12000a0" rw_flags="RW" width="2" name="ENC_DMA_DST_7_BLOCK_CONFIG" comment="Scatter-gathher list , Destination block 7 configuration"/>
    <register addr="d12000a4" rw_flags="RW" width="1" name="ENC_DMA_STROBE" comment="Contains the following bits:"/>
    <register addr="d12000a8" rw_flags="R" width="1" name="ENC_DMA_QUEUE_STATUS" comment="Bits [3:2] contain the number of operations currently in progress. The processor must read this number before programming any configuration registers, and may write configuration registers only when this number is less than 2. Bits [1:0] contain the number of sets of status registers in the status queue."/>
    <register addr="d12000ac" rw_flags="R" width="1" name="ENC_DMA_OPERATION_STATUS" comment="Indicates the outcome of the corresponding encryption operation. One of: ENC_DONE, ENC_STATUS_MIC_FAIL (MIC failed) ,ENC_DMA_DONE (DMA operation has been finished),AXI_READ_SLAVE_ERROR,AXI_READ_DECODE_ERROR,AXI_WRITE_SLAVE_ERROR,AXI_WRITE_ DECODE _ERROR "/>
    <register addr="d12000b0" rw_flags="R" width="4" name="ENC_DMA_STATE_0" comment="DMA current state for debug purposes"/>
    <register addr="d12000b4" rw_flags="R" width="1" name="ENC_DMA_STATE_1" comment="Encryption accelerator state for debug purposes"/>
  </block>
  <block name="wl_mac" comment="">
    <register addr="d0400000" rw_flags="RW" width="2" name="CLKGEN_MAC_ENABLES" comment="This register enables clocks for MAC_IF_ and MAC_ACC. When a corresponding bit is set, the clock is enabled, regardless of any corresponding clock request"/>
    <register addr="d0400004" rw_flags="RW" width="1" name="MAC_DEBUG_SEL" comment="Select MAC debug port output (this is in addition to MAC IF and MAC ACC ports)"/>
    <register addr="d0400008" rw_flags="R" width="4" name="MAC_DEBUG_STATUS" comment="Read MAC debug {MAC_ACC, MAC_IF}"/>
  </block>
  <block name="wl_mac_acc" comment="">
    <register addr="d0600000" rw_flags="RW" width="1" name="MAC_ACC_CONTROL" comment="Resets and enables the MAC accelerator."/>
    <register addr="d0600004" rw_flags="R" width="1" name="MAC_BA_TX_ACTIVITY" comment="MAC BA_TX activity status."/>
    <register addr="d0600008" rw_flags="RW" width="2" name="MAC_BA_ENABLE" comment="Enables for the BA_RX/BA_TX instances."/>
    <register addr="d060000c" rw_flags="RW" width="1" name="MAC_MODULE_RESET" comment="This register can be used to reset MAC submodules individually [one at a time]."/>
    <register addr="d0600010" rw_flags="RW" width="2" name="MAC_CLOCK_DISABLE" comment="Clock disable signals that control the local clock gating logic of MAC submodules."/>
    <register addr="d0600014" rw_flags="RW" width="4" name="MAC_STATION_MAC_ADDRESS_BYTE3_0" comment="Primary MAC address"/>
    <register addr="d0600018" rw_flags="RW" width="2" name="MAC_STATION_MAC_ADDRESS_BYTE5_4" comment="Primary MAC address"/>
    <register addr="d060001c" rw_flags="RW" width="4" name="MAC_STATION_MAC_ADDRESS1_BYTE3_0" comment="MAC address #1"/>
    <register addr="d0600020" rw_flags="RW" width="2" name="MAC_STATION_MAC_ADDRESS1_BYTE5_4" comment="MAC address #1"/>
    <register addr="d0600024" rw_flags="RW" width="4" name="MAC_STATION_MAC_ADDRESS2_BYTE3_0" comment="MAC address #2"/>
    <register addr="d0600028" rw_flags="RW" width="2" name="MAC_STATION_MAC_ADDRESS2_BYTE5_4" comment="MAC address #2"/>
    <register addr="d060002c" rw_flags="RW" width="4" name="MAC_STATION_MAC_ADDRESS3_BYTE3_0" comment="MAC address #3"/>
    <register addr="d0600030" rw_flags="RW" width="2" name="MAC_STATION_MAC_ADDRESS3_BYTE5_4" comment="MAC address #3"/>
    <register addr="d0600034" rw_flags="RW" width="4" name="MAC_STATION_MAC_ADDRESS3_MASK_BYTE3_0" comment="If a bit is set, then that bit"/>
    <register addr="d0600038" rw_flags="RW" width="2" name="MAC_STATION_MAC_ADDRESS3_MASK_BYTE5_4" comment="is ignored for receive Address1 matching."/>
    <register addr="d060003c" rw_flags="RW" width="1" name="MAC_STATION_ADDRESS_CONFIG" comment="Configures receive Address1 matching on our MAC addresses."/>
    <register addr="d0600040" rw_flags="RW" width="4" name="MAC_GROUP_PLAY_PEER_ADDR_BYTE3_0" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600044" rw_flags="RW" width="2" name="MAC_GROUP_PLAY_PEER_ADDR_BYTE5_4" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600048" rw_flags="RW" width="4" name="MAC_GROUP_PLAY_PEER_ADDR1_BYTE3_0" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d060004c" rw_flags="RW" width="2" name="MAC_GROUP_PLAY_PEER_ADDR1_BYTE5_4" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600050" rw_flags="RW" width="4" name="MAC_GROUP_PLAY_PEER_ADDR2_BYTE3_0" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600054" rw_flags="RW" width="2" name="MAC_GROUP_PLAY_PEER_ADDR2_BYTE5_4" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600058" rw_flags="RW" width="4" name="MAC_GROUP_PLAY_PEER_ADDR3_BYTE3_0" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d060005c" rw_flags="RW" width="2" name="MAC_GROUP_PLAY_PEER_ADDR3_BYTE5_4" comment="Group Play Transmit Leader MAC address"/>
    <register addr="d0600060" rw_flags="RW" width="1" name="MAC_GRP_ACK_CONFIG" comment="Configures immediate ACK behaviour for reception of Group Addressed frames"/>
    <register addr="d0600064" rw_flags="RW" width="2" name="MAC_GRP_ACK_TYPE_MANAGEMENT_SUBTYPE_EN" comment="Each bit corresponds to a data subtype. If set to 1, it means that subtype will get ACKed."/>
    <register addr="d0600068" rw_flags="RW" width="2" name="MAC_GRP_ACK_TYPE_CONTROL_SUBTYPE_EN" comment="Each bit corresponds to a data subtype. If set to 1, it means that subtype will get ACKed."/>
    <register addr="d060006c" rw_flags="RW" width="2" name="MAC_GRP_ACK_TYPE_DATA_SUBTYPE_EN" comment="Each bit corresponds to a data subtype. If set to 1, it means that subtype will get ACKed."/>
    <register addr="d0600070" rw_flags="RW" width="2" name="MAC_GRP_ACK_TYPE_RESERVED_SUBTYPE_EN" comment="Each bit corresponds to a data subtype. If set to 1, it means that subtype will get ACKed."/>
    <register addr="d0600074" rw_flags="RW" width="4" name="MAC_BSSID_BYTE3_0" comment="BSSID"/>
    <register addr="d0600078" rw_flags="RW" width="2" name="MAC_BSSID_BYTE5_4" comment="BSSID"/>
    <register addr="d060007c" rw_flags="RW" width="4" name="MAC_ALT_BSSID_BYTE3_0" comment="Alternative BSSID"/>
    <register addr="d0600080" rw_flags="RW" width="2" name="MAC_ALT_BSSID_BYTE5_4" comment="Alternative BSSID"/>
    <register addr="d0600084" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_03_00" comment="SSID"/>
    <register addr="d0600088" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_07_04" comment="SSID"/>
    <register addr="d060008c" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_11_08" comment="SSID"/>
    <register addr="d0600090" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_15_12" comment="SSID"/>
    <register addr="d0600094" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_19_16" comment="SSID"/>
    <register addr="d0600098" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_23_20" comment="SSID"/>
    <register addr="d060009c" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_27_24" comment="SSID"/>
    <register addr="d06000a0" rw_flags="RW" width="4" name="MAC_STATION_SSID_BYTES_31_28" comment="SSID"/>
    <register addr="d06000a4" rw_flags="RW" width="1" name="MAC_STATION_SSID_LENGTH" comment="SSID length in bytes"/>
    <register addr="d06000a8" rw_flags="RW" width="2" name="MAC_STATION_BRATES" comment="Station basic rates"/>
    <register addr="d06000ac" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_01MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000b0" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_02MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000b4" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_5M5BPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000b8" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_11MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000bc" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_06MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000c0" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_09MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000c4" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_12MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000c8" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_18MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000cc" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_24MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000d0" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_36MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000d4" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_48MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000d8" rw_flags="RW" width="2" name="MAC_RESPONSE_RATES_54MBPS" comment="Non-HT response rates associated with primary and secondary MAC addresses."/>
    <register addr="d06000dc" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS0" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000e0" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS1" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000e4" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS2" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000e8" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS3" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000ec" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS4" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000f0" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS5" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000f4" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS6" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000f8" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS7" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d06000fc" rw_flags="RW" width="2" name="MAC_HT_RESPONSE_RATES_MCS32" comment="HT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600100" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS0" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600104" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS1" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600108" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS2" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d060010c" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS3" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600110" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS4" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600114" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS5" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600118" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS6" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d060011c" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS7" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600120" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS8" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600124" rw_flags="RW" width="2" name="MAC_VHT_RESPONSE_RATES_MCS9" comment="VHT response rates tables associated with primary and secondary MAC addresses."/>
    <register addr="d0600128" rw_flags="RW" width="2" name="MAC_CTRL_MAC2_FLAGS" comment="Flags [Configuration bits] register 2"/>
    <register addr="d060012c" rw_flags="RW" width="2" name="MAC_CTRL_MAC3_FLAGS" comment="Flags [Configuration bits] register 3"/>
    <register addr="d0600130" rw_flags="RW" width="2" name="MAC_CTRL_MAC4_FLAGS" comment="Flags [Configuration bits] register 4"/>
    <register addr="d0600134" rw_flags="RW" width="2" name="MAC_CTRL_MAC5_FLAGS" comment="Flags [Configuration bits] register 5"/>
    <register addr="d0600138" rw_flags="RW" width="2" name="MAC_CTRL_MAC6_FLAGS" comment="Flags [Configuration bits] register 6"/>
    <register addr="d060013c" rw_flags="RW" width="2" name="MAC_CTRL_MAC7_FLAGS" comment="Flags [Configuration bits] register 7"/>
    <register addr="d0600140" rw_flags="RW" width="2" name="MAC_CTRL_MAC10_FLAGS" comment="Flags [Configuration bits] register 10"/>
    <register addr="d0600144" rw_flags="RW" width="2" name="MAC_CTRL_MAC11_FLAGS" comment="Flags [Configuration bits] register 11 (This replaces some ACTING_AS_AP functionality by splitting it into several programmable bits."/>
    <register addr="d0600148" rw_flags="RW" width="2" name="MAC_CTRL_MAC12_FLAGS" comment="Flags [Configuration bits] register 12."/>
    <register addr="d060014c" rw_flags="RW" width="2" name="MAC_COEX_CONFIG" comment="Coexi configuration"/>
    <register addr="d0600150" rw_flags="RW" width="2" name="MAC_RX_FILTER_CONFIG" comment="RX filter configuration"/>
    <register addr="d0600154" rw_flags="RW" width="2" name="MAC_MIN_MPDU_LEN" comment="Minimum RX MPDU length. Received MPDUs shorter than this are discarded."/>
    <register addr="d0600158" rw_flags="RW" width="2" name="MAC_MAX_MPDU_LEN" comment="Maximum RX MPDU length. Received MPDUs longer than this are discarded."/>
    <register addr="d060015c" rw_flags="RW" width="1" name="MAC_CCA_CFG" comment="Configures CCA utilisation."/>
    <register addr="d0600160" rw_flags="RW" width="1" name="MAC_MODEM_11A_BITCLK_RATIO" comment="Obsolete, do not use."/>
    <register addr="d0600164" rw_flags="RW" width="2" name="MAC_CTRL_RESPONSE_TX_LEVEL" comment="Transmit level for control response frames."/>
    <register addr="d0600168" rw_flags="RW" width="2" name="MAC_AC_BK_TXOP_LIMIT" comment="TXOP limit in units of 32 us for the AC_BK EDCA queue."/>
    <register addr="d060016c" rw_flags="RW" width="2" name="MAC_AC_BE_TXOP_LIMIT" comment="TXOP limit in units of 32 us for the AC_BE EDCA queue."/>
    <register addr="d0600170" rw_flags="RW" width="2" name="MAC_AC_VI_TXOP_LIMIT" comment="TXOP limit in units of 32 us for the AC_VI EDCA queue."/>
    <register addr="d0600174" rw_flags="RW" width="2" name="MAC_AC_VO_TXOP_LIMIT" comment="TXOP limit in units of 32 us for the AC_VO EDCA queue."/>
    <register addr="d0600178" rw_flags="R" width="2" name="MAC_TXOP_TIME_LEFT" comment="The firmware can read from this register the time remaining in the current TXOP, in units of 1 us."/>
    <register addr="d060017c" rw_flags="RW" width="2" name="MAC_EIFS" comment="Programmable EIFS"/>
    <register addr="d0600180" rw_flags="RW" width="1" name="MAC_EARLY_RECOVERY_EIFS" comment="EIFS for early recovery after a failed transmission within a TXOP."/>
    <register addr="d0600184" rw_flags="RW" width="1" name="MAC_SLOT_TIME_US" comment="Programmable slot time in us"/>
    <register addr="d0600188" rw_flags="RW" width="2" name="MAC_NDP_MCS" comment="Programs MCS used for HT NDP or VHT NDP transmission."/>
    <register addr="d060018c" rw_flags="RW" width="2" name="MAC_BFER_CFG" comment="Configures beamformer."/>
    <register addr="d0600190" rw_flags="RW" width="1" name="MAC_BFER_MATRIX_EXPIRE_TIME" comment="Expire time of beamforming matrix in the beamformer. In units of 1 ms."/>
    <register addr="d0600194" rw_flags="RW" width="2" name="MAC_BFEE_CFG" comment="Configures beamformee."/>
    <register addr="d0600198" rw_flags="RW" width="4" name="MAC_BFEE_MAC_ADDRESS_BYTE3_0" comment="Beamformee MAC address programmed at the beamformer."/>
    <register addr="d060019c" rw_flags="RW" width="2" name="MAC_BFEE_MAC_ADDRESS_BYTE5_4" comment="Beamformee MAC address programmed at the beamformer."/>
    <register addr="d06001a0" rw_flags="RW" width="2" name="MAC_STATION_AID" comment="Station Association ID. Must be programmed by firmware for BFee operation."/>
    <register addr="d06001a4" rw_flags="RW" width="2" name="MAC_MCS_FEEDBACK_CONFIG" comment="MCS feedback configuration"/>
    <register addr="d06001a8" rw_flags="RW" width="4" name="MAC_TID_QSIZE_MAP" comment="Maps one of 16 TIDs to one of four queue sizes, for the purpose of setting the 'Queue Size' field in transmitted QoS frames."/>
    <register addr="d06001ac" rw_flags="RW" width="4" name="MAC_TID_QSIZE" comment="Queue sizes numbers 0, 1, 2 and 3."/>
    <register addr="d06001b0" rw_flags="R" width="4" name="MAC_M_NAV_END" comment="The firmware can read from this register the NAV end time."/>
    <register addr="d06001b4" rw_flags="R" width="4" name="MAC_NAV_BSSID_BYTE3_0" comment="The firmware can read from this register the BSSID associated to the current NAV."/>
    <register addr="d06001b8" rw_flags="R" width="2" name="MAC_NAV_BSSID_BYTE5_4" comment=""/>
    <register addr="d06001bc" rw_flags="R" width="4" name="MAC_TXOPHOLDER_BYTE3_0" comment="The firmware can read from this register the TXOP holder associated to the current NAV."/>
    <register addr="d06001c0" rw_flags="R" width="2" name="MAC_TXOPHOLDER_BYTE5_4" comment=""/>
    <register addr="d06001c4" rw_flags="R" width="1" name="MAC_NAV_SRC" comment="NAV sources. See 802.11-1999 as amended in 802.11-2007."/>
    <register addr="d06001c8" rw_flags="RW" width="2" name="MAC_RADIO_INFO_TIMING_ADJUST" comment="Timing adjustment to register useful information from Radio."/>
    <register addr="d06001cc" rw_flags="RW" width="2" name="MAC_CCA_TXCONFIRM_TO_END_11B" comment="Measured in 50ns units: Time from TxConfirm to end of Tx packet plus Rx latency for 802.11b."/>
    <register addr="d06001d0" rw_flags="RW" width="2" name="MAC_CCA_TXCONFIRM_TO_END_11A" comment="Measured in 50ns units: Time from TxConfirm to end of Tx packet plus Rx latency for 802.11a."/>
    <register addr="d06001d4" rw_flags="RW" width="2" name="MAC_CCA_TXEND_REF_EARLY0_11A" comment="Measured in 50ns units: Early TxEnd reference measured down from MAC_CCA_TXCONFIRM_TO_END_11A for use with RIFS."/>
    <register addr="d06001d8" rw_flags="RW" width="2" name="MAC_CCA_TXEND_REF_EARLY1_11A" comment="Measured in 50ns units: Early TxEnd reference measured down from MAC_CCA_TXCONFIRM_TO_END_11A for use with RIFS."/>
    <register addr="d06001dc" rw_flags="RW" width="1" name="MAC_RESPONSE_DELAY_SIFS" comment="Bits 5 down to 0 are programmable time in 25ns units to delay response frames such that SIFS is met. Bit 6 allows timing at the end of HT-MM short GI frames to be measured on 4us symbol boundaries. This affects SIFS timing of short GI frames."/>
    <register addr="d06001e0" rw_flags="RW" width="2" name="MAC_TXCONFIRM_TO_END" comment="Programmable time in us that measures the time between TxConfirm and the end of the Tx packet."/>
    <register addr="d06001e4" rw_flags="RW" width="2" name="MAC_RXLATENCY" comment="Programmable time in us that measures the time between end of Rx packet and end of reception indication in the Macacc."/>
    <register addr="d06001e8" rw_flags="RW" width="2" name="MAC_CSTATE_RXLATENCY" comment="Programmable time in us that measures the time between end of Rx packet and end of reception."/>
    <register addr="d06001ec" rw_flags="RW" width="1" name="MAC_CSTATE_RXLATENCY_FINE" comment="Programmable time in 50ns units that measures the time between end of packet and end of reception. This is used in conjunction with MAC_CSTATE_RXLATENCY to produce finer resolution."/>
    <register addr="d06001f0" rw_flags="RW" width="1" name="MAC_CSTATE_TXEND_LATENCY" comment="Programmable time in us that measures the time between end of Tx packet and end of transmission indication in the Macacc."/>
    <register addr="d06001f4" rw_flags="RW" width="1" name="MAC_CSTATE_RXEND_LATENCY" comment="Programmable time in us that measures the time between end of Rx packet and end of reception indication in the Macacc."/>
    <register addr="d06001f8" rw_flags="RW" width="1" name="MAC_CSTATE_TXDELAY" comment="Programmable time in us that measures the time between MAC decides to transmit and the data appearing on air."/>
    <register addr="d06001fc" rw_flags="RW" width="1" name="MAC_CSTATE_SLOT_ADJUST" comment="Programmable time in 50ns units that adjusts the time between SLOT and SLOT_EARLY."/>
    <register addr="d0600200" rw_flags="RW" width="1" name="MAC_PHYIF_SYMB_START_ADJUST" comment="Programmable time in 50ns units that adjusts the symbol start time in MAC_PHY_INTERFACE (+/-) for OFDM."/>
    <register addr="d0600204" rw_flags="RW" width="1" name="MAC_PHYIF_SYMB_END_ADJUST" comment="Programmable time in 50ns units that adjusts the symbol end time in MAC_PHY_INTERFACE (+/-) for OFDM."/>
    <register addr="d0600208" rw_flags="RW" width="1" name="MAC_PHYIF_STBC_WITH_LDPC_SYMB_END_ADJUST" comment="Programmable time in 50ns units that adjusts the symbol end time in MAC_PHY_INTERFACE for a received frame containing both STBC and LDPC (+/-) for OFDM."/>
    <register addr="d060020c" rw_flags="RW" width="2" name="MAC_PHYIF_STBC_LDPC_SYMB_END_ADJUST" comment="Programmable time in 50us units that adjusts the symbol end time in MAC_PHY_INTERFACE for STBC or LDPC reception (+/-) for OFDM."/>
    <register addr="d0600210" rw_flags="RW" width="1" name="MAC_PHYIF_RXSTART_ADJUST" comment="Programmable time in 1us unit that adjusts the RX_START start time in MAC_PHY_INTERFACE."/>
    <register addr="d0600214" rw_flags="RW" width="1" name="MAC_TX_CTSTOSELF_ADJUST" comment="Programmable time in 50ns units that adjusts the CTS-to-self Tx time."/>
    <register addr="d0600218" rw_flags="RW" width="1" name="MAC_TX_CTSRESPONSE_ADJUST" comment="Programmable time in 50ns units that adjusts the CTS response Tx time."/>
    <register addr="d060021c" rw_flags="RW" width="2" name="MAC_PHY_RXSTART_DELAY_11A_11N" comment="Programmable time in us that defines the PHY-RX-START-Delay time for 11a and 11n."/>
    <register addr="d0600220" rw_flags="RW" width="2" name="MAC_PHY_RXSTART_DELAY_11B" comment="Programmable time in us that defines the PHY-RX-START-Delay time for 11b."/>
    <register addr="d0600224" rw_flags="RW" width="2" name="MAC_RX_AMPDU_CFG" comment="Receive A-MPDU configuration."/>
    <register addr="d0600228" rw_flags="RW" width="2" name="MAC_SEC_CHAN_CLEAR_TIME" comment="Secondary Channel must be free for this amount of time (50ns unit) before it is declared non-busy for starting a Txop."/>
    <register addr="d060022c" rw_flags="RW" width="2" name="MAC_SEC_CHAN_CLEAR_TIME_CTS" comment="The bottom 10 bits means secondary channel must be free for this amount of time (50ns unit) before it is declared non-busy for CTS response to a RTS signalling TA. Bits [13:10] is a signed number that adjusts the delay between the start of frame and the synchronisation start pulse from the modem."/>
    <register addr="d0600230" rw_flags="RW" width="1" name="MAC_TX_DELAY_FINE_TUNE" comment="Transmit delay fine tune. Provides fine adjustment of inter-frame spacing."/>
    <register addr="d0600234" rw_flags="RW" width="2" name="MAC_CS_LATENCY" comment="CS latency in units of 50 ns: time that medium is still marked busy after CS becomes inactive."/>
    <register addr="d0600238" rw_flags="RW" width="2" name="MAC_RADIO_SYNC_LATENCY" comment="Radio sync latency in units of 50 ns: time that medium is still marked busy after CS becomes inactive."/>
    <register addr="d060023c" rw_flags="RW" width="2" name="MAC_MODEM_SYNC_LATENCY" comment="Modem sync latency in units of 50 ns: time that medium is still marked busy after CS becomes inactive."/>
    <register addr="d0600240" rw_flags="RW" width="1" name="MAC_DEFAULT_AMPDU_DURATION" comment="This is the duration of an A-MPDU frame exchange when it is the next frame from the frame at the head of a queue."/>
    <register addr="d0600244" rw_flags="R" width="4" name="MAC_DOT11_FCS_ERROR_COUNT" comment="Received frame FCS error counter."/>
    <register addr="d0600248" rw_flags="R" width="4" name="MAC_DOT11_FCS_GOOD_COUNT" comment="Received frame FCS good counter."/>
    <register addr="d060024c" rw_flags="R" width="4" name="MAC_BAD_SIG_COUNT" comment="Received frame bad signal counter."/>
    <register addr="d0600250" rw_flags="R" width="4" name="MAC_TX_UNDER_COUNT" comment="TX frames which were corrupted by the accelerator due to TX underflow."/>
    <register addr="d0600254" rw_flags="R" width="2" name="MAC_AC_BK_TIME_SPENT" comment="This register counts the time spent transmitting from the AC_BK queue, in units of 16 us."/>
    <register addr="d0600258" rw_flags="R" width="4" name="MAC_DOT11_RX_OCTETS_IN_AMPDUS" comment="Counts of the number of octets received in AMPDUs."/>
    <register addr="d060025c" rw_flags="R" width="2" name="MAC_DOT11_RX_AMPDUS_COUNT" comment="Counts of the number of received AMPDUs."/>
    <register addr="d0600260" rw_flags="R" width="2" name="MAC_DOT11_RX_MPDUS_IN_AMPDUS_COUNT" comment="Counts of the number of MPDUs received in AMPDUs."/>
    <register addr="d0600264" rw_flags="R" width="2" name="MAC_DOT11_RX_AMPDU_DELIM_CRC_ERR_COUNT" comment="Counts the number of errors in MPDU CRC delimiters found in received AMPDUs."/>
    <register addr="d0600268" rw_flags="R" width="2" name="MAC_AC_BE_TIME_SPENT" comment="This register counts the time spent transmitting from the AC_BE queue, in units of 16 us."/>
    <register addr="d060026c" rw_flags="R" width="2" name="MAC_AC_VI_TIME_SPENT" comment="This register counts the time spent transmitting from the AC_VI queue, in units of 16 us."/>
    <register addr="d0600270" rw_flags="R" width="2" name="MAC_AC_VO_TIME_SPENT" comment="This register counts the time spent transmitting from the AC_VO queue, in units of 16 us."/>
    <register addr="d0600274" rw_flags="R" width="2" name="MAC_TXRX_TIME_SPENT" comment="This register counts the time spent transmitting and receiving, in units of 16 us."/>
    <register addr="d0600278" rw_flags="R" width="2" name="MAC_CCA_BUSY_TIME" comment="This register counts the time CCA indicates busy, in units of 16 us."/>
    <register addr="d060027c" rw_flags="R" width="2" name="MAC_SEC_BUSY_TIME" comment="This register counts the time secondary channel is busy, in units of 16 us."/>
    <register addr="d0600280" rw_flags="R" width="2" name="MAC_SEC40_BUSY_TIME" comment="This register counts the time secondary40 channel is busy, in units of 16 us."/>
    <register addr="d0600284" rw_flags="R" width="2" name="MAC_SEC80_BUSY_TIME" comment="This register counts the time secondary80 channel is busy, in units of 16 us."/>
    <register addr="d0600288" rw_flags="R" width="2" name="MAC_TX40M_BUSY_TIME" comment="This register counts the time spent transmitting 40MHz PPDU to a VHT STA, in units of 16 us."/>
    <register addr="d060028c" rw_flags="R" width="2" name="MAC_TX80M_BUSY_TIME" comment="This register counts the time spent transmitting 80MHz PPDU, in units of 16 us."/>
    <register addr="d0600290" rw_flags="R" width="2" name="MAC_TX160M_BUSY_TIME" comment="This register counts the time spent transmitting 160MHz PPDU, in units of 16 us."/>
    <register addr="d0600294" rw_flags="RW" width="2" name="MAC_DEBUG_MUX_SEL" comment="Multiplexor select for debug bus readable via emulation/ASIC PIOs."/>
    <register addr="d0600298" rw_flags="RW" width="2" name="MAC_DEBUG_TRIG_CFG" comment="Multiplexor select for debug bus readable via emulation/ASIC PIOs."/>
    <register addr="d060029c" rw_flags="RW" width="2" name="MAC_DEBUG_TRIG_SOURCE" comment="For edge trigger modes, a '1' selects the source. For logic trigger modes, a '1' defines input."/>
    <register addr="d06002a0" rw_flags="RW" width="2" name="MAC_DEBUG_TRIG_LEVEL" comment="For logic trigger modes, each bit defines level for logic."/>
    <register addr="d06002a4" rw_flags="RW" width="1" name="MAC_DEBUG_SELECT" comment="Select register for MAC debug multiplexer."/>
    <register addr="d06002a8" rw_flags="R" width="2" name="MAC_DEBUG_X00" comment="Debug bus."/>
    <register addr="d06002ac" rw_flags="R" width="2" name="MAC_DEBUG_X01" comment="Debug bus."/>
    <register addr="d06002b0" rw_flags="R" width="2" name="MAC_DEBUG_X02" comment="Debug bus."/>
    <register addr="d06002b4" rw_flags="R" width="2" name="MAC_DEBUG_X03" comment="Debug bus."/>
    <register addr="d06002b8" rw_flags="R" width="2" name="MAC_DEBUG_X04" comment="Debug bus."/>
    <register addr="d06002bc" rw_flags="R" width="2" name="MAC_DEBUG_X05" comment="Debug bus."/>
    <register addr="d06002c0" rw_flags="R" width="2" name="MAC_DEBUG_X06" comment="Debug bus."/>
    <register addr="d06002c4" rw_flags="R" width="2" name="MAC_DEBUG_X07" comment="Debug bus."/>
    <register addr="d06002c8" rw_flags="R" width="2" name="MAC_DEBUG_X08" comment="Debug bus."/>
    <register addr="d06002cc" rw_flags="R" width="2" name="MAC_DEBUG_X09" comment="Debug bus."/>
    <register addr="d06002d0" rw_flags="R" width="2" name="MAC_DEBUG_X0A" comment="Debug bus."/>
    <register addr="d06002d4" rw_flags="R" width="2" name="MAC_DEBUG_X0B" comment="Debug bus."/>
    <register addr="d06002d8" rw_flags="R" width="2" name="MAC_DEBUG_X0C" comment="Debug bus."/>
    <register addr="d06002dc" rw_flags="R" width="2" name="MAC_DEBUG_X0D" comment="Debug bus."/>
    <register addr="d06002e0" rw_flags="R" width="2" name="MAC_DEBUG_X0E" comment="Debug bus."/>
    <register addr="d06002e4" rw_flags="R" width="2" name="MAC_DEBUG_X0F" comment="Debug bus."/>
    <register addr="d06002e8" rw_flags="R" width="2" name="MAC_DEBUG_X10" comment="Debug bus."/>
    <register addr="d06002ec" rw_flags="R" width="2" name="MAC_DEBUG_X11" comment="Debug bus."/>
    <register addr="d06002f0" rw_flags="R" width="2" name="MAC_DEBUG_X12" comment="Debug bus."/>
    <register addr="d06002f4" rw_flags="R" width="2" name="MAC_DEBUG_X13" comment="Debug bus."/>
    <register addr="d06002f8" rw_flags="R" width="2" name="MAC_DEBUG_X14" comment="Debug bus."/>
    <register addr="d06002fc" rw_flags="R" width="2" name="MAC_DEBUG_X15" comment="Debug bus."/>
    <register addr="d0600300" rw_flags="R" width="2" name="MAC_DEBUG_X16" comment="Debug bus."/>
    <register addr="d0600304" rw_flags="R" width="2" name="MAC_DEBUG_X17" comment="Debug bus."/>
    <register addr="d0600308" rw_flags="R" width="2" name="MAC_DEBUG_X18" comment="Debug bus."/>
    <register addr="d060030c" rw_flags="R" width="2" name="MAC_DEBUG_X19" comment="Debug bus."/>
    <register addr="d0600310" rw_flags="R" width="2" name="MAC_DEBUG_X1A" comment="Debug bus."/>
    <register addr="d0600314" rw_flags="R" width="2" name="MAC_DEBUG_X1B" comment="Debug bus."/>
    <register addr="d0600318" rw_flags="R" width="2" name="MAC_DEBUG_X1C" comment="Debug bus."/>
    <register addr="d060031c" rw_flags="R" width="2" name="MAC_DEBUG_X1D" comment="Debug bus."/>
    <register addr="d0600320" rw_flags="R" width="2" name="MAC_DEBUG_X1E" comment="Debug bus."/>
    <register addr="d0600324" rw_flags="R" width="2" name="MAC_DEBUG_X1F" comment="Debug bus."/>
    <register addr="d0600328" rw_flags="R" width="2" name="MAC_DEBUG_X20" comment="Debug bus."/>
    <register addr="d060032c" rw_flags="R" width="2" name="MAC_DEBUG_X21" comment="Debug bus."/>
    <register addr="d0600330" rw_flags="R" width="2" name="MAC_DEBUG_X22" comment="Debug bus."/>
    <register addr="d0600334" rw_flags="R" width="2" name="MAC_DEBUG_X23" comment="Debug bus."/>
    <register addr="d0600338" rw_flags="R" width="2" name="MAC_DEBUG_X24" comment="Debug bus."/>
    <register addr="d060033c" rw_flags="R" width="2" name="MAC_DEBUG_X25" comment="Debug bus."/>
    <register addr="d0600340" rw_flags="R" width="2" name="MAC_DEBUG_X26" comment="Debug bus."/>
    <register addr="d0600344" rw_flags="R" width="2" name="MAC_DEBUG_X27" comment="Debug bus."/>
    <register addr="d0600348" rw_flags="R" width="2" name="MAC_DEBUG_X28" comment="Debug bus."/>
    <register addr="d060034c" rw_flags="R" width="2" name="MAC_DEBUG_X29" comment="Debug bus."/>
    <register addr="d0600350" rw_flags="R" width="2" name="MAC_DEBUG_X2A" comment="Debug bus."/>
    <register addr="d0600354" rw_flags="R" width="2" name="MAC_DEBUG_X2B" comment="Debug bus."/>
    <register addr="d0600358" rw_flags="R" width="2" name="MAC_DEBUG_X2C" comment="Debug bus."/>
    <register addr="d060035c" rw_flags="R" width="2" name="MAC_DEBUG_X2D" comment="Debug bus."/>
    <register addr="d0600360" rw_flags="R" width="2" name="MAC_DEBUG_X2E" comment="Debug bus."/>
    <register addr="d0600364" rw_flags="R" width="2" name="MAC_DEBUG_X2F" comment="Debug bus."/>
    <register addr="d0600368" rw_flags="R" width="2" name="MAC_DEBUG_X30" comment="Debug bus."/>
    <register addr="d060036c" rw_flags="R" width="2" name="MAC_DEBUG_X31" comment="Debug bus."/>
    <register addr="d0600370" rw_flags="R" width="2" name="MAC_DEBUG_X32" comment="Debug bus."/>
    <register addr="d0600374" rw_flags="R" width="2" name="MAC_DEBUG_X33" comment="Debug bus."/>
    <register addr="d0600378" rw_flags="R" width="2" name="MAC_DEBUG_X34" comment="Debug bus."/>
    <register addr="d060037c" rw_flags="R" width="1" name="MAC_SM_STATE_PHY_INTERFACE" comment="State of state machine."/>
    <register addr="d0600380" rw_flags="R" width="1" name="MAC_SM_STATE_VALIDATE_MPDU" comment="State of state machine."/>
    <register addr="d0600384" rw_flags="R" width="1" name="MAC_SM_STATE_FILTER_MPDU" comment="State of state machine."/>
    <register addr="d0600388" rw_flags="R" width="1" name="MAC_SM_STATE_DEFRAGMENT" comment="State of state machine."/>
    <register addr="d060038c" rw_flags="R" width="1" name="MAC_SM_STATE_RX_COORDINATION" comment="State of state machine."/>
    <register addr="d0600390" rw_flags="R" width="1" name="MAC_SM_STATE_CHANNEL_STATE" comment="State of state machine."/>
    <register addr="d0600394" rw_flags="R" width="1" name="MAC_SM_STATE_BACKOFF_BE" comment="State of state machine."/>
    <register addr="d0600398" rw_flags="R" width="1" name="MAC_SM_STATE_BACKOFF_BK" comment="State of state machine."/>
    <register addr="d060039c" rw_flags="R" width="1" name="MAC_SM_STATE_BACKOFF_VI" comment="State of state machine."/>
    <register addr="d06003a0" rw_flags="R" width="1" name="MAC_SM_STATE_BACKOFF_VO" comment="State of state machine."/>
    <register addr="d06003a4" rw_flags="R" width="1" name="MAC_SM_STATE_DATA_PUMP" comment="State of state machine."/>
    <register addr="d06003a8" rw_flags="R" width="1" name="MAC_SM_STATE_TX_COORDINATION" comment="State of state machine."/>
    <register addr="d06003ac" rw_flags="R" width="1" name="MAC_SM_STATE_TX_AGGREGATION" comment="State of state machine."/>
    <register addr="d06003b0" rw_flags="R" width="1" name="MAC_SM_STATE_RX_DEAGGREGATION" comment="State of state machine."/>
    <register addr="d06003b4" rw_flags="RW" width="4" name="MAC_BA_RX_0_PEER_ADDRESS_LSB" comment="BA RX 0 peer address [31:0]"/>
    <register addr="d06003b8" rw_flags="RW" width="2" name="MAC_BA_RX_0_PEER_ADDRESS_MSB" comment="BA RX 0 peer address [47:32]"/>
    <register addr="d06003bc" rw_flags="RW" width="4" name="MAC_BA_RX_0_CONFIG" comment="BA RX 0 configuration"/>
    <register addr="d06003c0" rw_flags="RW" width="4" name="MAC_BA_RX_1_PEER_ADDRESS_LSB" comment="BA RX 1 peer address [31:0]"/>
    <register addr="d06003c4" rw_flags="RW" width="2" name="MAC_BA_RX_1_PEER_ADDRESS_MSB" comment="BA RX 1 peer address [47:32]"/>
    <register addr="d06003c8" rw_flags="RW" width="4" name="MAC_BA_RX_1_CONFIG" comment="BA RX 1 configuration"/>
    <register addr="d06003cc" rw_flags="RW" width="4" name="MAC_BA_RX_2_PEER_ADDRESS_LSB" comment="BA RX 2 peer address [31:0]"/>
    <register addr="d06003d0" rw_flags="RW" width="2" name="MAC_BA_RX_2_PEER_ADDRESS_MSB" comment="BA RX 2 peer address [47:32]"/>
    <register addr="d06003d4" rw_flags="RW" width="4" name="MAC_BA_RX_2_CONFIG" comment="BA RX 2 configuration"/>
    <register addr="d06003d8" rw_flags="RW" width="4" name="MAC_BA_RX_3_PEER_ADDRESS_LSB" comment="BA RX 3 peer address [31:0]"/>
    <register addr="d06003dc" rw_flags="RW" width="2" name="MAC_BA_RX_3_PEER_ADDRESS_MSB" comment="BA RX 3 peer address [47:32]"/>
    <register addr="d06003e0" rw_flags="RW" width="4" name="MAC_BA_RX_3_CONFIG" comment="BA RX 3 configuration"/>
    <register addr="d06003e4" rw_flags="RW" width="4" name="MAC_BA_RX_4_PEER_ADDRESS_LSB" comment="BA RX 4 peer address [31:0]"/>
    <register addr="d06003e8" rw_flags="RW" width="2" name="MAC_BA_RX_4_PEER_ADDRESS_MSB" comment="BA RX 4 peer address [47:32]"/>
    <register addr="d06003ec" rw_flags="RW" width="4" name="MAC_BA_RX_4_CONFIG" comment="BA RX 4 configuration"/>
    <register addr="d06003f0" rw_flags="RW" width="4" name="MAC_BA_RX_5_PEER_ADDRESS_LSB" comment="BA RX 5 peer address [31:0]"/>
    <register addr="d06003f4" rw_flags="RW" width="2" name="MAC_BA_RX_5_PEER_ADDRESS_MSB" comment="BA RX 5 peer address [47:32]"/>
    <register addr="d06003f8" rw_flags="RW" width="4" name="MAC_BA_RX_5_CONFIG" comment="BA RX 5 configuration"/>
    <register addr="d06003fc" rw_flags="RW" width="4" name="MAC_BA_RX_6_PEER_ADDRESS_LSB" comment="BA RX 6 peer address [31:0]"/>
    <register addr="d0600400" rw_flags="RW" width="2" name="MAC_BA_RX_6_PEER_ADDRESS_MSB" comment="BA RX 6 peer address [47:32]"/>
    <register addr="d0600404" rw_flags="RW" width="4" name="MAC_BA_RX_6_CONFIG" comment="BA RX 6 configuration"/>
    <register addr="d0600408" rw_flags="RW" width="4" name="MAC_BA_RX_7_PEER_ADDRESS_LSB" comment="BA RX 7 peer address [31:0]"/>
    <register addr="d060040c" rw_flags="RW" width="2" name="MAC_BA_RX_7_PEER_ADDRESS_MSB" comment="BA RX 7 peer address [47:32]"/>
    <register addr="d0600410" rw_flags="RW" width="4" name="MAC_BA_RX_7_CONFIG" comment="BA RX 7 configuration"/>
    <register addr="d0600414" rw_flags="RW" width="1" name="MAC_CHANGE_NAV_SOURCE" comment="NAV Source"/>
    <register addr="d0600418" rw_flags="RW" width="4" name="MAC_CHANGE_NAV_BSSID_LSB" comment="BSSID [31:0]"/>
    <register addr="d060041c" rw_flags="RW" width="2" name="MAC_CHANGE_NAV_BSSID_MSB" comment="BSSID [47:32]"/>
    <register addr="d0600420" rw_flags="RW" width="4" name="MAC_CHANGE_NAV_END" comment="NAV End"/>
    <register addr="d0600424" rw_flags="RW" width="1" name="MAC_BA_TX_MMSS" comment="Sets A-MPDU TX minimum MPDU start spacing."/>
    <register addr="d0600428" rw_flags="RW" width="2" name="MAC_CHANGE_STATE" comment="Change internal states"/>
  </block>
  <block name="wl_mac_acc_fast" comment="">
    <register addr="d0700000" rw_flags="R" width="4" name="MAC_ACC_STATUS" comment="MAC Accerator status"/>
    <register addr="d0700004" rw_flags="R" width="2" name="MAC_IND_MAC_FLAGS" comment="MAC status register"/>
    <register addr="d0700008" rw_flags="R" width="4" name="MAC_NO_ACK_COUNT" comment="Counts correctly received frames that are not acknowledged because the MAC_IF is short of available receive slots."/>
    <register addr="d070000c" rw_flags="RW" width="1" name="MAC_PAUSE_TX_QUEUES" comment="Pause Tx queues if they are paused."/>
    <register addr="d0700010" rw_flags="RW" width="1" name="MAC_UNPAUSE_TX_QUEUES" comment="Unpause Tx queues if they are paused."/>
    <register addr="d0700014" rw_flags="R" width="4" name="MAC_TIME" comment="Current time."/>
    <register addr="d0700018" rw_flags="RW" width="4" name="MAC_TIMER" comment="MAC timer can be used by firmware to generate interrupts when the accelerator's time reaches programmable values. This is can be used to achieved timed transmission."/>
    <register addr="d070001c" rw_flags="RW" width="2" name="MAC_CTRL_MAC_FLAGS" comment="Flags [Configuration bits] register 1"/>
    <register addr="d0700020" rw_flags="R" width="1" name="MAC_INT_ERROR_CAUSE" comment="Cause of error in MAC_INT_ERROR"/>
    <register addr="d0700024" rw_flags="R" width="4" name="MAC_INT_CAUSE" comment="Interrupt cause register."/>
    <register addr="d0700028" rw_flags="R" width="4" name="MAC_BA_TX_BITMAP" comment="BA TX bitmap"/>
    <register addr="d070002c" rw_flags="R" width="4" name="MAC_BA_TX_STATUS" comment="BA TX status information"/>
    <register addr="d0700030" rw_flags="RW" width="4" name="MAC_INT_MASK" comment="Interrupt mask register."/>
    <register addr="d0700034" rw_flags="RW" width="4" name="MAC_INT_CLEAR" comment="Interrupt clear register"/>
    <register addr="d0700038" rw_flags="RW" width="4" name="MAC_SET_TIME" comment="Sets the time."/>
    <register addr="d070003c" rw_flags="RW" width="4" name="MAC_TX_DEADLINE" comment="Sets the transmit deadline with respect to time."/>
    <register addr="d0700040" rw_flags="R" width="4" name="MAC_BE_BK_BKOFF_COUNTER" comment="BE and BK backoff counter"/>
    <register addr="d0700044" rw_flags="R" width="4" name="MAC_VO_VI_BKOFF_COUNTER" comment="VO and VI backoff counter"/>
    <register addr="d0700048" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_0_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070004c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_1_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700050" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_2_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700054" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_3_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700058" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_4_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070005c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_5_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700060" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_6_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700064" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_7_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700068" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_8_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070006c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_9_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700070" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_10_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700074" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_11_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700078" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_12_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070007c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_13_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700080" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_14_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700084" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_15_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700088" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_16_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070008c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_17_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700090" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_18_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700094" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_19_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d0700098" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_20_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d070009c" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_21_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000a0" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_22_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000a4" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_23_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000a8" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_24_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000ac" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_25_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000b0" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_26_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000b4" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_27_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000b8" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_28_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000bc" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_29_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000c0" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_30_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000c4" rw_flags="RW" width="2" name="MAC_A_MPDU_TX_31_LEN" comment="Length (minus FCS) of MPDU in an A-MPDU."/>
    <register addr="d07000c8" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_0_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000cc" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_1_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000d0" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_2_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000d4" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_3_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000d8" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_4_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000dc" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_5_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000e0" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_6_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000e4" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_7_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000e8" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_8_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000ec" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_9_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000f0" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_10_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000f4" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_11_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000f8" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_12_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d07000fc" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_13_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700100" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_14_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700104" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_15_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700108" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_16_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d070010c" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_17_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700110" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_18_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700114" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_19_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700118" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_20_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d070011c" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_21_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700120" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_22_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700124" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_23_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700128" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_24_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d070012c" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_25_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700130" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_26_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700134" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_27_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700138" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_28_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d070013c" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_29_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700140" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_30_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700144" rw_flags="RW" width="4" name="MAC_A_MPDU_TX_31_ADDR" comment="Start address of MPDU in an A-MPDU."/>
    <register addr="d0700148" rw_flags="RW" width="2" name="MAC_PDU_CANCEL" comment="PDU cancel bitmap"/>
    <register addr="d070014c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_ADDR" comment="PDU on BK queue, slot 0: Start address"/>
    <register addr="d0700150" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_ID_LEN" comment="PDU on BK queue, slot 0: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700154" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_TX_RATE" comment="PDU on BK queue, slot 0: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700158" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_TX_LEVEL_COEX" comment="PDU on BK queue, slot 0: TX level and Coex"/>
    <register addr="d070015c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_BACKOFF" comment="PDU on BK queue, slot 0: Backoff parameters"/>
    <register addr="d0700160" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_0_OPTIONS" comment="PDU on BK queue, slot 0: Options"/>
    <register addr="d0700164" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_ADDR" comment="PDU on BK queue, slot 1: Start address"/>
    <register addr="d0700168" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_ID_LEN" comment="PDU on BK queue, slot 1: VHT Group ID and Partial AID, and Length"/>
    <register addr="d070016c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_TX_RATE" comment="PDU on BK queue, slot 1: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700170" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_TX_LEVEL_COEX" comment="PDU on BK queue, slot 1: TX level and Coex"/>
    <register addr="d0700174" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_BACKOFF" comment="PDU on BK queue, slot 1: Backoff parameters"/>
    <register addr="d0700178" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_1_OPTIONS" comment="PDU on BK queue, slot 1: Options"/>
    <register addr="d070017c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_ADDR" comment="PDU on BK queue, slot 2: Start address"/>
    <register addr="d0700180" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_ID_LEN" comment="PDU on BK queue, slot 2: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700184" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_TX_RATE" comment="PDU on BK queue, slot 2: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700188" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_TX_LEVEL_COEX" comment="PDU on BK queue, slot 2: TX level and Coex"/>
    <register addr="d070018c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_BACKOFF" comment="PDU on BK queue, slot 2: Backoff parameters"/>
    <register addr="d0700190" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BK_SLOT_2_OPTIONS" comment="PDU on BK queue, slot 2: Options"/>
    <register addr="d0700194" rw_flags="R" width="4" name="MAC_PDU_BK_STATUS" comment="BK status"/>
    <register addr="d0700198" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_ADDR" comment="PDU on BE queue, slot 0: Start address"/>
    <register addr="d070019c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_ID_LEN" comment="PDU on BE queue, slot 0: VHT Group ID and Partial AID, and Length"/>
    <register addr="d07001a0" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_TX_RATE" comment="PDU on BE queue, slot 0: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d07001a4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_TX_LEVEL_COEX" comment="PDU on BE queue, slot 0: TX level and Coex"/>
    <register addr="d07001a8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_BACKOFF" comment="PDU on BE queue, slot 0: Backoff parameters"/>
    <register addr="d07001ac" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_0_OPTIONS" comment="PDU on BE queue, slot 0: Options"/>
    <register addr="d07001b0" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_ADDR" comment="PDU on BE queue, slot 1: Start address"/>
    <register addr="d07001b4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_ID_LEN" comment="PDU on BE queue, slot 1: VHT Group ID and Partial AID, and Length"/>
    <register addr="d07001b8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_TX_RATE" comment="PDU on BE queue, slot 1: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d07001bc" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_TX_LEVEL_COEX" comment="PDU on BE queue, slot 1: TX level and Coex"/>
    <register addr="d07001c0" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_BACKOFF" comment="PDU on BE queue, slot 1: Backoff parameters"/>
    <register addr="d07001c4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_1_OPTIONS" comment="PDU on BE queue, slot 1: Options"/>
    <register addr="d07001c8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_ADDR" comment="PDU on BE queue, slot 2: Start address"/>
    <register addr="d07001cc" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_ID_LEN" comment="PDU on BE queue, slot 2: VHT Group ID and Partial AID, and Length"/>
    <register addr="d07001d0" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_TX_RATE" comment="PDU on BE queue, slot 2: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d07001d4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_TX_LEVEL_COEX" comment="PDU on BE queue, slot 2: TX level and Coex"/>
    <register addr="d07001d8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_BACKOFF" comment="PDU on BE queue, slot 2: Backoff parameters"/>
    <register addr="d07001dc" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_BE_SLOT_2_OPTIONS" comment="PDU on BE queue, slot 2: Options"/>
    <register addr="d07001e0" rw_flags="R" width="4" name="MAC_PDU_BE_STATUS" comment="BE status"/>
    <register addr="d07001e4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_ADDR" comment="PDU on VI queue, slot 0: Start address"/>
    <register addr="d07001e8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_ID_LEN" comment="PDU on VI queue, slot 0: VHT Group ID and Partial AID, and Length"/>
    <register addr="d07001ec" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_TX_RATE" comment="PDU on VI queue, slot 0: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d07001f0" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_TX_LEVEL_COEX" comment="PDU on VI queue, slot 0: TX level and Coex"/>
    <register addr="d07001f4" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_BACKOFF" comment="PDU on VI queue, slot 0: Backoff parameters"/>
    <register addr="d07001f8" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_0_OPTIONS" comment="PDU on VI queue, slot 0: Options"/>
    <register addr="d07001fc" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_ADDR" comment="PDU on VI queue, slot 1: Start address"/>
    <register addr="d0700200" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_ID_LEN" comment="PDU on VI queue, slot 1: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700204" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_TX_RATE" comment="PDU on VI queue, slot 1: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700208" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_TX_LEVEL_COEX" comment="PDU on VI queue, slot 1: TX level and Coex"/>
    <register addr="d070020c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_BACKOFF" comment="PDU on VI queue, slot 1: Backoff parameters"/>
    <register addr="d0700210" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_1_OPTIONS" comment="PDU on VI queue, slot 1: Options"/>
    <register addr="d0700214" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_ADDR" comment="PDU on VI queue, slot 2: Start address"/>
    <register addr="d0700218" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_ID_LEN" comment="PDU on VI queue, slot 2: VHT Group ID and Partial AID, and Length"/>
    <register addr="d070021c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_TX_RATE" comment="PDU on VI queue, slot 2: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700220" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_TX_LEVEL_COEX" comment="PDU on VI queue, slot 2: TX level and Coex"/>
    <register addr="d0700224" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_BACKOFF" comment="PDU on VI queue, slot 2: Backoff parameters"/>
    <register addr="d0700228" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VI_SLOT_2_OPTIONS" comment="PDU on VI queue, slot 2: Options"/>
    <register addr="d070022c" rw_flags="R" width="4" name="MAC_PDU_VI_STATUS" comment="VI status"/>
    <register addr="d0700230" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_ADDR" comment="PDU on VO queue, slot 0: Start address"/>
    <register addr="d0700234" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_ID_LEN" comment="PDU on VO queue, slot 0: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700238" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_TX_RATE" comment="PDU on VO queue, slot 0: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d070023c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_TX_LEVEL_COEX" comment="PDU on VO queue, slot 0: TX level and Coex"/>
    <register addr="d0700240" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_BACKOFF" comment="PDU on VO queue, slot 0: Backoff parameters"/>
    <register addr="d0700244" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_0_OPTIONS" comment="PDU on VO queue, slot 0: Options"/>
    <register addr="d0700248" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_ADDR" comment="PDU on VO queue, slot 1: Start address"/>
    <register addr="d070024c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_ID_LEN" comment="PDU on VO queue, slot 1: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700250" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_TX_RATE" comment="PDU on VO queue, slot 1: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d0700254" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_TX_LEVEL_COEX" comment="PDU on VO queue, slot 1: TX level and Coex"/>
    <register addr="d0700258" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_BACKOFF" comment="PDU on VO queue, slot 1: Backoff parameters"/>
    <register addr="d070025c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_1_OPTIONS" comment="PDU on VO queue, slot 1: Options"/>
    <register addr="d0700260" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_ADDR" comment="PDU on VO queue, slot 2: Start address"/>
    <register addr="d0700264" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_ID_LEN" comment="PDU on VO queue, slot 2: VHT Group ID and Partial AID, and Length"/>
    <register addr="d0700268" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_TX_RATE" comment="PDU on VO queue, slot 2: TX Rate. See MAC_MODULATION_OPTIONS"/>
    <register addr="d070026c" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_TX_LEVEL_COEX" comment="PDU on VO queue, slot 2: TX level and Coex"/>
    <register addr="d0700270" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_BACKOFF" comment="PDU on VO queue, slot 2: Backoff parameters"/>
    <register addr="d0700274" rw_flags="RW" width="4" name="MAC_PDU_REQUEST_VO_SLOT_2_OPTIONS" comment="PDU on VO queue, slot 2: Options"/>
    <register addr="d0700278" rw_flags="R" width="4" name="MAC_PDU_VO_STATUS" comment="VO status"/>
  </block>
  <block name="wl_mac_if" comment="">
    <register addr="d0500000" rw_flags="RW" width="1" name="MAC_IF_CONTROL" comment="General control register (state is persistant)"/>
    <register addr="d0500004" rw_flags="RW" width="1" name="MAC_IF_CONTROL_AMNESIC" comment="General control register (state is transitory)"/>
    <register addr="d0500008" rw_flags="R" width="1" name="MAC_IF_STATUS" comment="General status register"/>
    <register addr="d050000c" rw_flags="RW" width="4" name="MAC_IF_RX_BUFFER_START" comment="Address of start of Receive Buffer. Multiple of 1k. Address = MAC_IF_RX_BUFFER_START*1024. Since MAC IF is connected 'directly' to RAMSW, value of 0x00_0000 => start of RAMSW"/>
    <register addr="d0500010" rw_flags="RW" width="1" name="MAC_IF_RX_BUFFER_SIZE" comment="Size of Receive Buffer. Units of 1k bytes. Offset of 1k bytes. 0 => 1k bytes,  1 => 2k bytes,  63 => 64k bytes"/>
    <register addr="d0500014" rw_flags="R" width="2" name="MAC_IF_RX_BUFFER_GIVE" comment="Receive Buffer Write Pointer (updated only at Receive Dollop boundaries)"/>
    <register addr="d0500018" rw_flags="RW" width="2" name="MAC_IF_RX_BUFFER_TAKE" comment="Receive Buffer Read Pointer"/>
    <register addr="d050001c" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER0_START" comment="Address of start of Transmit Buffer 0. Multiple of 1k. Address = MAC_IF_TX_BUFFER0_START*1024. Since MAC IF is connected 'directly' to RAMSW, value of 0x00_0000 => start of RAMSW"/>
    <register addr="d0500020" rw_flags="RW" width="1" name="MAC_IF_TX_BUFFER0_SIZE" comment="Size of Transmit Buffer 0. Units of 1k bytes. Offset of 1k bytes. 0 => 1k bytes,  1 => 2k bytes,  63 => 64k bytes"/>
    <register addr="d0500024" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER0_GIVE" comment="Transmit Buffer 0 Write Pointer "/>
    <register addr="d0500028" rw_flags="R" width="4" name="MAC_IF_TX_BUFFER0_SPACE" comment="Number of bytes of free space in Transmit Buffer 0. Two lsb always 0. Note that when a MAC frame is transmitted using RTS/CTS protection, then the MAC ACC will rewind the Transmit Buffer Read Pointer by four words. Thus the value in this register may be sixteen greater than the space actually available"/>
    <register addr="d050002c" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER0_TRIGGER" comment="Generate interrupt when free space in Transmit Buffer 0 is greater than this. Two lsb ignored and treated as 0"/>
    <register addr="d0500030" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER1_START" comment="Address of start of Transmit Buffer 1. Multiple of 1k. Address = MAC_IF_TX_BUFFER1_START*1024. Since MAC IF is connected 'directly' to RAMSW, value of 0x00_0000 => start of RAMSW"/>
    <register addr="d0500034" rw_flags="RW" width="1" name="MAC_IF_TX_BUFFER1_SIZE" comment="Size of Transmit Buffer 1. Units of 1k bytes. Offset of 1k bytes. 0 => 1k bytes,  1 => 2k bytes,  63 => 64k bytes"/>
    <register addr="d0500038" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER1_GIVE" comment="Transmit Buffer 1 Write Pointer "/>
    <register addr="d050003c" rw_flags="R" width="4" name="MAC_IF_TX_BUFFER1_SPACE" comment="Number of bytes of free space in Transmit Buffer 1. Two lsb always 0. Note that when a MAC frame is transmitted using RTS/CTS protection, then the MAC ACC will rewind the Transmit Buffer Read Pointer by four words. Thus the value in this register may be sixteen greater than the space actually available"/>
    <register addr="d0500040" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER1_TRIGGER" comment="Generate interrupt when free space in Transmit Buffer 1 is greater than this. Two lsb ignored and treated as 0"/>
    <register addr="d0500044" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER2_START" comment="Address of start of Transmit Buffer 2. Multiple of 1k. Address = MAC_IF_TX_BUFFER2_START*1024. Since MAC IF is connected 'directly' to RAMSW, value of 0x00_0000 => start of RAMSW"/>
    <register addr="d0500048" rw_flags="RW" width="1" name="MAC_IF_TX_BUFFER2_SIZE" comment="Size of Transmit Buffer 2. Units of 1k bytes. Offset of 1k bytes. 0 => 1k bytes,  1 => 2k bytes,  63 => 64k bytes"/>
    <register addr="d050004c" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER2_GIVE" comment="Transmit Buffer 2 Write Pointer "/>
    <register addr="d0500050" rw_flags="R" width="4" name="MAC_IF_TX_BUFFER2_SPACE" comment="Number of bytes of free space in Transmit Buffer 2. Two lsb always 0. Note that when a MAC frame is transmitted using RTS/CTS protection, then the MAC ACC will rewind the Transmit Buffer Read Pointer by four words. Thus the value in this register may be sixteen greater than the space actually available"/>
    <register addr="d0500054" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER2_TRIGGER" comment="Generate interrupt when free space in Transmit Buffer 2 is greater than this. Two lsb ignored and treated as 0"/>
    <register addr="d0500058" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER3_START" comment="Address of start of Transmit Buffer 3. Multiple of 1k. Address = MAC_IF_TX_BUFFER3_START*1024. Since MAC IF is connected 'directly' to RAMSW, value of 0x00_0000 => start of RAMSW"/>
    <register addr="d050005c" rw_flags="RW" width="1" name="MAC_IF_TX_BUFFER3_SIZE" comment="Size of Transmit Buffer 3. Units of 1k bytes. Offset of 1k bytes. 0 => 1k bytes,  1 => 2k bytes,  63 => 64k bytes"/>
    <register addr="d0500060" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER3_GIVE" comment="Transmit Buffer 3 Write Pointer "/>
    <register addr="d0500064" rw_flags="R" width="4" name="MAC_IF_TX_BUFFER3_SPACE" comment="Number of bytes of free space in Transmit Buffer 3. Two lsb always 0. Note that when a MAC frame is transmitted using RTS/CTS protection, then the MAC ACC will rewind the Transmit Buffer Read Pointer by four words. Thus the value in this register may be sixteen greater than the space actually available"/>
    <register addr="d0500068" rw_flags="RW" width="4" name="MAC_IF_TX_BUFFER3_TRIGGER" comment="Generate interrupt when free space in Transmit Buffer 3 is greater than this. Two lsb ignored and treated as 0"/>
    <register addr="d050006c" rw_flags="R" width="2" name="MAC_IF_INTERRUPT_RAW_STATUS" comment="Interrupt Raw Status register. This is a 'sticky' register. The (transient) interrupt sources can (only) set the bits to 1. Bits may be cleared to 0 by writing to MAC_IF_INTERRUPT_CLEAR.  When the MAC IF is Disabled, the interrupt sources are prevented from updating INTERRUPT_RAW_STATUS"/>
    <register addr="d0500070" rw_flags="R" width="2" name="MAC_IF_INTERRUPT_STATUS" comment="Interrupt Status register. Value in this register is MAC_IF_INTERRUPT_RAW_STATUS ANDed with MAC_IF_INTERRUPT_ENABLE. If one or more of the bits in this register are 1, then the interrupt output signal from the MAC IF will be asserted"/>
    <register addr="d0500074" rw_flags="RW" width="2" name="MAC_IF_INTERRUPT_ENABLE" comment="Interrupt Enable register. Allows the various interrupt sources to be enabled / masked. If masked (i.e. a bit is a 0), then the interrupt source will not cause an interrupt, but the source may still be polled via MAC_IF_INTERRUPT_RAW_STATUS"/>
    <register addr="d0500078" rw_flags="RW" width="2" name="MAC_IF_INTERRUPT_CLEAR" comment="Interrupt Clear register. Writing a 1 to a bit will clear (set to 0) the corresponding bit in MAC_IF_INTERRUPT_RAW_STATUS. Writing a 0 has no effect. The clear only lasts for one clock cycle; there is no need to write a 0 after writing a 1"/>
    <register addr="d050007c" rw_flags="RW" width="2" name="MAC_IF_DEBUG_SELECT" comment="Debug Select"/>
    <register addr="d0500080" rw_flags="R" width="2" name="MAC_IF_DEBUG_STATUS" comment="Debug Status"/>
  </block>
  <block name="wl_radio" comment="">
    <register addr="d0200000" rw_flags="RW" width="2" name="WL_RADIO_DEBUG_CONTROL" comment="This register controls the selection of debug buses to be driven out of the module."/>
    <register addr="d0200004" rw_flags="RW" width="2" name="WL_RADIO_LOG_CONTROL" comment="This register controls the data logging features within the Radio Control block"/>
    <register addr="d0200008" rw_flags="RW" width="1" name="WL_RADIO_LOCATION_LOG_CONTROL" comment="This register controls the data logging trigger when in location mode"/>
    <register addr="d020000c" rw_flags="RW" width="1" name="WL_RADIO_LOG_TX_TRIGGER_FILTER" comment="This register controls the data TX logging trigger filter mode"/>
    <register addr="d0200010" rw_flags="RW" width="1" name="WL_RADIO_MMU_TX_SIGGEN_CTRL" comment="This register controls the RAM based signal generator."/>
    <register addr="d0200014" rw_flags="RW" width="1" name="WL_RADIO_ANA_TX_CTRL_TEST" comment="This register allows registers to be set directly for test. Updates do not wait for the start of a packet."/>
    <register addr="d0200018" rw_flags="RW" width="1" name="WL_RADIO_TX_CTRL_ANA_OFDM_SEL" comment="This register selects which of the 2 OFDM settings are used for each OFDM mode for the Tx analogue settings that vary with modulation scheme"/>
    <register addr="d020001c" rw_flags="RW" width="1" name="WL_RADIO_TX_CTRL_SF_OFDM_SEL" comment="This register selects which of the 2 OFDM settings are used for each OFDM mode for the spectral shaping filter that vary with modulation scheme"/>
    <register addr="d0200020" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG_CCK" comment="Configuration for the transmit spectrum shaping filter - CCK modulation"/>
    <register addr="d0200024" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG2_CCK" comment="Configuration for the transmit spectrum shaping filter - CCK modulation"/>
    <register addr="d0200028" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG_OFDM0" comment="Configuration for the transmit spectrum shaping filter - OFDM modulations selecting option 0 in WL_RADIO_TX_CTRL_SF_OFDM_SEL"/>
    <register addr="d020002c" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG2_OFDM0" comment="Configuration for the transmit spectrum shaping filter - OFDM modulations selecting option 0 in WL_RADIO_TX_CTRL_SF_OFDM_SEL"/>
    <register addr="d0200030" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG_OFDM1" comment="Configuration for the transmit spectrum shaping filter - OFDM modulations selecting option 1 in WL_RADIO_TX_CTRL_SF_OFDM_SEL"/>
    <register addr="d0200034" rw_flags="RW" width="2" name="WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG2_OFDM1" comment="Configuration for the transmit spectrum shaping filter - OFDM modulations selecting option 1 in WL_RADIO_TX_CTRL_SF_OFDM_SEL"/>
    <register addr="d0200038" rw_flags="RW" width="1" name="WL_RADIO_TX_CTRL_CONFIG" comment="This register controls the operation of the transmitter power control, in particular whether the variable settings based on the modulation scheme are enabled."/>
    <register addr="d020003c" rw_flags="R" width="1" name="WL_RADIO_LOGGING_STATUS" comment="This read-only register returns logging status."/>
    <register addr="d0200040" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_ENABLES" comment="Centeral enables for the signal generators and analysers so that they can be enabled at the same time or independently."/>
    <register addr="d0200044" rw_flags="RW" width="1" name="WL_RADIO_ANT_CONFIG" comment="This register controls the configuration of the antenna select signal. It is routed out through the front end control block to external hardware"/>
    <register addr="d0200048" rw_flags="RW" width="1" name="WL_RADIO_CONFIG" comment="Miscellaneous config bits"/>
    <register addr="d020004c" rw_flags="RW" width="2" name="WL_RADIO_TEMP_CTRL_CONFIG" comment="Control register for block interfacing to analogue temperature sensor"/>
    <register addr="d0200050" rw_flags="RW" width="1" name="WL_RADIO_AGC_MIMO_CONFIG" comment="Select the AGC strategy for MIMO"/>
    <register addr="d0200054" rw_flags="R" width="4" name="WL_RADIO_AHB_BUFFER_WRITE_ADDRESS" comment="This register is the write address in the shared memory in bytes. After data capture has finished, this will point to the last write address which is required to unroll the circular buffer."/>
    <register addr="d0200058" rw_flags="R" width="4" name="WL_RADIO_AHB_BUFFER_READ_ADDRESS" comment="This register is the read address in the shared memory in bytes. After ram pattern data transfer has finished."/>
    <register addr="d020005c" rw_flags="RW" width="4" name="WL_RADIO_AHB_READ_BASE_ADDRESS" comment="Shared memory buffer base address for pattern generation in units of 512 bytes"/>
    <register addr="d0200060" rw_flags="RW" width="4" name="WL_RADIO_AHB_WRITE_BASE_ADDRESS" comment="Shared memory buffer base address for logged capture data in units of 512 bytes"/>
    <register addr="d0200064" rw_flags="RW" width="2" name="WL_RADIO_AHB_READ_ADDRESS_MASK" comment="Shared memory buffer mask in units of 512 bytes"/>
    <register addr="d0200068" rw_flags="RW" width="2" name="WL_RADIO_AHB_WRITE_ADDRESS_MASK" comment="Shared memory buffer mask in units of 512 bytes"/>
    <register addr="d020006c" rw_flags="RW" width="2" name="WL_RADIO_LOGGING_TIMER" comment="logging period in 20 MHz clock periods"/>
    <register addr="d0200070" rw_flags="RW" width="4" name="WL_RADIO_CLOCK_CONTROL" comment="Enable/disable Radio Clocks"/>
  </block>
  <block name="wl_radio_ss" comment="">
    <register addr="d0210000" rw_flags="RW" width="2" name="WL_RADIO_TX_COMP_CONFIG1_I0" comment="This register contains the Low Power Tx compensation values that are used for magnitude compensation."/>
    <register addr="d0210004" rw_flags="RW" width="2" name="WL_RADIO_TX_COMP_CONFIG4_I0" comment="This register contains the High Power Tx compensation values that are used for magnitude compensation."/>
    <register addr="d0210008" rw_flags="RW" width="2" name="WL_RADIO_TX_COMP_CONFIG2_I0" comment="This register is a logical extension of WL_RADIO_TX_COMP_CONFIG1 and contains additional Tx compensation values - low power mode"/>
    <register addr="d021000c" rw_flags="RW" width="2" name="WL_RADIO_TX_COMP_CONFIG3_I0" comment="Additional Tx compensation value used for phase imbalance correction"/>
    <register addr="d0210010" rw_flags="RW" width="2" name="WL_RADIO_TX_COMP_CONFIG5_I0" comment="This register is a logical extension of WL_RADIO_TX_COMP_CONFIG1 and contains additional Tx compensation values - high power mode"/>
    <register addr="d0210014" rw_flags="RW" width="1" name="WL_RADIO_TX_COMP_DELAY_CONFIG_I0" comment="This register controls the transmit delay compensation parameters"/>
    <register addr="d0210018" rw_flags="RW" width="1" name="WL_RADIO_TX_INTERPOLATE_GAIN_I0" comment="Controls the gain for the final TX interpolation filter"/>
    <register addr="d021001c" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_CONFIG_I0" comment="Register to control operation of the internal signal generator"/>
    <register addr="d0210020" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_CONFIG2_I0" comment="Register to control operation of the internal signal generator- logical extension of WL_RADIO_SIGGEN_CONFIG"/>
    <register addr="d0210024" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_FREQ1_I0" comment="This sets the frequency of the primary (only) tone used by the signal generator. The value for a given frequency can be found by multiplying by 65 536 and dividing by 80 000 000."/>
    <register addr="d0210028" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_FREQ2_I0" comment="This sets the frequency of the secondary tone used by the signal generator. The value for a given frequency can be found by multiplying by 65 536 and dividing by 80 000 000"/>
    <register addr="d021002c" rw_flags="RW" width="2" name="WL_RADIO_SIGGEN_PHASE_I0" comment="This register has two functions: it is the value preloaded into the accumulator used to generate the first tone, so can set the phase of that tone relative to the second tone or the signal analyser tone. Also, it is used to provide the DC level in that mode of operation"/>
    <register addr="d0210030" rw_flags="RW" width="1" name="WL_RADIO_TX_LP_GAIN_I0" comment="Variable digital transmitter gain for low power packets"/>
    <register addr="d0210034" rw_flags="RW" width="1" name="WL_RADIO_TX_CCK_GAIN_I0" comment="Variable digital transmitter gain for CCK packets"/>
    <register addr="d0210038" rw_flags="RW" width="1" name="WL_RADIO_TX_OFDM_AG_GAIN_I0" comment="Variable digital transmitter gain for 802.11a/g BPSK, QPSK packets"/>
    <register addr="d021003c" rw_flags="RW" width="1" name="WL_RADIO_TX_16QAM_AG_GAIN_I0" comment="Variable digital transmitter gain for 802.11a/g 16QAM packets"/>
    <register addr="d0210040" rw_flags="RW" width="1" name="WL_RADIO_TX_64QAM_AG_GAIN_I0" comment="Variable digital transmitter gain for 802.11a/g 64QAM packets"/>
    <register addr="d0210044" rw_flags="RW" width="1" name="WL_RADIO_TX_OFDM_NAC_SISO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac BPSK, QPSK SISO packets"/>
    <register addr="d0210048" rw_flags="RW" width="1" name="WL_RADIO_TX_OFDM_NAC_MIMO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac BPSK, QPSK MIMO packets"/>
    <register addr="d021004c" rw_flags="RW" width="1" name="WL_RADIO_TX_OFDM_NAC_BF_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac BPSK, QPSK beam formed packets"/>
    <register addr="d0210050" rw_flags="RW" width="1" name="WL_RADIO_TX_16QAM_NAC_SISO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 16QAM SISO packets"/>
    <register addr="d0210054" rw_flags="RW" width="1" name="WL_RADIO_TX_16QAM_NAC_MIMO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 16QAM MIMO packets"/>
    <register addr="d0210058" rw_flags="RW" width="1" name="WL_RADIO_TX_16QAM_NAC_BF_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 16QAM beam formed packets"/>
    <register addr="d021005c" rw_flags="RW" width="1" name="WL_RADIO_TX_64QAM_NAC_SISO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 64QAM SISO packets"/>
    <register addr="d0210060" rw_flags="RW" width="1" name="WL_RADIO_TX_64QAM_NAC_MIMO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 64QAM MIMO packets"/>
    <register addr="d0210064" rw_flags="RW" width="1" name="WL_RADIO_TX_64QAM_NAC_BF_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 64QAM beam formed packets"/>
    <register addr="d0210068" rw_flags="RW" width="1" name="WL_RADIO_TX_256QAM_NAC_SISO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 256QAM SISO packets"/>
    <register addr="d021006c" rw_flags="RW" width="1" name="WL_RADIO_TX_256QAM_NAC_MIMO_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 256QAM MIMO packets"/>
    <register addr="d0210070" rw_flags="RW" width="1" name="WL_RADIO_TX_256QAM_NAC_BF_GAIN_I0" comment="Variable digital transmitter gain for 802.11n/ac 256QAM beam formed packets"/>
    <register addr="d0210074" rw_flags="RW" width="2" name="WL_RADIO_TX_PA_GAIN_CFG1_I0" comment="Serial FEC PA Gain configuration register 1"/>
    <register addr="d0210078" rw_flags="RW" width="1" name="WL_RADIO_TX_PA_GAIN_CFG2_I0" comment="Serial FEC PA Gain configuration register 1"/>
    <register addr="d021007c" rw_flags="RW" width="1" name="WL_RADIO_TX_SHIFT_I0" comment="Register to shifting TX data from the pattern generator and LPC interface"/>
    <register addr="d0210080" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG1_I0" comment="Predist Mode and block enables, LutWr and LutRd Config Register"/>
    <register addr="d0210084" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG2_I0" comment="Predist Mode and block enables, LutWr  Config Register"/>
    <register addr="d0210088" rw_flags="RW" width="2" name="WL_RADIO_TX_PREDIST_CONFIG3_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d021008c" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG4_I0" comment="Predistortion OFDM0 Config"/>
    <register addr="d0210090" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG5_I0" comment="Predistortion OFDM1 Config"/>
    <register addr="d0210094" rw_flags="RW" width="2" name="WL_RADIO_TX_PREDIST_CONFIG6_I0" comment="Predistortion Mode CCK Config"/>
    <register addr="d0210098" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG7_I0" comment="Training Mode Config1"/>
    <register addr="d021009c" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG8_I0" comment="Predistortion Modulation based Pre Gain configuration"/>
    <register addr="d02100a0" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG9_I0" comment="Predistortion Modulation based Pre Gain configuration"/>
    <register addr="d02100a4" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG10_I0" comment="Predistortion - Feedback FIR Filter Config1"/>
    <register addr="d02100a8" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG11_I0" comment="Predistortion - Feedback FIR Filter Config2"/>
    <register addr="d02100ac" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG12_I0" comment="Predistortion - Feedback Notch Mode Config1"/>
    <register addr="d02100b0" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG13_I0" comment="Predistortion - Feedback Notch Mode Config2"/>
    <register addr="d02100b4" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG14_I0" comment="Predistortion - Feedback Signal Power Config"/>
    <register addr="d02100b8" rw_flags="RW" width="2" name="WL_RADIO_TX_PREDIST_CONFIG15_I0" comment="Post DPD Filter Config1, This register uses the enumeration WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG and is defined in wl_radio.xml "/>
    <register addr="d02100bc" rw_flags="RW" width="2" name="WL_RADIO_TX_PREDIST_CONFIG16_I0" comment="Post DPD Filter Config2, This register uses the enumeration WL_RADIO_TX_SPECT_SHAPE_FILT_CONFIG2 and is defined in wl_radio.xml"/>
    <register addr="d02100c0" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG17_I0" comment="Predist Mode and block enables, LutWr  Config Register"/>
    <register addr="d02100c4" rw_flags="RW" width="4" name="WL_RADIO_TX_PREDIST_CONFIG18_I0" comment="Predist Mode and block enables, LutWr  Config Register"/>
    <register addr="d02100c8" rw_flags="RW" width="2" name="WL_RADIO_TX_PREDIST_CONFIG19_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d02100cc" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS1_I0" comment="Predistortion - Output DC Bias and FIR Register"/>
    <register addr="d02100d0" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS2_I0" comment="Predistortion - Adaption Quality and Signal Powers"/>
    <register addr="d02100d4" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS3_I0" comment="Predistortion - Debug Register"/>
    <register addr="d02100d8" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS4_RE_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d02100dc" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS4_IM_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d02100e0" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS5_I0" comment="Predistortion - Adaption Quality and Signal Powers"/>
    <register addr="d02100e4" rw_flags="R" width="2" name="WL_RADIO_TX_PREDIST_STATUS6_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d02100e8" rw_flags="R" width="4" name="WL_RADIO_TX_PREDIST_STATUS7_I0" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="d02100ec" rw_flags="R" width="2" name="WL_RADIO_RX_COMP_AUTO_COEFFS_I0" comment="The current values of automatic I/Q trims can be read back from this register. The trim values are in sign/magnitude format. The phase trim is in the upper 8 bits and the amplitude trim in the lower 8 bits of this register. By setting the WL_RADIO_RX_COMP_LUT_READ_EN bit in the WL_RADIO_RX_COMP_CONFIG1 register, entries in the compensation table can also be read."/>
    <register addr="d02100f0" rw_flags="R" width="2" name="WL_RADIO_SIGANAL_OUTPUT_I0" comment="This register contains the values generated by the signal analyser, and consists of two 8 bit fields in the two bytes."/>
    <register addr="d02100f4" rw_flags="R" width="1" name="WL_RADIO_SIGANAL_RSSI_I0" comment="This register contains the RSSI too loud indications collected while the signal analyser was running. Bits set in this register mean that the corresponding signal analyser output may be unreliable"/>
    <register addr="d02100f8" rw_flags="R" width="1" name="WL_RADIO_DIG_GAIN_STATUS_I0" comment="This register contains the current gain settings to all digital blocks in the receive chain"/>
    <register addr="d02100fc" rw_flags="R" width="2" name="WL_RADIO_CHANNEL_STATUS_I0" comment="This register contains the instantaneous value of the RSSI, CCA and CS of this receive chain"/>
    <register addr="d0210100" rw_flags="RW" width="1" name="WL_RADIO_LNA_PHASE_COMP_CONFIG1_I0" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="d0210104" rw_flags="RW" width="2" name="WL_RADIO_LNA_PHASE_COMP_CONFIG2_I0" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="d0210108" rw_flags="RW" width="2" name="WL_RADIO_RX_NOTCH_CONFIG_I0" comment="This register configures the two notch filters in each of the receive chains. The lower 5 bits configure the OFDM filter and the next 5 bits the CCK filter. The MSB enables the notch filter in front of the rx_ctrl module"/>
    <register addr="d021010c" rw_flags="RW" width="2" name="WL_RADIO_RX_NOTCH_PRELOAD_I0" comment="This is the value loaded into the memory element of the notch filters if requested"/>
    <register addr="d0210110" rw_flags="RW" width="1" name="WL_RADIO_RX_COMP_CONFIG1_I0" comment="This register controls phase and magnitude compensation for the receive signals in the first receive chain, and has a bit which enables frequency compensation for both receive chains."/>
    <register addr="d0210114" rw_flags="RW" width="2" name="WL_RADIO_RX_COMP_CONFIG2_I0" comment="Configuration parameters for the averaging block in the Rx IQ Compensation measurement block"/>
    <register addr="d0210118" rw_flags="RW" width="2" name="WL_RADIO_RX_COMP_DELAY_CONFIG_I0" comment="This register controls the receiver delay compensation parameters"/>
    <register addr="d021011c" rw_flags="RW" width="2" name="WL_RADIO_RX_COMP_PHASE_CONFIG_I0" comment="Configuration for receiver phase compensation"/>
    <register addr="d0210120" rw_flags="RW" width="2" name="WL_RADIO_RX_COMP_AMPL_CONFIG_I0" comment="Configuration for receiver amplitude compensation"/>
    <register addr="d0210124" rw_flags="RW" width="1" name="WL_RADIO_RX_NOTCH_EQ_CONFIG_I0" comment="This register controls the function of the notch equaliser for CCK."/>
    <register addr="d0210128" rw_flags="RW" width="2" name="WL_RADIO_SIGANAL_CONFIG_I0" comment="This register configures the signal analyser, all except for the enable, which is controlled by RADIO_SIGGEN_CONFIG."/>
    <register addr="d021012c" rw_flags="RW" width="2" name="WL_RADIO_SIGANAL_FREQ_I0" comment="This sets the frequency of the tone used by the signal analyser. The value for a given frequency can be found by multiplying by 65 536 and dividing by 80 000 000.This sets the frequency of the tone used by the signal analyser."/>
    <register addr="d0210130" rw_flags="R" width="2" name="WL_RADIO_RX_I_MONITOR_I0" comment="This register reads the I sample from the ADC"/>
    <register addr="d0210134" rw_flags="R" width="2" name="WL_RADIO_RX_Q_MONITOR_I0" comment="This register reads the Q sample from the ADC"/>
    <register addr="d0210138" rw_flags="RW" width="1" name="WL_RADIO_INT_CLEAR_I0" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="d021013c" rw_flags="RW" width="1" name="WL_RADIO_INT_MASK_I0" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="d0210140" rw_flags="R" width="2" name="WL_RADIO_INT_STATUS_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="d0210144" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_CLEAR_I0" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="d0210148" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_MASK_I0" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="d021014c" rw_flags="R" width="2" name="WL_RADIO_RF_INT_STATUS_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="d0210150" rw_flags="R" width="2" name="WLRF_TEMP_STATUS_I0" comment="This register contains the temperature measurements from the RF chip via speedy"/>
    <register addr="d0210154" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT0_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 0."/>
    <register addr="d0210158" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT1_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 1."/>
    <register addr="d021015c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT2_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 2."/>
    <register addr="d0210160" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT3_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 3."/>
    <register addr="d0210164" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT4_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 4."/>
    <register addr="d0210168" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT5_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 5."/>
    <register addr="d021016c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT6_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 6."/>
    <register addr="d0210170" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT7_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 7."/>
    <register addr="d0210174" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT0_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="d0210178" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT1_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d021017c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT2_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d0210180" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT3_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d0210184" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT4_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d0210188" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT5_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d021018c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT6_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d0210190" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT7_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d0210194" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Tx turn on and off ramps, and the slot jumped to in the case of a Tx abort"/>
    <register addr="d0210198" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT0_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 0."/>
    <register addr="d021019c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT1_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 1."/>
    <register addr="d02101a0" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT2_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 2."/>
    <register addr="d02101a4" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT3_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 3."/>
    <register addr="d02101a8" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT4_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 4."/>
    <register addr="d02101ac" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT5_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 5."/>
    <register addr="d02101b0" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT6_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 6."/>
    <register addr="d02101b4" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT7_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 7."/>
    <register addr="d02101b8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT0_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="d02101bc" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT1_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101c0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT2_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101c4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT3_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101c8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT4_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101cc" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT5_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101d0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT6_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101d4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT7_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will roll over, increasing the slot delay."/>
    <register addr="d02101d8" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Rx turn on and off ramps, and the slot jumped to in the case of an Rx abort"/>
    <register addr="d02101dc" rw_flags="R" width="1" name="WL_RADIO_TIMER_TX_SLOT_I0" comment="This register contains the current slot selected by the Tx timer"/>
    <register addr="d02101e0" rw_flags="R" width="1" name="WL_RADIO_TIMER_RX_SLOT_I0" comment="This register contains the current slot selected by the Rx timer"/>
    <register addr="d02101e4" rw_flags="R" width="2" name="WL_RADIO_ENABLES_STATUS_I0" comment="This register contains the current values of the Radio Enables, after all masking and multiplexing"/>
    <register addr="d02101e8" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_I0" comment="Default values for radio enables signals should the mask register select this rather than the timer outputs"/>
    <register addr="d02101ec" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_MASK_I0" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer output."/>
    <register addr="d02101f0" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_TX_TRAIN_MASK_I0" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer output. Used only when predistort training is active to allow Rx blocks to be turned on"/>
    <register addr="d02101f4" rw_flags="R" width="2" name="WL_RADIO_DEBUG_STATUS_I0" comment="This read-only register returns the current state of the debug bus within radio control."/>
    <register addr="d02101f8" rw_flags="RW" width="1" name="WL_RADIO_AGC_CONFIG1_I0" comment="Miscellaneous config bits for the AGC as follows:"/>
    <register addr="d02101fc" rw_flags="RW" width="2" name="WL_RADIO_AGC_CONFIG2_I0" comment="Configuration bits for the AGC: gains ranges definition. valid when AGC is active, and gain not forced."/>
    <register addr="d0210200" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG3_I0" comment="Configuration bits for the AGC: gains ranges definition. valid when AGC is active, and gain not forced. This register has a bad reset value, so must be written by firmware"/>
    <register addr="d0210204" rw_flags="RW" width="2" name="WL_RADIO_AGC_CONFIG4_I0" comment="Further configuration bits for the AGC: gain ranges definition."/>
    <register addr="d0210208" rw_flags="RW" width="2" name="WL_RADIO_AGC_CONFIG5_I0" comment="Further configuration bits for the AGC: gain ranges definition."/>
    <register addr="d021020c" rw_flags="RW" width="1" name="WL_RADIO_AGC_CONFIG8_I0" comment="Further configuration bits for the AGC. RSSI and interference detection related."/>
    <register addr="d0210210" rw_flags="RW" width="4" name="WL_RADIO_AGC_TIMEOUT_I0" comment="This register specifies programmable timeouts for the AGC"/>
    <register addr="d0210214" rw_flags="RW" width="2" name="WL_RADIO_AGC_OFDM_RSSI_TARGET_I0" comment="This register specifies the RSSI target for an OFDM receive burst after decimation."/>
    <register addr="d0210218" rw_flags="RW" width="2" name="WL_RADIO_AGC_CCK_RSSI_TARGET_I0" comment="This register specifies the RSSI target for an CCK receive burst after decimation."/>
    <register addr="d021021c" rw_flags="RW" width="2" name="WL_RADIO_CS_CONFIG_I0" comment="This register configures the carrier sense. It is flagged when analogue gain is less than a threshold and digital RSSI is greater than a threshold. The thresholds are set in this register"/>
  </block>
  <block name="wl_shared" comment="">
    <register addr="d0300000" rw_flags="RW" width="1" name="WL_MAC_BLOCK_ENABLES" comment="Enables for various features within the Mac Accelerator block"/>
    <register addr="d0300004" rw_flags="RW" width="1" name="WL_ENC_BLOCK_ENABLES" comment="Enables for various aspects of the encryption block"/>
    <register addr="d0300008" rw_flags="RW" width="2" name="WL_BB_BLOCK_ENABLES" comment="Enables for various parts of the modems"/>
    <register addr="d030000c" rw_flags="RW" width="1" name="WL_RADIO_BLOCK_ENABLES" comment="Enables for various parts of the radio control block"/>
    <register addr="d0300010" rw_flags="RW" width="2" name="WL_BW_CONFIG" comment="Default configuration is 20MHz maximum bandwidth with 2 receive and transmit antennae."/>
    <register addr="d0300014" rw_flags="RW" width="1" name="WL_BW_CONFIG_SEC" comment="Used for the second modem when configured for true concurrency. Default configuration is 20MHz maximum bandwidth with 2 receive and transmit antennae."/>
    <register addr="d0300018" rw_flags="R" width="2" name="WL_PARAMETERS" comment="Read-only register with modem HW config parameters"/>
    <register addr="d030001c" rw_flags="RW" width="1" name="WL_BB_INT_CLEAR" comment="Write this register to clear interrupts on corresponding bits"/>
    <register addr="d0300020" rw_flags="R" width="1" name="WL_BB_INT_STATUS" comment="Status register indicating which baseband interrupt(s) have occurred. Note that interrupts are not maskable at this level- they are masked within the modems"/>
    <register addr="d0300024" rw_flags="RW" width="1" name="WL_DEBUG_SEL" comment="Select for WLan_pd level debug mux"/>
    <register addr="d0300028" rw_flags="R" width="2" name="WL_DEBUG_STATUS" comment="Debug data at WLan_pd level"/>
  </block>
</subsystem>
