###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sun Nov  9 20:53:23 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1747                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.326     0.479     0.458        0.015       ignored                  -         0.153              -
                                clk_sck0/prelayout_constraint_mode        -        0.437     0.443     0.442        0.002       ignored                  -         0.006              -
                                clk_sck1/prelayout_constraint_mode        -        0.348     0.356     0.352        0.002       ignored                  -         0.009              -
                                mclk/prelayout_constraint_mode            -        0.599     0.743     0.717        0.014       ignored                  -         0.144              -
                                smclk/prelayout_constraint_mode           -        0.516     0.670     0.645        0.030       ignored                  -         0.154              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.326     0.479     0.458        0.015       auto computed        0.154         0.153    100% {0.326, 0.479}
                                clk_sck0/prelayout_constraint_mode    none         0.439     0.445     0.444        0.002       auto computed        0.154         0.006    100% {0.439, 0.445}
                                clk_sck1/prelayout_constraint_mode    none         0.350     0.359     0.355        0.002       auto computed        0.154         0.009    100% {0.350, 0.359}
                                mclk/prelayout_constraint_mode        none         0.607     0.751     0.726        0.014       auto computed        0.154         0.144    100% {0.607, 0.751}
                                smclk/prelayout_constraint_mode       none         0.516     0.670     0.647        0.030       auto computed        0.154         0.154    100% {0.516, 0.670}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.124     0.193     0.180        0.007       ignored                  -         0.070              -
                                clk_sck0/prelayout_constraint_mode        -        0.167     0.175     0.173        0.002       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.132     0.137     0.136        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.216     0.285     0.273        0.008       ignored                  -         0.069              -
                                smclk/prelayout_constraint_mode           -        0.196     0.270     0.247        0.012       ignored                  -         0.073              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.124     0.193     0.180        0.007       ignored                  -         0.070              -
                                clk_sck0/prelayout_constraint_mode        -        0.168     0.175     0.173        0.002       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.133     0.138     0.137        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.218     0.287     0.275        0.007       ignored                  -         0.069              -
                                smclk/prelayout_constraint_mode           -        0.197     0.270     0.248        0.012       ignored                  -         0.073              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.326        1      0.479        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max gpio1/PxIE_reg[7]/CK
                                clk_sck0/prelayout_constraint_mode    0.437        9      0.443       10
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.348       17      0.356       18
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.599       25      0.743       26
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[17][29]/CK
                                smclk/prelayout_constraint_mode       0.516       33      0.670       34
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi1/baud_counter_reg[7]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.326        3      0.479        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max gpio1/PxIE_reg[7]/CK
                                clk_sck0/prelayout_constraint_mode    0.439       11      0.445       12
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.350       19      0.359       20
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.607       27      0.751       28
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[17][29]/CK
                                smclk/prelayout_constraint_mode       0.516       35      0.670       36
-    min i2c1/CGMaster/EnLat_reg/CK
-    max i2c1/MasterData_reg[7]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.124        5      0.193        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/wen_periph_reg[3]/CKN
                                clk_sck0/prelayout_constraint_mode    0.167       13      0.175       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.132       21      0.137       22
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_rx_sreg_reg[30]/CKN
                                mclk/prelayout_constraint_mode        0.216       29      0.285       30
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[17][29]/CK
                                smclk/prelayout_constraint_mode       0.196       37      0.270       38
-    min i2c1/CGMaster/EnLat_reg/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.124        7      0.193        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/wen_periph_reg[3]/CKN
                                clk_sck0/prelayout_constraint_mode    0.168       15      0.175       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.133       23      0.138       24
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_rx_sreg_reg[24]/CKN
                                mclk/prelayout_constraint_mode        0.218       31      0.287       32
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[17][29]/CK
                                smclk/prelayout_constraint_mode       0.197       39      0.270       40
-    min i2c1/CGMaster/EnLat_reg/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.326

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.044  0.025  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH     rise   0.000   0.000   0.044  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH     rise   0.061   0.061   0.091  0.075  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH      fall   0.001   0.062   0.076  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH      fall   0.087   0.149   0.093  0.190  (384.500,459.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.154   0.110  -      (340.500,404.300)   99.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.171   0.326   0.122  0.006  (337.900,404.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.326   0.122  -      (334.100,412.900)   12.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : gpio1/PxIE_reg[0]/CK
Delay     : 0.479

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH  rise   -       0.000   0.044  0.025  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.044  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH   rise   0.061   0.061   0.091  0.075  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH    fall   0.001   0.062   0.076  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH    fall   0.087   0.149   0.093  0.190  (384.500,459.500)    0.400     15    
adddec0/gen_cg_periph[1].cg_periph/CG1/CK
-     PREICGX5BA10TH  rise   0.006   0.156   0.110  -      (351.700,308.300)  184.000   -       
adddec0/gen_cg_periph[1].cg_periph/CG1/ECK
-     PREICGX5BA10TH  rise   0.134   0.289   0.081  0.037  (354.500,309.100)    3.600      8    
gpio1/RC_CG_HIER_INST106/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.290   0.081  -      (354.700,291.700)   17.600   -       
gpio1/RC_CG_HIER_INST106/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.189   0.479   0.162  0.016  (352.100,291.700)    2.600      8    
gpio1/PxIE_reg[0]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.479   0.162  -      (350.300,295.300)    5.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.326

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.044  0.025  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH     rise   0.000   0.000   0.044  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH     rise   0.061   0.061   0.091  0.075  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH      fall   0.001   0.063   0.076  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH      fall   0.087   0.149   0.093  0.190  (384.500,459.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.154   0.110  -      (340.500,404.300)   99.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.171   0.326   0.122  0.006  (337.900,404.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.326   0.122  -      (334.100,412.900)   12.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : gpio1/PxIE_reg[0]/CK
Delay     : 0.479

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH  rise   -       0.000   0.044  0.025  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.044  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH   rise   0.061   0.061   0.091  0.075  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH    fall   0.001   0.063   0.076  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH    fall   0.087   0.149   0.093  0.190  (384.500,459.500)    0.400     15    
adddec0/gen_cg_periph[1].cg_periph/CG1/CK
-     PREICGX5BA10TH  rise   0.006   0.156   0.110  -      (351.700,308.300)  184.000   -       
adddec0/gen_cg_periph[1].cg_periph/CG1/ECK
-     PREICGX5BA10TH  rise   0.134   0.290   0.081  0.037  (354.500,309.100)    3.600      8    
gpio1/RC_CG_HIER_INST106/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.290   0.081  -      (354.700,291.700)   17.600   -       
gpio1/RC_CG_HIER_INST106/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.189   0.479   0.162  0.016  (352.100,291.700)    2.600      8    
gpio1/PxIE_reg[0]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.479   0.162  -      (350.300,295.300)    5.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.124

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.020  0.027  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH     rise   0.000   0.000   0.020  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH     rise   0.026   0.027   0.043  0.079  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH      fall   0.002   0.028   0.036  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH      fall   0.032   0.060   0.041  0.180  (384.500,459.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.065   0.049  -      (340.500,404.300)   99.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.059   0.124   0.051  0.006  (337.900,404.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.124   0.051  -      (334.100,412.900)   12.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/wen_periph_reg[3]/CKN
Delay     : 0.193

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH  rise   -       0.000   0.020  0.027  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.020  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH   rise   0.026   0.027   0.043  0.079  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH    fall   0.002   0.028   0.036  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH    fall   0.032   0.060   0.041  0.180  (384.500,459.500)    0.400     15    
adddec0/CTS_ccl_inv_00307/A
-     INVX1BA10TH     rise   0.001   0.061   0.048  -      (375.100,460.900)   10.800   -       
adddec0/CTS_ccl_inv_00307/Y
-     INVX1BA10TH     rise   0.037   0.098   0.055  0.013  (375.300,460.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00305/A
-     INVX7P5BA10TH   fall   0.000   0.098   0.044  -      (376.900,460.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00305/Y
-     INVX7P5BA10TH   fall   0.083   0.181   0.119  0.271  (376.900,461.100)    0.200     80    
adddec0/wen_periph_reg[3]/CKN
-     DFFNQX1MA10TH   rise   0.012   0.193   0.142  -      (630.300,268.900)  445.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.124

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.020  0.027  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH     rise   0.000   0.000   0.020  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH     rise   0.026   0.027   0.043  0.079  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH      fall   0.002   0.028   0.036  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH      fall   0.032   0.061   0.041  0.180  (384.500,459.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.065   0.049  -      (340.500,404.300)   99.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.059   0.124   0.051  0.006  (337.900,404.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.124   0.051  -      (334.100,412.900)   12.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/wen_periph_reg[3]/CKN
Delay     : 0.193

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH  rise   -       0.000   0.020  0.027  (490.300,449.100)  -            2    
adddec0/CTS_ccl_inv_00322/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.020  -      (471.100,448.900)   19.400   -       
adddec0/CTS_ccl_inv_00322/Y
-     INVX7P5BA10TH   rise   0.026   0.027   0.043  0.079  (471.100,449.100)    0.200      3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX16BA10TH    fall   0.002   0.028   0.036  -      (384.500,459.100)   96.600   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX16BA10TH    fall   0.032   0.061   0.041  0.180  (384.500,459.500)    0.400     15    
adddec0/CTS_ccl_inv_00307/A
-     INVX1BA10TH     rise   0.001   0.062   0.048  -      (375.100,460.900)   10.800   -       
adddec0/CTS_ccl_inv_00307/Y
-     INVX1BA10TH     rise   0.037   0.098   0.055  0.013  (375.300,460.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00305/A
-     INVX7P5BA10TH   fall   0.000   0.098   0.044  -      (376.900,460.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00305/Y
-     INVX7P5BA10TH   fall   0.083   0.182   0.119  0.271  (376.900,461.100)    0.200     80    
adddec0/wen_periph_reg[3]/CKN
-     DFFNQX1MA10TH   rise   0.012   0.193   0.142  -      (630.300,268.900)  445.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     : 0.437

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.115  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00414/A
-     INVX3BA10TH     rise   0.000   0.000   0.115  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH     rise   0.070   0.070   0.057  0.017  (1179.900,399.500)    0.400     1     
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH   fall   0.000   0.070   0.055  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH   fall   0.077   0.148   0.092  0.088  (1179.300,426.900)    0.200     1     
spi0/g27575/A
-     XOR2X3MA10TH    rise   0.010   0.158   0.111  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH    rise   0.087   0.245   0.103  0.010  (618.500,447.700)     1.800     1     
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH     rise   0.000   0.245   0.103  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH     rise   0.088   0.333   0.105  0.046  (600.700,448.900)     0.800     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.335   0.087  -      (441.700,459.700)   169.800   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.102   0.437   0.042  0.009  (439.100,459.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.437   0.042  -      (435.700,468.700)    12.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.443

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.115  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00414/A
-     INVX3BA10TH      rise   0.000   0.000   0.115  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH      rise   0.070   0.070   0.057  0.017  (1179.900,399.500)    0.400      1    
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH    fall   0.000   0.070   0.055  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH    fall   0.077   0.148   0.092  0.088  (1179.300,426.900)    0.200      1    
spi0/g27575/A
-     XOR2X3MA10TH     rise   0.010   0.158   0.111  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH     rise   0.087   0.245   0.103  0.010  (618.500,447.700)     1.800      1    
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH      rise   0.000   0.245   0.103  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH      rise   0.088   0.333   0.105  0.046  (600.700,448.900)     0.800      2    
spi0/CTS_ccl_a_inv_00406/A
-     INVX9BA10TH      fall   0.002   0.335   0.087  -      (437.300,452.900)   167.400   -       
spi0/CTS_ccl_a_inv_00406/Y
-     INVX9BA10TH      fall   0.104   0.439   0.109  0.126  (437.500,452.700)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.443   0.128  -      (352.700,451.100)    86.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.439

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.115  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00414/A
-     INVX3BA10TH     rise   0.000   0.000   0.115  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH     rise   0.070   0.070   0.057  0.017  (1179.900,399.500)    0.400     1     
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH   fall   0.000   0.071   0.055  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH   fall   0.077   0.148   0.092  0.088  (1179.300,426.900)    0.200     1     
spi0/g27575/A
-     XOR2X3MA10TH    rise   0.010   0.158   0.111  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH    rise   0.087   0.245   0.107  0.010  (618.500,447.700)     1.800     1     
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH     rise   0.000   0.245   0.107  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH     rise   0.090   0.335   0.105  0.046  (600.700,448.900)     0.800     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.337   0.087  -      (441.700,459.700)   169.800   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.102   0.439   0.042  0.009  (439.100,459.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.439   0.042  -      (435.700,468.700)    12.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.445

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.115  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00414/A
-     INVX3BA10TH      rise   0.000   0.000   0.115  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH      rise   0.070   0.070   0.057  0.017  (1179.900,399.500)    0.400      1    
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH    fall   0.000   0.071   0.055  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH    fall   0.077   0.148   0.092  0.088  (1179.300,426.900)    0.200      1    
spi0/g27575/A
-     XOR2X3MA10TH     rise   0.010   0.158   0.111  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH     rise   0.087   0.245   0.107  0.010  (618.500,447.700)     1.800      1    
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH      rise   0.000   0.245   0.107  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH      rise   0.090   0.335   0.105  0.046  (600.700,448.900)     0.800      2    
spi0/CTS_ccl_a_inv_00406/A
-     INVX9BA10TH      fall   0.002   0.337   0.087  -      (437.300,452.900)   167.400   -       
spi0/CTS_ccl_a_inv_00406/Y
-     INVX9BA10TH      fall   0.104   0.441   0.109  0.126  (437.500,452.700)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.445   0.128  -      (352.700,451.100)    86.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.167

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.052  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00414/A
-     INVX3BA10TH     rise   0.000   0.000   0.052  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH     rise   0.024   0.024   0.027  0.018  (1179.900,399.500)    0.400     1     
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH   fall   0.000   0.025   0.028  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH   fall   0.029   0.054   0.040  0.088  (1179.300,426.900)    0.200     1     
spi0/g27575/A
-     XOR2X3MA10TH    rise   0.010   0.064   0.053  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH    rise   0.029   0.094   0.041  0.010  (618.500,447.700)     1.800     1     
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH     rise   0.000   0.094   0.041  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH     rise   0.032   0.126   0.048  0.046  (600.700,448.900)     0.800     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.128   0.041  -      (441.700,459.700)   169.800   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.039   0.167   0.019  0.009  (439.100,459.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.167   0.019  -      (435.700,468.700)    12.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.175

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.052  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00414/A
-     INVX3BA10TH      rise   0.000   0.000   0.052  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH      rise   0.024   0.024   0.027  0.018  (1179.900,399.500)    0.400      1    
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH    fall   0.000   0.025   0.028  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH    fall   0.029   0.054   0.040  0.088  (1179.300,426.900)    0.200      1    
spi0/g27575/A
-     XOR2X3MA10TH     rise   0.010   0.064   0.053  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH     rise   0.029   0.094   0.041  0.010  (618.500,447.700)     1.800      1    
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH      rise   0.000   0.094   0.041  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH      rise   0.032   0.126   0.048  0.046  (600.700,448.900)     0.800      2    
spi0/CTS_ccl_a_inv_00406/A
-     INVX9BA10TH      fall   0.002   0.128   0.041  -      (437.300,452.900)   167.400   -       
spi0/CTS_ccl_a_inv_00406/Y
-     INVX9BA10TH      fall   0.042   0.171   0.051  0.131  (437.500,452.700)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.175   0.060  -      (352.700,451.100)    86.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.168

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.052  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00414/A
-     INVX3BA10TH     rise   0.000   0.000   0.052  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH     rise   0.024   0.025   0.027  0.018  (1179.900,399.500)    0.400     1     
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH   fall   0.000   0.025   0.028  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH   fall   0.029   0.054   0.040  0.088  (1179.300,426.900)    0.200     1     
spi0/g27575/A
-     XOR2X3MA10TH    rise   0.010   0.065   0.053  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH    rise   0.029   0.094   0.042  0.010  (618.500,447.700)     1.800     1     
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH     rise   0.000   0.094   0.042  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH     rise   0.033   0.127   0.049  0.046  (600.700,448.900)     0.800     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.129   0.041  -      (441.700,459.700)   169.800   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.039   0.168   0.019  0.009  (439.100,459.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.168   0.019  -      (435.700,468.700)    12.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.175

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.052  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00414/A
-     INVX3BA10TH      rise   0.000   0.000   0.052  -      (1179.900,399.100)    7.585   -       
CTS_ccl_inv_00414/Y
-     INVX3BA10TH      rise   0.024   0.025   0.027  0.018  (1179.900,399.500)    0.400      1    
CTS_ccl_inv_00411/A
-     INVX7P5BA10TH    fall   0.000   0.025   0.028  -      (1179.300,427.100)   28.200   -       
CTS_ccl_inv_00411/Y
-     INVX7P5BA10TH    fall   0.029   0.054   0.040  0.088  (1179.300,426.900)    0.200      1    
spi0/g27575/A
-     XOR2X3MA10TH     rise   0.010   0.065   0.053  -      (619.500,446.900)   579.800   -       
spi0/g27575/Y
-     XOR2X3MA10TH     rise   0.029   0.094   0.042  0.010  (618.500,447.700)     1.800      1    
spi0/CTS_cid_inv_00545/A
-     INVX4BA10TH      rise   0.000   0.094   0.042  -      (601.500,448.900)    18.200   -       
spi0/CTS_cid_inv_00545/Y
-     INVX4BA10TH      rise   0.033   0.127   0.049  0.046  (600.700,448.900)     0.800      2    
spi0/CTS_ccl_a_inv_00406/A
-     INVX9BA10TH      fall   0.002   0.129   0.041  -      (437.300,452.900)   167.400   -       
spi0/CTS_ccl_a_inv_00406/Y
-     INVX9BA10TH      fall   0.042   0.171   0.051  0.131  (437.500,452.700)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.175   0.060  -      (352.700,451.100)    86.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.348

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.085  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.085  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.054   0.054   0.047  0.018  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.054   0.042  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.047   0.101   0.046  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.106   0.056  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.073   0.179   0.113  0.011  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.179   0.113  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.080   0.259   0.082  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.262   0.071  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.085   0.347   0.092  0.129  (324.300,279.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.348   0.109  -      (320.900,275.100)    7.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.356

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.085  0.008  (646.215,0.000)    -           1     
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.085  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.054   0.054   0.047  0.018  (643.900,7.100)      0.800     1     
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.054   0.042  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.047   0.101   0.046  0.060  (640.500,7.500)      0.400     2     
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.106   0.056  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.073   0.179   0.113  0.011  (507.100,263.700)    1.800     1     
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.179   0.113  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.080   0.259   0.082  0.051  (503.500,267.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.262   0.071  -      (324.900,283.700)  195.000   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.094   0.356   0.038  0.010  (322.100,282.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.356   0.038  -      (330.900,283.100)    9.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.350

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.085  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.085  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.054   0.054   0.047  0.018  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.054   0.042  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.047   0.101   0.046  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.106   0.056  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.073   0.179   0.120  0.011  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.179   0.120  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.082   0.262   0.082  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.264   0.072  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.085   0.350   0.092  0.129  (324.300,279.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.350   0.109  -      (320.900,275.100)    7.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.359

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.085  0.008  (646.215,0.000)    -           1     
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.085  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.054   0.054   0.047  0.018  (643.900,7.100)      0.800     1     
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.054   0.042  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.047   0.101   0.046  0.060  (640.500,7.500)      0.400     2     
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.106   0.056  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.073   0.179   0.120  0.011  (507.100,263.700)    1.800     1     
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.179   0.120  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.082   0.262   0.082  0.051  (503.500,267.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.264   0.072  -      (324.900,283.700)  195.000   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.095   0.359   0.038  0.010  (322.100,282.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.359   0.038  -      (330.900,283.100)    9.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.132

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.038  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.038  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.020   0.020   0.022  0.019  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.020   0.022  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.018   0.038   0.021  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.043   0.027  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.025   0.068   0.043  0.012  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.068   0.043  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.027   0.095   0.037  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.098   0.033  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.034   0.131   0.043  0.134  (324.300,279.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.132   0.052  -      (320.900,275.100)    7.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[0]/CKN
Delay     :  0.137

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.038  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.038  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.020   0.020   0.022  0.019  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.020   0.022  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.018   0.038   0.021  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.043   0.027  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.025   0.068   0.043  0.012  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.068   0.043  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.027   0.095   0.037  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.098   0.033  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.034   0.131   0.043  0.134  (324.300,279.500)    0.400     66    
spi1/s_rx_sreg_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.137   0.052  -      (259.100,276.900)   67.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.133

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.038  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.038  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.020   0.020   0.022  0.019  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.020   0.022  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.018   0.038   0.021  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.043   0.027  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.025   0.068   0.046  0.012  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.068   0.046  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.027   0.096   0.037  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.098   0.034  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.034   0.132   0.043  0.134  (324.300,279.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.133   0.052  -      (320.900,275.100)    7.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[0]/CKN
Delay     :  0.138

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.038  0.008  (646.215,0.000)    -            1    
CTS_cid_inv_00479/A
-     INVX4BA10TH      rise   0.000   0.000   0.038  -      (644.700,7.100)      8.615   -       
CTS_cid_inv_00479/Y
-     INVX4BA10TH      rise   0.020   0.020   0.022  0.019  (643.900,7.100)      0.800      1    
CTS_cid_inv_00478/A
-     INVX11BA10TH     fall   0.000   0.020   0.022  -      (640.500,7.100)      3.400   -       
CTS_cid_inv_00478/Y
-     INVX11BA10TH     fall   0.018   0.038   0.021  0.060  (640.500,7.500)      0.400      2    
spi1/g17000/A
-     XOR2X3MA10TH     rise   0.005   0.043   0.027  -      (506.100,262.900)  389.800   -       
spi1/g17000/Y
-     XOR2X3MA10TH     rise   0.025   0.068   0.046  0.012  (507.100,263.700)    1.800      1    
spi1/CTS_cid_inv_00567/A
-     INVX6BA10TH      rise   0.000   0.068   0.046  -      (503.700,267.100)    6.800   -       
spi1/CTS_cid_inv_00567/Y
-     INVX6BA10TH      rise   0.027   0.096   0.037  0.051  (503.500,267.300)    0.400      2    
spi1/CTS_ccl_a_inv_00382/A
-     INVX11BA10TH     fall   0.003   0.098   0.034  -      (324.300,279.100)  191.000   -       
spi1/CTS_ccl_a_inv_00382/Y
-     INVX11BA10TH     fall   0.034   0.132   0.043  0.134  (324.300,279.500)    0.400     66    
spi1/s_rx_sreg_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.138   0.052  -      (259.100,276.900)   67.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.599

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.239  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.239  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.080   0.080   0.072  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.080   0.066  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.056   0.136   0.044  0.010  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.136   0.053  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.044   0.180   0.047  0.013  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.180   0.039  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.060   0.239   0.067  0.065  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.241   0.080  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.096   0.337   0.044  0.025  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.338   0.044  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.076   0.413   0.121  0.066  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.414   0.101  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.090   0.503   0.085  0.168  (499.900,456.500)    0.400     28    
core/g19576/A
-     INVX1BA10TH      rise   0.001   0.504   0.098  -      (541.700,476.900)   62.200   -       
core/g19576/Y
-     INVX1BA10TH      rise   0.094   0.599   0.124  0.012  (541.900,476.300)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.000   0.599   0.098  -      (585.700,484.300)   51.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[17][7]/CK
Delay     :  0.743

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.239  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.239  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.080   0.080   0.072  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.080   0.066  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.056   0.136   0.044  0.010  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.136   0.053  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.044   0.180   0.047  0.013  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.180   0.039  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.060   0.239   0.067  0.065  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.241   0.080  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.096   0.337   0.044  0.025  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.338   0.044  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.076   0.413   0.121  0.066  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.414   0.101  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.090   0.503   0.085  0.168  (499.900,456.500)    0.400     28    
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.508   0.099  -      (533.300,388.300)  101.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.233   0.741   0.260  0.086  (535.900,388.700)    3.000     32    
core/datapath_inst/rf/registers_reg[17][7]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.743   0.260  -      (542.900,263.300)  132.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.607

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.272  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.272  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.086   0.086   0.072  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.086   0.072  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.058   0.143   0.044  0.010  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.143   0.054  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.044   0.188   0.047  0.013  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.188   0.039  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.060   0.248   0.067  0.065  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.250   0.080  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.096   0.345   0.044  0.025  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.346   0.044  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.076   0.421   0.121  0.066  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.422   0.101  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.090   0.512   0.085  0.168  (499.900,456.500)    0.400     28    
core/g19576/A
-     INVX1BA10TH      rise   0.001   0.512   0.098  -      (541.700,476.900)   62.200   -       
core/g19576/Y
-     INVX1BA10TH      rise   0.094   0.607   0.124  0.012  (541.900,476.300)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.000   0.607   0.098  -      (585.700,484.300)   51.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[17][7]/CK
Delay     :  0.751

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.272  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.272  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.086   0.086   0.072  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.086   0.072  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.058   0.143   0.044  0.010  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.143   0.054  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.044   0.188   0.047  0.013  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.188   0.039  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.060   0.248   0.067  0.065  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.250   0.080  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.096   0.345   0.044  0.025  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.346   0.044  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.076   0.421   0.121  0.066  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.422   0.101  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.090   0.512   0.085  0.168  (499.900,456.500)    0.400     28    
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.516   0.099  -      (533.300,388.300)  101.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.233   0.749   0.260  0.086  (535.900,388.700)    3.000     32    
core/datapath_inst/rf/registers_reg[17][7]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.751   0.260  -      (542.900,263.300)  132.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.216

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.087  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH       rise   0.000   0.000   0.087  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH       rise   0.018   0.018   0.031  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH       fall   0.000   0.018   0.028  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH       fall   0.021   0.040   0.021  0.011  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH       rise   0.000   0.040   0.025  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH       rise   0.017   0.057   0.022  0.014  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH     fall   0.000   0.057   0.019  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH     fall   0.025   0.082   0.030  0.063  (282.500,441.100)    0.200      4    
CTS_cci_inv_00356/A
-     INVX2BA10TH       rise   0.001   0.083   0.035  -      (279.900,372.900)   70.800   -       
CTS_cci_inv_00356/Y
-     INVX2BA10TH       rise   0.028   0.110   0.041  0.019  (280.100,372.700)    0.400      1    
CTS_ccl_a_inv_00352/A
-     INVX11BA10TH      fall   0.000   0.110   0.033  -      (282.100,372.900)    2.200   -       
CTS_ccl_a_inv_00352/Y
-     INVX11BA10TH      fall   0.030   0.140   0.047  0.159  (282.100,372.500)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.152   0.069  -      (440.300,296.300)  234.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.064   0.216   0.056  0.007  (442.900,296.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.216   0.056  -      (452.300,291.300)   14.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[17][7]/CK
Delay     :  0.285

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.087  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.087  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.018   0.018   0.031  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.018   0.028  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.021   0.040   0.021  0.011  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.040   0.025  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.017   0.057   0.022  0.014  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.057   0.019  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.025   0.082   0.030  0.063  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.084   0.035  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.035   0.119   0.020  0.027  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.119   0.020  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.032   0.151   0.056  0.070  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.152   0.046  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.032   0.184   0.038  0.154  (499.900,456.500)    0.400     28    
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.188   0.043  -      (533.300,388.300)  101.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.095   0.283   0.119  0.088  (535.900,388.700)    3.000     32    
core/datapath_inst/rf/registers_reg[17][7]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.285   0.119  -      (542.900,263.300)  132.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.218

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.101  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH       rise   0.000   0.000   0.101  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH       rise   0.019   0.019   0.032  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH       fall   0.000   0.019   0.030  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH       fall   0.022   0.041   0.021  0.011  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH       rise   0.000   0.041   0.025  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH       rise   0.017   0.058   0.022  0.014  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH     fall   0.000   0.059   0.019  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH     fall   0.025   0.083   0.030  0.063  (282.500,441.100)    0.200      4    
CTS_cci_inv_00356/A
-     INVX2BA10TH       rise   0.001   0.084   0.035  -      (279.900,372.900)   70.800   -       
CTS_cci_inv_00356/Y
-     INVX2BA10TH       rise   0.028   0.112   0.041  0.019  (280.100,372.700)    0.400      1    
CTS_ccl_a_inv_00352/A
-     INVX11BA10TH      fall   0.000   0.112   0.033  -      (282.100,372.900)    2.200   -       
CTS_ccl_a_inv_00352/Y
-     INVX11BA10TH      fall   0.030   0.142   0.047  0.159  (282.100,372.500)    0.400     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.154   0.069  -      (440.300,296.300)  234.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.064   0.218   0.056  0.007  (442.900,296.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.218   0.056  -      (452.300,291.300)   14.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[17][7]/CK
Delay     :  0.287

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.101  0.005  (269.500,454.700)  -            1    
system0/CTS_ccl_a_inv_00379/A
-     INVX2BA10TH      rise   0.000   0.000   0.101  -      (277.100,451.100)   11.200   -       
system0/CTS_ccl_a_inv_00379/Y
-     INVX2BA10TH      rise   0.019   0.019   0.032  0.005  (276.900,451.300)    0.400      1    
system0/CTS_ccl_a_inv_00375/A
-     INVX2BA10TH      fall   0.000   0.019   0.030  -      (272.500,455.100)    8.200   -       
system0/CTS_ccl_a_inv_00375/Y
-     INVX2BA10TH      fall   0.022   0.041   0.021  0.011  (272.300,455.300)    0.400      2    
system0/CTS_ccl_inv_00366/A
-     INVX3BA10TH      rise   0.000   0.041   0.025  -      (280.500,444.900)   18.600   -       
system0/CTS_ccl_inv_00366/Y
-     INVX3BA10TH      rise   0.017   0.058   0.022  0.014  (280.500,444.500)    0.400      1    
system0/CTS_ccl_inv_00363/A
-     INVX7P5BA10TH    fall   0.000   0.059   0.019  -      (282.500,440.900)    5.600   -       
system0/CTS_ccl_inv_00363/Y
-     INVX7P5BA10TH    fall   0.025   0.083   0.030  0.063  (282.500,441.100)    0.200      4    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.002   0.085   0.035  -      (486.900,448.300)  211.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.035   0.120   0.020  0.027  (490.300,449.100)    4.200      2    
core/CTS_ccl_inv_00338/A
-     INVX5BA10TH      rise   0.000   0.121   0.020  -      (495.100,456.900)   12.600   -       
core/CTS_ccl_inv_00338/Y
-     INVX5BA10TH      rise   0.032   0.153   0.056  0.070  (494.900,456.700)    0.400      2    
core/CTS_ccl_a_inv_00332/A
-     INVX16BA10TH     fall   0.001   0.153   0.046  -      (499.900,456.900)    5.200   -       
core/CTS_ccl_a_inv_00332/Y
-     INVX16BA10TH     fall   0.032   0.186   0.038  0.154  (499.900,456.500)    0.400     28    
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.189   0.043  -      (533.300,388.300)  101.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.095   0.285   0.119  0.088  (535.900,388.700)    3.000     32    
core/datapath_inst/rf/registers_reg[17][7]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.287   0.119  -      (542.900,263.300)  132.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.516

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.072  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH      rise   0.000   0.000   0.072  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH      rise   0.043   0.043   0.035  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH      fall   0.000   0.043   0.032  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH      fall   0.054   0.098   0.061  0.031  (294.900,447.100)    0.800     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.000   0.098   0.074  -      (295.500,451.700)    5.200   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.102   0.200   0.048  0.008  (298.100,451.300)    3.000     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.200   0.048  -      (303.100,452.900)    6.600   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.062   0.262   0.092  0.009  (302.900,452.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.262   0.073  -      (275.100,464.900)   40.400   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.097   0.359   0.098  0.012  (275.300,464.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.359   0.124  -      (254.100,464.900)   21.800   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.089   0.448   0.093  0.009  (254.300,464.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.448   0.075  -      (292.700,456.900)   45.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.067   0.516   0.056  0.006  (292.900,456.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.516   0.068  -      (294.900,487.100)   32.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[1]/CK
Delay     :  0.670

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.072  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH     rise   0.000   0.000   0.072  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH     rise   0.043   0.043   0.035  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH     fall   0.000   0.043   0.032  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH     fall   0.054   0.098   0.061  0.031  (294.900,447.100)    0.800     4     
CTS_cci_inv_00219/A
-     INVX4BA10TH     rise   0.000   0.098   0.074  -      (297.300,471.100)   26.400   -       
CTS_cci_inv_00219/Y
-     INVX4BA10TH     rise   0.056   0.154   0.057  0.023  (298.100,471.100)    0.800     1     
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.155   0.049  -      (307.300,468.900)   11.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.060   0.215   0.063  0.105  (307.300,468.500)    0.400     6     
CTS_ccl_a_inv_00212/A
-     INVX5BA10TH     rise   0.001   0.216   0.074  -      (316.300,472.900)   13.400   -       
CTS_ccl_a_inv_00212/Y
-     INVX5BA10TH     rise   0.090   0.305   0.129  0.071  (316.100,472.700)    0.400     4     
CTS_ccl_a_inv_00208/A
-     INVX7P5BA10TH   fall   0.001   0.306   0.107  -      (315.900,455.100)   17.800   -       
CTS_ccl_a_inv_00208/Y
-     INVX7P5BA10TH   fall   0.084   0.390   0.072  0.066  (315.900,454.900)    0.200     5     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.390   0.082  -      (302.500,367.700)  100.600   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.506   0.057  0.008  (299.700,366.900)    3.600     2     
spi1/RC_CG_HIER_INST204/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.506   0.057  -      (290.900,360.300)   15.400   -       
spi1/RC_CG_HIER_INST204/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.164   0.670   0.130  0.012  (288.300,360.300)    2.600     7     
spi1/baud_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.670   0.130  -      (295.300,359.300)    8.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.516

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.072  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH      rise   0.000   0.000   0.072  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH      rise   0.043   0.044   0.035  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH      fall   0.000   0.044   0.032  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH      fall   0.054   0.098   0.061  0.031  (294.900,447.100)    0.800     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.000   0.098   0.074  -      (295.500,451.700)    5.200   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.102   0.200   0.048  0.008  (298.100,451.300)    3.000     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.201   0.048  -      (303.100,452.900)    6.600   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.062   0.262   0.092  0.009  (302.900,452.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.262   0.073  -      (275.100,464.900)   40.400   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.097   0.359   0.098  0.012  (275.300,464.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.359   0.124  -      (254.100,464.900)   21.800   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.089   0.449   0.093  0.009  (254.300,464.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.449   0.075  -      (292.700,456.900)   45.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.067   0.516   0.056  0.006  (292.900,456.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.516   0.068  -      (294.900,487.100)   32.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/MasterData_reg[2]/CK
Delay     :  0.670

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.072  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH        rise   0.000   0.000   0.072  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH        rise   0.043   0.044   0.035  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH        fall   0.000   0.044   0.032  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH        fall   0.054   0.098   0.061  0.031  (294.900,447.100)    0.800     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH     rise   0.000   0.098   0.074  -      (295.500,451.700)    5.200   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH     rise   0.102   0.200   0.048  0.008  (298.100,451.300)    3.000     2     
i2c1/CGMaster/g1543/A0
-     AOI221X3MA10TH     rise   0.000   0.201   0.048  -      (300.700,455.300)    6.600   -       
i2c1/CGMaster/g1543/Y
-     AOI221X3MA10TH     rise   0.072   0.273   0.100  0.005  (298.100,455.500)    2.800     1     
i2c1/CGMaster/g1219/A1
-     OAI21X2MA10TH      fall   0.000   0.273   0.088  -      (296.300,461.100)    7.400   -       
i2c1/CGMaster/g1219/Y
-     OAI21X2MA10TH      fall   0.096   0.369   0.054  0.006  (296.700,461.300)    0.600     1     
i2c1/CGMaster/g1218/A1N
-     OAI2XB1X6MA10TH    rise   0.000   0.369   0.092  -      (296.700,475.100)   13.800   -       
i2c1/CGMaster/g1218/Y
-     OAI2XB1X6MA10TH    rise   0.118   0.486   0.068  0.011  (294.100,474.900)    2.800     1     
i2c1/CGMaster/CG1/CG1/CK
-     PREICGX13BA10TH    rise   0.000   0.487   0.068  -      (293.100,483.700)    9.800   -       
i2c1/CGMaster/CG1/CG1/ECK
-     PREICGX13BA10TH    rise   0.087   0.573   0.039  0.030  (296.900,482.900)    4.600     6     
i2c1/RC_CG_HIER_INST153/RC_CGIC_INST/CK
-     PREICGX4BA10TH     rise   0.000   0.574   0.039  -      (303.900,487.700)   11.800   -       
i2c1/RC_CG_HIER_INST153/RC_CGIC_INST/ECK
-     PREICGX4BA10TH     rise   0.097   0.670   0.053  0.015  (301.100,486.900)    3.600     8     
i2c1/MasterData_reg[2]/CK
-     SDFFRPQX0P5MA10TH  rise   0.000   0.670   0.053  -      (307.500,484.900)    8.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.196

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.032  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH      rise   0.000   0.000   0.032  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH      rise   0.015   0.015   0.017  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH      fall   0.000   0.015   0.017  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH      fall   0.023   0.038   0.026  0.030  (294.900,447.100)    0.800     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.000   0.038   0.032  -      (295.500,451.700)    5.200   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.038   0.076   0.021  0.009  (298.100,451.300)    3.000     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.076   0.021  -      (303.100,452.900)    6.600   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.024   0.100   0.040  0.009  (302.900,452.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.100   0.031  -      (275.100,464.900)   40.400   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.038   0.138   0.042  0.012  (275.300,464.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.138   0.053  -      (254.100,464.900)   21.800   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.032   0.170   0.042  0.009  (254.300,464.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.170   0.036  -      (292.700,456.900)   45.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.027   0.196   0.026  0.006  (292.900,456.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.196   0.031  -      (294.900,487.100)   32.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.270

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.032  0.005  (296.300,436.300)  -            1    
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH     rise   0.000   0.000   0.032  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH     rise   0.015   0.015   0.017  0.009  (296.900,436.500)    0.400      1    
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH     fall   0.000   0.015   0.017  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH     fall   0.023   0.038   0.026  0.030  (294.900,447.100)    0.800      4    
CTS_cci_inv_00219/A
-     INVX4BA10TH     rise   0.000   0.038   0.032  -      (297.300,471.100)   26.400   -       
CTS_cci_inv_00219/Y
-     INVX4BA10TH     rise   0.021   0.059   0.027  0.025  (298.100,471.100)    0.800      1    
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.059   0.024  -      (307.300,468.900)   11.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.025   0.084   0.029  0.101  (307.300,468.500)    0.400      6    
CTS_ccl_a_inv_00212/A
-     INVX5BA10TH     rise   0.001   0.085   0.034  -      (316.300,472.900)   13.400   -       
CTS_ccl_a_inv_00212/Y
-     INVX5BA10TH     rise   0.035   0.120   0.056  0.070  (316.100,472.700)    0.400      4    
CTS_ccl_a_inv_00208/A
-     INVX7P5BA10TH   fall   0.001   0.121   0.046  -      (315.900,455.100)   17.800   -       
CTS_ccl_a_inv_00208/Y
-     INVX7P5BA10TH   fall   0.032   0.153   0.036  0.065  (315.900,454.900)    0.200      5    
CTS_ccl_inv_00205/A
-     INVX1BA10TH     rise   0.002   0.155   0.039  -      (459.100,460.900)  149.200   -       
CTS_ccl_inv_00205/Y
-     INVX1BA10TH     rise   0.031   0.185   0.046  0.011  (459.300,460.300)    0.800      2    
CTS_ccl_a_inv_00203/A
-     INVX3BA10TH     fall   0.000   0.186   0.036  -      (469.900,460.900)   11.200   -       
CTS_ccl_a_inv_00203/Y
-     INVX3BA10TH     fall   0.079   0.265   0.107  0.098  (469.900,460.500)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.005   0.270   0.132  -      (265.500,368.700)  296.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.197

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.032  0.005  (296.300,436.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH      rise   0.000   0.000   0.032  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH      rise   0.015   0.015   0.017  0.009  (296.900,436.500)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH      fall   0.000   0.015   0.017  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH      fall   0.023   0.038   0.026  0.030  (294.900,447.100)    0.800     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.000   0.038   0.032  -      (295.500,451.700)    5.200   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.038   0.076   0.021  0.009  (298.100,451.300)    3.000     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.076   0.021  -      (303.100,452.900)    6.600   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.024   0.100   0.040  0.009  (302.900,452.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.100   0.031  -      (275.100,464.900)   40.400   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.038   0.138   0.042  0.012  (275.300,464.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.138   0.053  -      (254.100,464.900)   21.800   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.032   0.170   0.042  0.009  (254.300,464.300)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.170   0.036  -      (292.700,456.900)   45.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.027   0.197   0.026  0.006  (292.900,456.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.197   0.031  -      (294.900,487.100)   32.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.270

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.032  0.005  (296.300,436.300)  -            1    
system0/CTS_ccl_a_inv_00226/A
-     INVX3BA10TH     rise   0.000   0.000   0.032  -      (296.900,436.900)    1.200   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX3BA10TH     rise   0.015   0.015   0.017  0.009  (296.900,436.500)    0.400      1    
system0/CTS_ccl_a_inv_00222/A
-     INVX4BA10TH     fall   0.000   0.015   0.017  -      (295.700,447.100)   11.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX4BA10TH     fall   0.023   0.038   0.026  0.030  (294.900,447.100)    0.800      4    
CTS_cci_inv_00219/A
-     INVX4BA10TH     rise   0.000   0.038   0.032  -      (297.300,471.100)   26.400   -       
CTS_cci_inv_00219/Y
-     INVX4BA10TH     rise   0.021   0.059   0.027  0.025  (298.100,471.100)    0.800      1    
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.059   0.024  -      (307.300,468.900)   11.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.025   0.084   0.029  0.101  (307.300,468.500)    0.400      6    
CTS_ccl_a_inv_00212/A
-     INVX5BA10TH     rise   0.001   0.085   0.034  -      (316.300,472.900)   13.400   -       
CTS_ccl_a_inv_00212/Y
-     INVX5BA10TH     rise   0.035   0.120   0.056  0.070  (316.100,472.700)    0.400      4    
CTS_ccl_a_inv_00208/A
-     INVX7P5BA10TH   fall   0.001   0.121   0.046  -      (315.900,455.100)   17.800   -       
CTS_ccl_a_inv_00208/Y
-     INVX7P5BA10TH   fall   0.032   0.153   0.036  0.065  (315.900,454.900)    0.200      5    
CTS_ccl_inv_00205/A
-     INVX1BA10TH     rise   0.002   0.155   0.039  -      (459.100,460.900)  149.200   -       
CTS_ccl_inv_00205/Y
-     INVX1BA10TH     rise   0.031   0.186   0.046  0.011  (459.300,460.300)    0.800      2    
CTS_ccl_a_inv_00203/A
-     INVX3BA10TH     fall   0.000   0.186   0.036  -      (469.900,460.900)   11.200   -       
CTS_ccl_a_inv_00203/Y
-     INVX3BA10TH     fall   0.079   0.265   0.107  0.098  (469.900,460.500)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.005   0.270   0.132  -      (265.500,368.700)  296.200   -       
------------------------------------------------------------------------------------------------------

