--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ControllerTest_TOP.twx ControllerTest_TOP.ncd -o
ControllerTest_TOP.twr ControllerTest_TOP.pcf -ucf ControllerTest_TOP.ucf

Design file:              ControllerTest_TOP.ncd
Physical constraint file: ControllerTest_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    0.715(R)|      SLOW  |    0.153(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_clk2    |    1.005(R)|      SLOW  |   -0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_data    |    0.737(R)|      SLOW  |    0.141(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_data2   |    0.926(R)|      SLOW  |   -0.036(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.230(R)|      SLOW  |   -1.819(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
lcd_db<0>   |         8.228(R)|      SLOW  |         4.338(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<1>   |         8.266(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<2>   |         8.214(R)|      SLOW  |         4.304(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<3>   |         8.239(R)|      SLOW  |         4.326(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<4>   |         8.320(R)|      SLOW  |         4.385(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<5>   |         8.488(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<6>   |         8.384(R)|      SLOW  |         4.402(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<7>   |         8.413(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |         8.252(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         8.179(R)|      SLOW  |         4.276(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock mode to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
modeSel     |         9.163(R)|      SLOW  |         4.978(R)|      FAST  |mode_BUFGP        |   0.000|
ps2_clk_out |         9.977(R)|      SLOW  |         5.393(R)|      FAST  |mode_BUFGP        |   0.000|
ps2_data_out|         9.493(R)|      SLOW  |         5.092(R)|      FAST  |mode_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.801|         |         |         |
mode           |    3.754|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mode           |    0.880|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ps2_clk        |ps2_clk_out    |    6.973|
ps2_data       |ps2_data_out   |    7.117|
---------------+---------------+---------+


Analysis completed Thu Dec 16 20:10:23 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



