; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega20_hwmgr.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.pp_hwmgr_func = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_table_func = type { ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.atomic_t = type { i32 }
%struct.PP_TemperatureRange = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.pp_hwmgr = type { ptr, i32, i32, i32, i8, i8, i8, %struct.mutex, %struct.mutex, i32, ptr, ptr, ptr, i32, ptr, i8, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, ptr, %struct.phm_platform_descriptor, ptr, ptr, ptr, i8, i32, %struct.phm_dynamic_state_info, ptr, ptr, ptr, i32, %struct.pp_thermal_controller_info, i8, i32, i8, i32, %struct.phm_microcode_version_info, i32, ptr, ptr, ptr, ptr, ptr, i32, i8, i8, i32, i32, i32, i32, i8, i32, i32, i32, [6 x i32], [6 x i32], i8 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.phm_platform_descriptor = type { [7 x i32], i32, %struct.PP_Clocks, %struct.PP_Clocks, i32, i32, i32, i32, i32, i32, i16, i32, i32, i32, i32, i32, i16, i32, i8, i16, i32, i32, i32, i32, i8 }
%struct.PP_Clocks = type { i32, i32, i32, i32, i32, i32 }
%struct.phm_dynamic_state_info = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.phm_clock_and_voltage_limits, %struct.phm_clock_and_voltage_limits, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.phm_clock_and_voltage_limits = type { i32, i32, i32, i16, i16, i16, i16 }
%struct.pp_thermal_controller_info = type { i8, i8, i8, i8, %struct.pp_fan_info, %struct.pp_advance_fan_control_parameters }
%struct.pp_fan_info = type { i8, i8, i32, i32 }
%struct.pp_advance_fan_control_parameters = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i8, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i32, i32, i16, i16, i16 }
%struct.phm_microcode_version_info = type { i32, i32, i32, i32 }
%struct.vega20_hwmgr = type { %struct.vega20_dpm_table, %struct.vega20_dpm_table, %struct.vega20_registry_data, %struct.vega20_vbios_boot_state, %struct.vega20_mclk_latency_table, %struct.vega20_max_sustainable_clocks, %struct.vega20_leakage_voltage, i32, %struct.pp_atomfwctrl_voltage_table, i32, %struct.pp_atomfwctrl_voltage_table, i32, %struct.pp_atomfwctrl_voltage_table, i32, %struct.vega20_bacos, i8, i8, i8, i8, i8, i32, i32, i32, %struct.vega20_display_timing, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.vega20_dpmlevel_enable_mask, i8, i8, i8, i8, i8, i32, %struct.vega20_odn_data, i8, i8, %struct.vega20_od8_settings, i32, i32, [34 x %struct.smu_features], %struct.vega20_smc_state_table, i8, i32, i32, %struct.SmuMetrics_t, %struct.gpu_metrics_v1_0, i8, i32, i32, i8 }
%struct.vega20_dpm_table = type { %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_single_dpm_table, %struct.vega20_pcie_table }
%struct.vega20_single_dpm_table = type { i32, %struct.vega20_dpm_state, [16 x %struct.vega20_dpm_level] }
%struct.vega20_dpm_state = type { i32, i32, i32, i32 }
%struct.vega20_dpm_level = type { i8, i32, i32 }
%struct.vega20_pcie_table = type { i16, [2 x i8], [2 x i8], [2 x i32] }
%struct.vega20_registry_data = type { i64, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i32, i32, i32, i16, i16, i32, i8, i8, i8, i8, i32, i32, i32, i8, i8, i8, i8, i8, i8 }
%struct.vega20_vbios_boot_state = type { i8, i16, i16, i16, i16, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.vega20_mclk_latency_table = type { i32, [16 x %struct.vega20_mclk_latency_entries] }
%struct.vega20_mclk_latency_entries = type { i32, i32 }
%struct.vega20_max_sustainable_clocks = type { i32, i32, i32, i32, i32, i32 }
%struct.vega20_leakage_voltage = type { i16, [8 x i16], [8 x i16] }
%struct.pp_atomfwctrl_voltage_table = type { i32, i32, i32, i8, i8, i8, i8, i8, [32 x %struct.pp_atomfwctrl_voltage_table_entry] }
%struct.pp_atomfwctrl_voltage_table_entry = type { i16, i32 }
%struct.vega20_bacos = type { i32 }
%struct.vega20_display_timing = type { i32, i32 }
%struct.vega20_dpmlevel_enable_mask = type { i32, i32, i32, i32, i32 }
%struct.vega20_odn_data = type { i32, i32, i32, i32, i32, %struct.vega20_odn_dpm_table, %struct.vega20_odn_fan_table, %struct.vega20_odn_temp_table }
%struct.vega20_odn_dpm_table = type { %struct.vega20_odn_dpm_control, %struct.vega20_odn_dpm_control, %struct.phm_odn_clock_levels, %struct.phm_odn_clock_levels, %struct.vega20_odn_clock_voltage_dependency_table, %struct.vega20_odn_clock_voltage_dependency_table, %struct.vega20_odn_clock_voltage_dependency_table, i32 }
%struct.vega20_odn_dpm_control = type { i32, [16 x i32] }
%struct.phm_odn_clock_levels = type { i32, i32, i32, i32, [8 x %struct.phm_odn_performance_level] }
%struct.phm_odn_performance_level = type { i32, i32, i8 }
%struct.vega20_odn_clock_voltage_dependency_table = type { i32, [16 x %struct.phm_ppt_v1_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_clock_voltage_dependency_record = type { i32, i8, i8, i8, i16, i16, i16, i16, i16, i8, i8, i8, i32 }
%struct.vega20_odn_fan_table = type { i32, i32, i32, i32, i8 }
%struct.vega20_odn_temp_table = type { i16, i16, i16, i16, i16 }
%struct.vega20_od8_settings = type { i32, [16 x %struct.vega20_od8_single_setting] }
%struct.vega20_od8_single_setting = type { i32, i32, i32, i32, i32 }
%struct.smu_features = type { i8, i8, i8, i32, i64 }
%struct.vega20_smc_state_table = type { i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, %struct.PPTable_t, %struct.Watermarks_t, %struct.AvfsDebugTable_t, %struct.AvfsFuseOverride_t, %struct.SmuMetrics_t, %struct.DriverSmuConfig_t, %struct.DpmActivityMonitorCoeffInt_t, %struct.OverDriveTable_t }
%struct.PPTable_t = type { i32, [2 x i32], i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i16, i16, i8, i8, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, [11 x %struct.DpmDescriptor_t], [16 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [4 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [11 x i16], i16, [2 x i16], [2 x i16], i16, i16, i16, i16, %struct.QuadraticInt_t, [4 x i8], i16, i8, i8, i8, [3 x i8], [2 x i8], [2 x i8], [2 x i16], i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i16, i16, i16, i16, [2 x i8], [2 x i8], [2 x %struct.QuadraticInt_t], %struct.DroopInt_t, %struct.DroopInt_t, %struct.DroopInt_t, %struct.DroopInt_t, [2 x %struct.LinearInt_t], [2 x %struct.QuadraticInt_t], [2 x i16], [2 x i8], [2 x i8], [2 x i16], [2 x i16], [2 x i8], [2 x i8], [2 x i16], [2 x i16], [2 x i16], [2 x i16], i32, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, i16, i16, i16, i16, i16, i16, [2 x i16], [11 x i32], [3 x i32], i16, i16, i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, [7 x %struct.I2cControllerConfig_t], [10 x i32], [8 x i32] }
%struct.DpmDescriptor_t = type { i8, i8, i8, i8, %struct.LinearInt_t, %struct.QuadraticInt_t }
%struct.LinearInt_t = type { i32, i32 }
%struct.DroopInt_t = type { i32, i32, i32 }
%struct.QuadraticInt_t = type { i32, i32, i32 }
%struct.I2cControllerConfig_t = type { i32, i32, i32, i32, i32, i32, i32 }
%struct.Watermarks_t = type { [2 x [4 x %struct.WatermarkRowGeneric_t]], [7 x i32] }
%struct.WatermarkRowGeneric_t = type { i16, i16, i16, i16, i8, [3 x i8] }
%struct.AvfsDebugTable_t = type { [45 x i16], [45 x i16], [45 x float], [45 x float], i16, i16, float, float, [6 x i32] }
%struct.AvfsFuseOverride_t = type { i8, [2 x i8], [2 x i8], [2 x i8], [2 x i8], [2 x i8], [2 x i8], [2 x i8], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], [2 x i32], i32, [7 x i32] }
%struct.DriverSmuConfig_t = type { i16, i16, i16, i16, i16, i16, [8 x i32] }
%struct.DpmActivityMonitorCoeffInt_t = type { i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32 }
%struct.OverDriveTable_t = type { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 }
%struct.SmuMetrics_t = type { [11 x i16], i16, i16, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i16, i8, [7 x i32] }
%struct.gpu_metrics_v1_0 = type { %struct.metrics_table_header, i64, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i16, i8, i8 }
%struct.metrics_table_header = type { i16, i8, i8 }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.99, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.81, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.91, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.81 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.91 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.2 }
%union.anon.2 = type { %struct.raw_spinlock }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.98], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.98 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.95] }
%struct.anon.95 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.99 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.110, i32, i32, i32, i32 }
%union.anon.110 = type { %struct.anon.112 }
%struct.anon.112 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_asic_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_atomfwctrl_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8 }
%struct.phm_ppt_v3_information = type { i8, i16, i16, i16, i16, i16, i16, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_clock_levels_with_latency = type { i32, [16 x %struct.pp_clock_with_latency] }
%struct.pp_clock_with_latency = type { i32, i32 }
%struct.pp_display_clock_request = type { i32, i32 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@vega20_hwmgr_funcs = internal constant { %struct.pp_hwmgr_func, [76 x i8] } { %struct.pp_hwmgr_func { ptr @vega20_hwmgr_backend_init, ptr @vega20_hwmgr_backend_fini, ptr @vega20_setup_asic_task, ptr null, ptr null, ptr @vega20_apply_clocks_adjust_rules, ptr @vega20_dpm_force_dpm_level, ptr @vega20_enable_dpm_tasks, ptr @vega20_disable_dpm_tasks, ptr null, ptr null, ptr null, ptr null, ptr @vega20_power_gate_vce, ptr @vega20_power_gate_uvd, ptr null, ptr @vega20_dpm_get_mclk, ptr @vega20_dpm_get_sclk, ptr null, ptr @vega20_notify_smc_display_config_after_ps_adjustment, ptr @vega20_pre_display_configuration_changed_task, ptr @vega20_display_configuration_changed_task, ptr null, ptr null, ptr null, ptr null, ptr @vega20_thermal_stop_thermal_controller, ptr @vega20_fan_ctrl_get_fan_speed_info, ptr @vega20_set_fan_control_mode, ptr @vega20_get_fan_control_mode, ptr @vega20_fan_ctrl_set_fan_speed_pwm, ptr @vega20_fan_ctrl_get_fan_speed_pwm, ptr @vega20_fan_ctrl_set_fan_speed_rpm, ptr @vega20_fan_ctrl_get_fan_speed_rpm, ptr null, ptr null, ptr @smu9_register_irq_handlers, ptr @vega20_check_smc_update_required_for_display_configuration, ptr null, ptr null, ptr null, ptr @vega20_get_dal_power_level, ptr @vega20_get_performance_level, ptr null, ptr null, ptr @vega20_get_clock_by_type_with_latency, ptr @vega20_get_clock_by_type_with_voltage, ptr @vega20_set_watermarks_for_clocks_ranges, ptr @vega20_display_clock_voltage_request, ptr null, ptr @vega20_power_off_asic, ptr @vega20_force_clock_level, ptr @vega20_print_clock_levels, ptr null, ptr @vega20_get_sclk_od, ptr @vega20_set_sclk_od, ptr @vega20_get_mclk_od, ptr @vega20_set_mclk_od, ptr @vega20_read_sensor, ptr null, ptr @vega20_thermal_disable_alert, ptr null, ptr null, ptr @vega20_start_thermal_controller, ptr @vega20_notify_cac_buffer_info, ptr null, ptr @vega20_get_thermal_temperature_range, ptr @vega20_get_power_profile_mode, ptr @vega20_set_power_profile_mode, ptr @vega20_odn_edit_dpm_table, ptr null, ptr @vega20_set_power_limit, ptr null, ptr null, ptr null, ptr @vega20_enable_mgpu_fan_boost, ptr null, ptr null, ptr null, ptr null, ptr @vega20_baco_get_capability, ptr @vega20_baco_get_state, ptr @vega20_baco_set_state, ptr @vega20_get_ppfeature_status, ptr @vega20_set_ppfeature_status, ptr @vega20_set_mp1_state, ptr null, ptr @vega20_smu_i2c_bus_access, ptr @vega20_set_df_cstate, ptr @vega20_set_xgmi_pstate, ptr null, ptr @vega20_get_gpu_metrics, ptr null }, [76 x i8] zeroinitializer }, align 32
@vega20_pptable_funcs = external dso_local constant %struct.pp_table_func, align 4
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"_rs.lock\00", [23 x i8] zeroinitializer }, align 32
@__func__.vega20_setup_asic_task = private unnamed_addr constant [23 x i8] c"vega20_setup_asic_task\00", align 1
@vega20_setup_asic_task._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_asic_task, ptr @.str.2, i32 500, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"\014amdgpu: [powerplay] %s\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c\00", [32 x i8] zeroinitializer }, align 32
@vega20_setup_asic_task._entry_ptr = internal global ptr @vega20_setup_asic_task._entry, section ".printk_index", align 4
@vega20_setup_asic_task._entry.4 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @__func__.vega20_setup_asic_task, ptr @.str.2, i32 505, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"\013amdgpu: [powerplay] Failed to apply vega20 baco workaround!\0A\00", [33 x i8] zeroinitializer }, align 32
@vega20_setup_asic_task._entry_ptr.6 = internal global ptr @vega20_setup_asic_task._entry.4, section ".printk_index", align 4
@vega20_force_dpm_highest._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_force_dpm_highest = private unnamed_addr constant [25 x i8] c"vega20_force_dpm_highest\00", align 1
@vega20_force_dpm_highest._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_force_dpm_highest, ptr @.str.2, i32 2409, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_dpm_highest._entry_ptr = internal global ptr @vega20_force_dpm_highest._entry, section ".printk_index", align 4
@.str.7 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Failed to upload boot level to highest!\00", [56 x i8] zeroinitializer }, align 32
@vega20_force_dpm_highest._rs.8 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_dpm_highest._entry.9 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_force_dpm_highest, ptr @.str.2, i32 2416, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_dpm_highest._entry_ptr.10 = internal global ptr @vega20_force_dpm_highest._entry.9, section ".printk_index", align 4
@.str.11 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Failed to upload dpm max level to highest!\00", [53 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_find_highest_dpm_level = private unnamed_addr constant [30 x i8] c"vega20_find_highest_dpm_level\00", align 1
@vega20_find_highest_dpm_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_find_highest_dpm_level, ptr @.str.2, i32 1796, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._entry_ptr = internal global ptr @vega20_find_highest_dpm_level._entry, section ".printk_index", align 4
@.str.12 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"[FindHighestDPMLevel] DPM Table does not exist!\00", [48 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._rs.13 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_find_highest_dpm_level, ptr @.str.2, i32 1799, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._entry_ptr.15 = internal global ptr @vega20_find_highest_dpm_level._entry.14, section ".printk_index", align 4
@.str.16 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"[FindHighestDPMLevel] DPM Table has no entry!\00", [50 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._rs.17 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_find_highest_dpm_level, ptr @.str.2, i32 1802, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_find_highest_dpm_level._entry_ptr.19 = internal global ptr @vega20_find_highest_dpm_level._entry.18, section ".printk_index", align 4
@.str.20 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[FindHighestDPMLevel] DPM Table has too many entries!\00", [42 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_upload_dpm_min_level = private unnamed_addr constant [28 x i8] c"vega20_upload_dpm_min_level\00", align 1
@vega20_upload_dpm_min_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1831, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr = internal global ptr @vega20_upload_dpm_min_level._entry, section ".printk_index", align 4
@.str.21 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to set soft min gfxclk !\00", [32 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.22 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.23 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1842, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.24 = internal global ptr @vega20_upload_dpm_min_level._entry.23, section ".printk_index", align 4
@.str.25 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to set soft min memclk !\00", [32 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.26 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.27 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1854, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.28 = internal global ptr @vega20_upload_dpm_min_level._entry.27, section ".printk_index", align 4
@.str.29 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft min vclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.30 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.31 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1863, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.32 = internal global ptr @vega20_upload_dpm_min_level._entry.31, section ".printk_index", align 4
@.str.33 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft min dclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.34 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.35 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1875, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.36 = internal global ptr @vega20_upload_dpm_min_level._entry.35, section ".printk_index", align 4
@.str.37 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft min eclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.38 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.39 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1887, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.40 = internal global ptr @vega20_upload_dpm_min_level._entry.39, section ".printk_index", align 4
@.str.41 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to set soft min socclk!\00", [33 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.42 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.43 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1899, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.44 = internal global ptr @vega20_upload_dpm_min_level._entry.43, section ".printk_index", align 4
@.str.45 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft min fclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._rs.46 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry.47 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_min_level, ptr @.str.2, i32 1911, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_min_level._entry_ptr.48 = internal global ptr @vega20_upload_dpm_min_level._entry.47, section ".printk_index", align 4
@.str.49 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to set hard min dcefclk!\00", [32 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_upload_dpm_max_level = private unnamed_addr constant [28 x i8] c"vega20_upload_dpm_max_level\00", align 1
@vega20_upload_dpm_max_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1933, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr = internal global ptr @vega20_upload_dpm_max_level._entry, section ".printk_index", align 4
@.str.50 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to set soft max gfxclk!\00", [33 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.51 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.52 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1945, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.53 = internal global ptr @vega20_upload_dpm_max_level._entry.52, section ".printk_index", align 4
@.str.54 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to set soft max memclk!\00", [33 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.55 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.56 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1957, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.57 = internal global ptr @vega20_upload_dpm_max_level._entry.56, section ".printk_index", align 4
@.str.58 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft max vclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.59 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.60 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1965, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.61 = internal global ptr @vega20_upload_dpm_max_level._entry.60, section ".printk_index", align 4
@.str.62 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft max dclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.63 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.64 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1977, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.65 = internal global ptr @vega20_upload_dpm_max_level._entry.64, section ".printk_index", align 4
@.str.66 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft max eclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.67 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.68 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 1989, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.69 = internal global ptr @vega20_upload_dpm_max_level._entry.68, section ".printk_index", align 4
@.str.70 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to set soft max socclk!\00", [33 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._rs.71 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry.72 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_upload_dpm_max_level, ptr @.str.2, i32 2001, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_upload_dpm_max_level._entry_ptr.73 = internal global ptr @vega20_upload_dpm_max_level._entry.72, section ".printk_index", align 4
@.str.74 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to set soft max fclk!\00", [35 x i8] zeroinitializer }, align 32
@vega20_force_dpm_lowest._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_force_dpm_lowest = private unnamed_addr constant [24 x i8] c"vega20_force_dpm_lowest\00", align 1
@vega20_force_dpm_lowest._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_force_dpm_lowest, ptr @.str.2, i32 2451, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_dpm_lowest._entry_ptr = internal global ptr @vega20_force_dpm_lowest._entry, section ".printk_index", align 4
@vega20_force_dpm_lowest._rs.75 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_dpm_lowest._entry.76 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_force_dpm_lowest, ptr @.str.2, i32 2458, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_dpm_lowest._entry_ptr.77 = internal global ptr @vega20_force_dpm_lowest._entry.76, section ".printk_index", align 4
@vega20_unforce_dpm_levels._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_unforce_dpm_levels = private unnamed_addr constant [26 x i8] c"vega20_unforce_dpm_levels\00", align 1
@vega20_unforce_dpm_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_unforce_dpm_levels, ptr @.str.2, i32 2509, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_unforce_dpm_levels._entry_ptr = internal global ptr @vega20_unforce_dpm_levels._entry, section ".printk_index", align 4
@.str.78 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to upload DPM Bootup Levels!\00", [60 x i8] zeroinitializer }, align 32
@vega20_unforce_dpm_levels._rs.79 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_unforce_dpm_levels._entry.80 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_unforce_dpm_levels, ptr @.str.2, i32 2516, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_unforce_dpm_levels._entry_ptr.81 = internal global ptr @vega20_unforce_dpm_levels._entry.80, section ".printk_index", align 4
@.str.82 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to upload DPM Max Levels!\00", [63 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_enable_dpm_tasks = private unnamed_addr constant [24 x i8] c"vega20_enable_dpm_tasks\00", align 1
@vega20_enable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1696, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr = internal global ptr @vega20_enable_dpm_tasks._entry, section ".printk_index", align 4
@.str.83 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[EnableDPMTasks] Failed to set allowed featuresmask!\0A\00", [42 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.84 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.85 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1701, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.86 = internal global ptr @vega20_enable_dpm_tasks._entry.85, section ".printk_index", align 4
@.str.87 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"[EnableDPMTasks] Failed to initialize SMC table!\00", [47 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.88 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.89 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1706, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.90 = internal global ptr @vega20_enable_dpm_tasks._entry.89, section ".printk_index", align 4
@.str.91 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"[EnableDPMTasks] Failed to run btc!\00", [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.92 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.93 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1711, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.94 = internal global ptr @vega20_enable_dpm_tasks._entry.93, section ".printk_index", align 4
@.str.95 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"[EnableDPMTasks] Failed to run btc afll!\00", [55 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.96 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.97 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1716, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.98 = internal global ptr @vega20_enable_dpm_tasks._entry.97, section ".printk_index", align 4
@.str.99 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"[EnableDPMTasks] Failed to enable all smu features!\00", [44 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.100 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.101 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1721, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.102 = internal global ptr @vega20_enable_dpm_tasks._entry.101, section ".printk_index", align 4
@.str.103 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"[EnableDPMTasks] Failed to override pcie parameters!\00", [43 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.104 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.105 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1726, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.106 = internal global ptr @vega20_enable_dpm_tasks._entry.105, section ".printk_index", align 4
@.str.107 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[EnableDPMTasks] Failed to notify smc display change!\00", [42 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.108 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.109 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1731, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.110 = internal global ptr @vega20_enable_dpm_tasks._entry.109, section ".printk_index", align 4
@.str.111 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"[EnableDPMTasks] Failed to send clock ratio!\00", [51 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.112 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.113 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1739, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.114 = internal global ptr @vega20_enable_dpm_tasks._entry.113, section ".printk_index", align 4
@.str.115 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"[EnableDPMTasks] Failed to setup default DPM tables!\00", [43 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.116 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.117 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1744, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.118 = internal global ptr @vega20_enable_dpm_tasks._entry.117, section ".printk_index", align 4
@.str.119 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"[EnableDPMTasks] Failed to get maximum sustainable clocks!\00", [37 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.120 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.121 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1749, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.122 = internal global ptr @vega20_enable_dpm_tasks._entry.121, section ".printk_index", align 4
@.str.123 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"[EnableDPMTasks] Failed to power control set level!\00", [44 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._rs.124 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.125 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1754, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.126 = internal global ptr @vega20_enable_dpm_tasks._entry.125, section ".printk_index", align 4
@.str.127 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"[EnableDPMTasks] Failed to initialize odn settings!\00", [44 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.129 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1759, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.130 = internal global ptr @vega20_enable_dpm_tasks._entry.129, section ".printk_index", align 4
@vega20_enable_dpm_tasks._rs.132 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry.133 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_dpm_tasks, ptr @.str.2, i32 1765, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_dpm_tasks._entry_ptr.134 = internal global ptr @vega20_enable_dpm_tasks._entry.133, section ".printk_index", align 4
@.str.135 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"[GetPptLimit] get default PPT limit failed!\00", [52 x i8] zeroinitializer }, align 32
@vega20_set_allowed_featuresmask._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_allowed_featuresmask = private unnamed_addr constant [32 x i8] c"vega20_set_allowed_featuresmask\00", align 1
@vega20_set_allowed_featuresmask._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_allowed_featuresmask, ptr @.str.2, i32 937, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_allowed_featuresmask._entry_ptr = internal global ptr @vega20_set_allowed_featuresmask._entry, section ".printk_index", align 4
@.str.136 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"[SetAllowedFeaturesMask] Attempt to set allowed features mask(high) failed!\00", [52 x i8] zeroinitializer }, align 32
@vega20_set_allowed_featuresmask._rs.137 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_allowed_featuresmask._entry.138 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_allowed_featuresmask, ptr @.str.2, i32 943, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_allowed_featuresmask._entry_ptr.139 = internal global ptr @vega20_set_allowed_featuresmask._entry.138, section ".printk_index", align 4
@.str.140 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"[SetAllowedFeaturesMask] Attempt to set allowed features mask (low) failed!\00", [52 x i8] zeroinitializer }, align 32
@vega20_init_smc_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_init_smc_table = private unnamed_addr constant [22 x i8] c"vega20_init_smc_table\00", align 1
@vega20_init_smc_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_smc_table, ptr @.str.2, i32 793, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_smc_table._entry_ptr = internal global ptr @vega20_init_smc_table._entry, section ".printk_index", align 4
@.str.141 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"[InitSMCTable] Failed to get vbios bootup values!\00", [46 x i8] zeroinitializer }, align 32
@vega20_init_smc_table._rs.142 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_smc_table._entry.143 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_smc_table, ptr @.str.2, i32 819, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_smc_table._entry_ptr.144 = internal global ptr @vega20_init_smc_table._entry.143, section ".printk_index", align 4
@.str.145 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"[InitSMCTable] Failed to upload PPtable!\00", [55 x i8] zeroinitializer }, align 32
@vega20_enable_all_smu_features._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_enable_all_smu_features = private unnamed_addr constant [31 x i8] c"vega20_enable_all_smu_features\00", align 1
@vega20_enable_all_smu_features._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_all_smu_features, ptr @.str.2, i32 971, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_all_smu_features._entry_ptr = internal global ptr @vega20_enable_all_smu_features._entry, section ".printk_index", align 4
@.str.146 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"[EnableAllSMUFeatures] Failed to enable all smu features!\00", [38 x i8] zeroinitializer }, align 32
@vega20_enable_all_smu_features._rs.147 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_all_smu_features._entry.148 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_all_smu_features, ptr @.str.2, i32 976, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_all_smu_features._entry_ptr.149 = internal global ptr @vega20_enable_all_smu_features._entry.148, section ".printk_index", align 4
@.str.150 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"[EnableAllSmuFeatures] Failed to get enabled smc features!\00", [37 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_override_pcie_parameters = private unnamed_addr constant [32 x i8] c"vega20_override_pcie_parameters\00", align 1
@vega20_override_pcie_parameters._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_override_pcie_parameters, ptr @.str.2, i32 880, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._entry_ptr = internal global ptr @vega20_override_pcie_parameters._entry, section ".printk_index", align 4
@.str.151 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"[OverridePcieParameters] Attempt to override pcie params failed!\00", [63 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._rs.152 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._entry.153 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_override_pcie_parameters, ptr @.str.2, i32 897, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._entry_ptr.154 = internal global ptr @vega20_override_pcie_parameters._entry.153, section ".printk_index", align 4
@vega20_override_pcie_parameters._rs.155 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._entry.156 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_override_pcie_parameters, ptr @.str.2, i32 907, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_override_pcie_parameters._entry_ptr.157 = internal global ptr @vega20_override_pcie_parameters._entry.156, section ".printk_index", align 4
@.str.158 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Attempt to Disable DPM LINK Failed!\00", [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_setup_default_dpm_tables = private unnamed_addr constant [32 x i8] c"vega20_setup_default_dpm_tables\00", align 1
@vega20_setup_default_dpm_tables._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 648, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr = internal global ptr @vega20_setup_default_dpm_tables._entry, section ".printk_index", align 4
@.str.159 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[SetupDefaultDpmTable] failed to get socclk dpm levels!\00", [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.160 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.161 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 675, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.162 = internal global ptr @vega20_setup_default_dpm_tables._entry.161, section ".printk_index", align 4
@.str.163 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetupDefaultDpmTable] failed to get eclk dpm levels!\00", [42 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.164 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.165 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 688, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.166 = internal global ptr @vega20_setup_default_dpm_tables._entry.165, section ".printk_index", align 4
@.str.167 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetupDefaultDpmTable] failed to get vclk dpm levels!\00", [42 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.168 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.169 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 701, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.170 = internal global ptr @vega20_setup_default_dpm_tables._entry.169, section ".printk_index", align 4
@.str.171 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetupDefaultDpmTable] failed to get dclk dpm levels!\00", [42 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.172 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.173 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 714, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.174 = internal global ptr @vega20_setup_default_dpm_tables._entry.173, section ".printk_index", align 4
@.str.175 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"[SetupDefaultDpmTable] failed to get dcefclk dpm levels!\00", [39 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.176 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.177 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 727, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.178 = internal global ptr @vega20_setup_default_dpm_tables._entry.177, section ".printk_index", align 4
@.str.179 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[SetupDefaultDpmTable] failed to get pixclk dpm levels!\00", [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.180 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.181 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 738, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.182 = internal global ptr @vega20_setup_default_dpm_tables._entry.181, section ".printk_index", align 4
@.str.183 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"[SetupDefaultDpmTable] failed to get dispclk dpm levels!\00", [39 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.184 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.185 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 749, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.186 = internal global ptr @vega20_setup_default_dpm_tables._entry.185, section ".printk_index", align 4
@.str.187 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[SetupDefaultDpmTable] failed to get phyclk dpm levels!\00", [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._rs.188 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry.189 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_default_dpm_tables, ptr @.str.2, i32 760, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_default_dpm_tables._entry_ptr.190 = internal global ptr @vega20_setup_default_dpm_tables._entry.189, section ".printk_index", align 4
@.str.191 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetupDefaultDpmTable] failed to get fclk dpm levels!\00", [42 x i8] zeroinitializer }, align 32
@vega20_setup_single_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_setup_single_dpm_table = private unnamed_addr constant [30 x i8] c"vega20_setup_single_dpm_table\00", align 1
@vega20_setup_single_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_single_dpm_table, ptr @.str.2, i32 567, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_single_dpm_table._entry_ptr = internal global ptr @vega20_setup_single_dpm_table._entry, section ".printk_index", align 4
@.str.192 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"[SetupSingleDpmTable] failed to get clk levels!\00", [48 x i8] zeroinitializer }, align 32
@vega20_setup_single_dpm_table._rs.193 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_setup_single_dpm_table._entry.194 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_single_dpm_table, ptr @.str.2, i32 575, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_single_dpm_table._entry_ptr.195 = internal global ptr @vega20_setup_single_dpm_table._entry.194, section ".printk_index", align 4
@.str.196 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"[SetupSingleDpmTable] failed to get clk of specific level!\00", [37 x i8] zeroinitializer }, align 32
@vega20_get_number_of_dpm_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_number_of_dpm_level = private unnamed_addr constant [31 x i8] c"vega20_get_number_of_dpm_level\00", align 1
@vega20_get_number_of_dpm_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_number_of_dpm_level, ptr @.str.2, i32 537, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_number_of_dpm_level._entry_ptr = internal global ptr @vega20_get_number_of_dpm_level._entry, section ".printk_index", align 4
@.str.197 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"[GetNumOfDpmLevel] failed to get dpm levels!\00", [51 x i8] zeroinitializer }, align 32
@vega20_get_dpm_frequency_by_index._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_dpm_frequency_by_index = private unnamed_addr constant [34 x i8] c"vega20_get_dpm_frequency_by_index\00", align 1
@vega20_get_dpm_frequency_by_index._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_dpm_frequency_by_index, ptr @.str.2, i32 553, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_dpm_frequency_by_index._entry_ptr = internal global ptr @vega20_get_dpm_frequency_by_index._entry, section ".printk_index", align 4
@.str.198 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"[GetDpmFreqByIndex] failed to get dpm freq by index!\00", [43 x i8] zeroinitializer }, align 32
@vega20_setup_gfxclk_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_setup_gfxclk_dpm_table = private unnamed_addr constant [30 x i8] c"vega20_setup_gfxclk_dpm_table\00", align 1
@vega20_setup_gfxclk_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_gfxclk_dpm_table, ptr @.str.2, i32 595, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_gfxclk_dpm_table._entry_ptr = internal global ptr @vega20_setup_gfxclk_dpm_table._entry, section ".printk_index", align 4
@.str.199 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[SetupDefaultDpmTable] failed to get gfxclk dpm levels!\00", [40 x i8] zeroinitializer }, align 32
@vega20_setup_memclk_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_setup_memclk_dpm_table = private unnamed_addr constant [30 x i8] c"vega20_setup_memclk_dpm_table\00", align 1
@vega20_setup_memclk_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_setup_memclk_dpm_table, ptr @.str.2, i32 616, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_setup_memclk_dpm_table._entry_ptr = internal global ptr @vega20_setup_memclk_dpm_table._entry, section ".printk_index", align 4
@.str.200 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[SetupDefaultDpmTable] failed to get memclk dpm levels!\00", [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_init_max_sustainable_clocks = private unnamed_addr constant [35 x i8] c"vega20_init_max_sustainable_clocks\00", align 1
@vega20_init_max_sustainable_clocks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1625, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr = internal global ptr @vega20_init_max_sustainable_clocks._entry, section ".printk_index", align 4
@.str.201 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"[InitMaxSustainableClocks] failed to get max UCLK from SMC!\00", [36 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs.202 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry.203 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1632, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr.204 = internal global ptr @vega20_init_max_sustainable_clocks._entry.203, section ".printk_index", align 4
@.str.205 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[InitMaxSustainableClocks] failed to get max SOCCLK from SMC!\00", [34 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs.206 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry.207 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1639, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr.208 = internal global ptr @vega20_init_max_sustainable_clocks._entry.207, section ".printk_index", align 4
@.str.209 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"[InitMaxSustainableClocks] failed to get max DCEFCLK from SMC!\00", [33 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs.210 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry.211 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1644, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr.212 = internal global ptr @vega20_init_max_sustainable_clocks._entry.211, section ".printk_index", align 4
@.str.213 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"[InitMaxSustainableClocks] failed to get max DISPCLK from SMC!\00", [33 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs.214 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry.215 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1649, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr.216 = internal global ptr @vega20_init_max_sustainable_clocks._entry.215, section ".printk_index", align 4
@.str.217 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[InitMaxSustainableClocks] failed to get max PHYCLK from SMC!\00", [34 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._rs.218 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry.219 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_init_max_sustainable_clocks, ptr @.str.2, i32 1654, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_init_max_sustainable_clocks._entry_ptr.220 = internal global ptr @vega20_init_max_sustainable_clocks._entry.219, section ".printk_index", align 4
@.str.221 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[InitMaxSustainableClocks] failed to get max PIXCLK from SMC!\00", [34 x i8] zeroinitializer }, align 32
@vega20_get_max_sustainable_clock._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_max_sustainable_clock = private unnamed_addr constant [33 x i8] c"vega20_get_max_sustainable_clock\00", align 1
@vega20_get_max_sustainable_clock._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_max_sustainable_clock, ptr @.str.2, i32 1590, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_max_sustainable_clock._entry_ptr = internal global ptr @vega20_get_max_sustainable_clock._entry, section ".printk_index", align 4
@.str.222 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[GetMaxSustainableClock] Failed to get max DC clock from SMC!\00", [34 x i8] zeroinitializer }, align 32
@vega20_get_max_sustainable_clock._rs.223 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_get_max_sustainable_clock._entry.224 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_max_sustainable_clock, ptr @.str.2, i32 1599, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_max_sustainable_clock._entry_ptr.225 = internal global ptr @vega20_get_max_sustainable_clock._entry.224, section ".printk_index", align 4
@.str.226 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[GetMaxSustainableClock] failed to get max AC clock from SMC!\00", [34 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_od8_initialize_default_settings = private unnamed_addr constant [39 x i8] c"vega20_od8_initialize_default_settings\00", align 1
@vega20_od8_initialize_default_settings._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_initialize_default_settings, ptr @.str.2, i32 1257, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry_ptr = internal global ptr @vega20_od8_initialize_default_settings._entry, section ".printk_index", align 4
@.str.227 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to export over drive table!\00", [61 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._rs.228 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry.229 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_initialize_default_settings, ptr @.str.2, i32 1288, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry_ptr.230 = internal global ptr @vega20_od8_initialize_default_settings._entry.229, section ".printk_index", align 4
@.str.231 = internal constant { [85 x i8], [43 x i8] } { [85 x i8] c"[PhwVega20_OD8_InitializeDefaultSettings] Failed to get Base clock voltage from SMU!\00", [43 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._rs.232 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry.233 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_initialize_default_settings, ptr @.str.2, i32 1296, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry_ptr.234 = internal global ptr @vega20_od8_initialize_default_settings._entry.233, section ".printk_index", align 4
@vega20_od8_initialize_default_settings._rs.235 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry.236 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_initialize_default_settings, ptr @.str.2, i32 1304, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry_ptr.237 = internal global ptr @vega20_od8_initialize_default_settings._entry.236, section ".printk_index", align 4
@vega20_od8_initialize_default_settings._rs.238 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry.239 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_initialize_default_settings, ptr @.str.2, i32 1385, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_initialize_default_settings._entry_ptr.240 = internal global ptr @vega20_od8_initialize_default_settings._entry.239, section ".printk_index", align 4
@.str.241 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to import over drive table!\00", [61 x i8] zeroinitializer }, align 32
@vega20_od8_get_gfx_clock_base_voltage._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_od8_get_gfx_clock_base_voltage = private unnamed_addr constant [38 x i8] c"vega20_od8_get_gfx_clock_base_voltage\00", align 1
@vega20_od8_get_gfx_clock_base_voltage._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_get_gfx_clock_base_voltage, ptr @.str.2, i32 1230, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_get_gfx_clock_base_voltage._entry_ptr = internal global ptr @vega20_od8_get_gfx_clock_base_voltage._entry, section ".printk_index", align 4
@.str.242 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"[GetBaseVoltage] failed to get GFXCLK AVFS voltage from SMU!\00", [35 x i8] zeroinitializer }, align 32
@vega20_disable_dpm_tasks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_disable_dpm_tasks = private unnamed_addr constant [25 x i8] c"vega20_disable_dpm_tasks\00", align 1
@vega20_disable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_disable_dpm_tasks, ptr @.str.2, i32 3928, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_disable_dpm_tasks._entry_ptr = internal global ptr @vega20_disable_dpm_tasks._entry, section ".printk_index", align 4
@.str.243 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[DisableDpmTasks] Failed to disable all smu features!\00", [42 x i8] zeroinitializer }, align 32
@vega20_disable_all_smu_features._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_disable_all_smu_features = private unnamed_addr constant [32 x i8] c"vega20_disable_all_smu_features\00", align 1
@vega20_disable_all_smu_features._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_disable_all_smu_features, ptr @.str.2, i32 1029, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_disable_all_smu_features._entry_ptr = internal global ptr @vega20_disable_all_smu_features._entry, section ".printk_index", align 4
@.str.244 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"[DisableAllSMUFeatures] Failed to disable all smu features!\00", [36 x i8] zeroinitializer }, align 32
@vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug343 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.246, ptr @.str.2, ptr @.str.247, i8 1, i8 -8, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.245 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"amdgpu\00", [25 x i8] zeroinitializer }, align 32
@.str.246 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vega20_enable_disable_vce_dpm\00", [34 x i8] zeroinitializer }, align 32
@.str.247 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[EnableDisableVCEDPM] feature VCE DPM already enabled!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.248 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"amdgpu: [powerplay] [EnableDisableVCEDPM] feature VCE DPM already enabled!\0A\00", [52 x i8] zeroinitializer }, align 32
@vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug344 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.246, ptr @.str.2, ptr @.str.249, i8 1, i8 -8, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.249 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"[EnableDisableVCEDPM] feature VCE DPM already disabled!\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.250 = internal constant { [77 x i8], [51 x i8] } { [77 x i8] c"amdgpu: [powerplay] [EnableDisableVCEDPM] feature VCE DPM already disabled!\0A\00", [51 x i8] zeroinitializer }, align 32
@vega20_enable_disable_vce_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_disable_vce_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.246, ptr @.str.2, i32 2026, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_disable_vce_dpm._entry_ptr = internal global ptr @vega20_enable_disable_vce_dpm._entry, section ".printk_index", align 4
@.str.251 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable/Disable DPM VCE Failed!\00", [54 x i8] zeroinitializer }, align 32
@vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug347 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.252, ptr @.str.2, ptr @.str.253, i8 3, i8 -105, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.252 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vega20_enable_disable_uvd_dpm\00", [34 x i8] zeroinitializer }, align 32
@.str.253 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"[EnableDisableUVDDPM] feature DPM UVD already enabled!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.254 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"amdgpu: [powerplay] [EnableDisableUVDDPM] feature DPM UVD already enabled!\0A\00", [52 x i8] zeroinitializer }, align 32
@vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug348 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.252, ptr @.str.2, ptr @.str.255, i8 3, i8 -105, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.255 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"[EnableDisableUVDDPM] feature DPM UVD already disabled!\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.256 = internal constant { [77 x i8], [51 x i8] } { [77 x i8] c"amdgpu: [powerplay] [EnableDisableUVDDPM] feature DPM UVD already disabled!\0A\00", [51 x i8] zeroinitializer }, align 32
@vega20_enable_disable_uvd_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_enable_disable_uvd_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.252, ptr @.str.2, i32 3686, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_disable_uvd_dpm._entry_ptr = internal global ptr @vega20_enable_disable_uvd_dpm._entry, section ".printk_index", align 4
@.str.257 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"[EnableDisableUVDDPM] Attempt to Enable/Disable DPM UVD Failed!\00", [32 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_dpm_get_mclk = private unnamed_addr constant [20 x i8] c"vega20_dpm_get_mclk\00", align 1
@vega20_dpm_get_mclk._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_mclk, ptr @.str.2, i32 2094, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._entry_ptr = internal global ptr @vega20_dpm_get_mclk._entry, section ".printk_index", align 4
@.str.258 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"[MemMclks]: memclk dpm not enabled!\0A\00", [59 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._rs.259 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._entry.260 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_mclk, ptr @.str.2, i32 2100, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._entry_ptr.261 = internal global ptr @vega20_dpm_get_mclk._entry.260, section ".printk_index", align 4
@.str.262 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"[GetMclks]: fail to get min PPCLK_UCLK\0A\00", [56 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._rs.263 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._entry.264 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_mclk, ptr @.str.2, i32 2105, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_mclk._entry_ptr.265 = internal global ptr @vega20_dpm_get_mclk._entry.264, section ".printk_index", align 4
@.str.266 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"[GetMclks]: fail to get max PPCLK_UCLK\0A\00", [56 x i8] zeroinitializer }, align 32
@vega20_get_clock_ranges._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_clock_ranges = private unnamed_addr constant [24 x i8] c"vega20_get_clock_ranges\00", align 1
@vega20_get_clock_ranges._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_clock_ranges, ptr @.str.2, i32 2046, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_clock_ranges._entry_ptr = internal global ptr @vega20_get_clock_ranges._entry, section ".printk_index", align 4
@.str.267 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"[GetClockRanges] Failed to get max clock from SMC!\00", [45 x i8] zeroinitializer }, align 32
@vega20_get_clock_ranges._rs.268 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_get_clock_ranges._entry.269 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_clock_ranges, ptr @.str.2, i32 2053, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_clock_ranges._entry_ptr.270 = internal global ptr @vega20_get_clock_ranges._entry.269, section ".printk_index", align 4
@.str.271 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"[GetClockRanges] Failed to get min clock from SMC!\00", [45 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_dpm_get_sclk = private unnamed_addr constant [20 x i8] c"vega20_dpm_get_sclk\00", align 1
@vega20_dpm_get_sclk._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_sclk, ptr @.str.2, i32 2068, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._entry_ptr = internal global ptr @vega20_dpm_get_sclk._entry, section ".printk_index", align 4
@.str.272 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"[GetSclks]: gfxclk dpm not enabled!\0A\00", [59 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._rs.273 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._entry.274 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_sclk, ptr @.str.2, i32 2074, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._entry_ptr.275 = internal global ptr @vega20_dpm_get_sclk._entry.274, section ".printk_index", align 4
@.str.276 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"[GetSclks]: fail to get min PPCLK_GFXCLK\0A\00", [54 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._rs.277 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._entry.278 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_dpm_get_sclk, ptr @.str.2, i32 2079, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_dpm_get_sclk._entry_ptr.279 = internal global ptr @vega20_dpm_get_sclk._entry.278, section ".printk_index", align 4
@.str.280 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"[GetSclks]: fail to get max PPCLK_GFXCLK\0A\00", [54 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_notify_smc_display_config_after_ps_adjustment = private unnamed_addr constant [53 x i8] c"vega20_notify_smc_display_config_after_ps_adjustment\00", align 1
@vega20_notify_smc_display_config_after_ps_adjustment._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_notify_smc_display_config_after_ps_adjustment, ptr @.str.2, i32 2360, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr = internal global ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry, section ".printk_index", align 4
@.str.281 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Attempt to set divider for DCEFCLK Failed!\00", [53 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._entry.282 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.283, ptr @__func__.vega20_notify_smc_display_config_after_ps_adjustment, ptr @.str.2, i32 2362, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.283 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\016amdgpu: [powerplay] Attempt to set Hard Min for DCEFCLK Failed!\00", [62 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.284 = internal global ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.282, section ".printk_index", align 4
@vega20_notify_smc_display_config_after_ps_adjustment._rs.285 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._entry.286 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_notify_smc_display_config_after_ps_adjustment, ptr @.str.2, i32 2373, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.287 = internal global ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.286, section ".printk_index", align 4
@.str.288 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"[SetHardMinFreq] Set hard min uclk failed!\00", [53 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_uclk_to_highest_dpm_level = private unnamed_addr constant [37 x i8] c"vega20_set_uclk_to_highest_dpm_level\00", align 1
@vega20_set_uclk_to_highest_dpm_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_uclk_to_highest_dpm_level, ptr @.str.2, i32 3580, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._entry_ptr = internal global ptr @vega20_set_uclk_to_highest_dpm_level._entry, section ".printk_index", align 4
@.str.289 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"[SetUclkToHightestDpmLevel] Dpm table has no entry!\00", [44 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._rs.290 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._entry.291 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_uclk_to_highest_dpm_level, ptr @.str.2, i32 3583, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._entry_ptr.292 = internal global ptr @vega20_set_uclk_to_highest_dpm_level._entry.291, section ".printk_index", align 4
@.str.293 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"[SetUclkToHightestDpmLevel] Dpm table has too many entries!\00", [36 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._rs.294 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._entry.295 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_uclk_to_highest_dpm_level, ptr @.str.2, i32 3591, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_uclk_to_highest_dpm_level._entry_ptr.296 = internal global ptr @vega20_set_uclk_to_highest_dpm_level._entry.295, section ".printk_index", align 4
@.str.297 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetUclkToHightestDpmLevel] Set hard min uclk failed!\00", [42 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_fclk_to_highest_dpm_level = private unnamed_addr constant [37 x i8] c"vega20_set_fclk_to_highest_dpm_level\00", align 1
@vega20_set_fclk_to_highest_dpm_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_fclk_to_highest_dpm_level, ptr @.str.2, i32 3606, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._entry_ptr = internal global ptr @vega20_set_fclk_to_highest_dpm_level._entry, section ".printk_index", align 4
@.str.298 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"[SetFclkToHightestDpmLevel] Dpm table has no entry!\00", [44 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._rs.299 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._entry.300 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_fclk_to_highest_dpm_level, ptr @.str.2, i32 3609, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._entry_ptr.301 = internal global ptr @vega20_set_fclk_to_highest_dpm_level._entry.300, section ".printk_index", align 4
@.str.302 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"[SetFclkToHightestDpmLevel] Dpm table has too many entries!\00", [36 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._rs.303 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._entry.304 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_fclk_to_highest_dpm_level, ptr @.str.2, i32 3617, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_fclk_to_highest_dpm_level._entry_ptr.305 = internal global ptr @vega20_set_fclk_to_highest_dpm_level._entry.304, section ".printk_index", align 4
@.str.306 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[SetFclkToHightestDpmLevel] Set soft min fclk failed!\00", [42 x i8] zeroinitializer }, align 32
@vega20_display_configuration_changed_task._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_display_configuration_changed_task = private unnamed_addr constant [42 x i8] c"vega20_display_configuration_changed_task\00", align 1
@vega20_display_configuration_changed_task._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_display_configuration_changed_task, ptr @.str.2, i32 3651, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_display_configuration_changed_task._entry_ptr = internal global ptr @vega20_display_configuration_changed_task._entry, section ".printk_index", align 4
@.str.307 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to update WMTABLE!\00", [38 x i8] zeroinitializer }, align 32
@vega20_display_clock_voltage_request._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.308, ptr @.str.309, ptr @.str.2, i32 2311, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.308 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"\016amdgpu: [powerplay] [DisplayClockVoltageRequest]Invalid Clock Type!\00", [58 x i8] zeroinitializer }, align 32
@.str.309 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"vega20_display_clock_voltage_request\00", [59 x i8] zeroinitializer }, align 32
@vega20_display_clock_voltage_request._entry_ptr = internal global ptr @vega20_display_clock_voltage_request._entry, section ".printk_index", align 4
@vega20_power_off_asic._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_power_off_asic = private unnamed_addr constant [22 x i8] c"vega20_power_off_asic\00", align 1
@vega20_power_off_asic._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_power_off_asic, ptr @.str.2, i32 3941, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_power_off_asic._entry_ptr = internal global ptr @vega20_power_off_asic._entry, section ".printk_index", align 4
@.str.310 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"[PowerOffAsic] Failed to disable DPM!\00", [58 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.311, ptr @.str.312, ptr @.str.2, i32 2569, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.311 = internal constant { [71 x i8], [57 x i8] } { [71 x i8] c"\013amdgpu: [powerplay] Clock level specified %d is over max allowed %d\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.312 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"vega20_force_clock_level\00", [39 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr = internal global ptr @vega20_force_clock_level._entry, section ".printk_index", align 4
@vega20_force_clock_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.313 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2581, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.314 = internal global ptr @vega20_force_clock_level._entry.313, section ".printk_index", align 4
@.str.315 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Failed to upload boot level to lowest!\00", [57 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._rs.316 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.317 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2586, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.318 = internal global ptr @vega20_force_clock_level._entry.317, section ".printk_index", align 4
@vega20_force_clock_level._entry.319 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.311, ptr @.str.312, ptr @.str.2, i32 2596, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.320 = internal global ptr @vega20_force_clock_level._entry.319, section ".printk_index", align 4
@vega20_force_clock_level._rs.321 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.322 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2608, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.323 = internal global ptr @vega20_force_clock_level._entry.322, section ".printk_index", align 4
@vega20_force_clock_level._rs.324 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.325 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2613, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.326 = internal global ptr @vega20_force_clock_level._entry.325, section ".printk_index", align 4
@vega20_force_clock_level._entry.327 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.311, ptr @.str.312, ptr @.str.2, i32 2624, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.328 = internal global ptr @vega20_force_clock_level._entry.327, section ".printk_index", align 4
@vega20_force_clock_level._rs.329 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.330 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2636, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.331 = internal global ptr @vega20_force_clock_level._entry.330, section ".printk_index", align 4
@vega20_force_clock_level._rs.332 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.333 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2641, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.334 = internal global ptr @vega20_force_clock_level._entry.333, section ".printk_index", align 4
@vega20_force_clock_level._entry.335 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.311, ptr @.str.312, ptr @.str.2, i32 2652, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.336 = internal global ptr @vega20_force_clock_level._entry.335, section ".printk_index", align 4
@vega20_force_clock_level._rs.337 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.338 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2664, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.339 = internal global ptr @vega20_force_clock_level._entry.338, section ".printk_index", align 4
@vega20_force_clock_level._rs.340 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.341 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2669, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.342 = internal global ptr @vega20_force_clock_level._entry.341, section ".printk_index", align 4
@vega20_force_clock_level._entry.343 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.311, ptr @.str.312, ptr @.str.2, i32 2679, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.344 = internal global ptr @vega20_force_clock_level._entry.343, section ".printk_index", align 4
@vega20_force_clock_level._rs.345 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.346 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2689, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.347 = internal global ptr @vega20_force_clock_level._entry.346, section ".printk_index", align 4
@vega20_force_clock_level._rs.348 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry.349 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.312, ptr @.str.2, i32 2707, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_force_clock_level._entry_ptr.350 = internal global ptr @vega20_force_clock_level._entry.349, section ".printk_index", align 4
@.str.351 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to set min link dpm level!\00", [62 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_print_clock_levels = private unnamed_addr constant [26 x i8] c"vega20_print_clock_levels\00", align 1
@vega20_print_clock_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_print_clock_levels, ptr @.str.2, i32 3374, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry_ptr = internal global ptr @vega20_print_clock_levels._entry, section ".printk_index", align 4
@.str.352 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Attempt to get current gfx clk Failed!\00", [57 x i8] zeroinitializer }, align 32
@.str.353 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"0: %uMhz * (DPM disabled)\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.354 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"%d: %uMhz %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.355 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"*\00", [30 x i8] zeroinitializer }, align 32
@.str.356 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@vega20_print_clock_levels._rs.357 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry.358 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_print_clock_levels, ptr @.str.2, i32 3392, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry_ptr.359 = internal global ptr @vega20_print_clock_levels._entry.358, section ".printk_index", align 4
@.str.360 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Attempt to get current mclk freq Failed!\00", [55 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._rs.361 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry.362 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_print_clock_levels, ptr @.str.2, i32 3410, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry_ptr.363 = internal global ptr @vega20_print_clock_levels._entry.362, section ".printk_index", align 4
@.str.364 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Attempt to get current socclk freq Failed!\00", [53 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._rs.365 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry.366 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_print_clock_levels, ptr @.str.2, i32 3428, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry_ptr.367 = internal global ptr @vega20_print_clock_levels._entry.366, section ".printk_index", align 4
@.str.368 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Attempt to get current fclk freq Failed!\00", [55 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._rs.369 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry.370 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_print_clock_levels, ptr @.str.2, i32 3440, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_print_clock_levels._entry_ptr.371 = internal global ptr @vega20_print_clock_levels._entry.370, section ".printk_index", align 4
@.str.372 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Attempt to get current dcefclk freq Failed!\00", [52 x i8] zeroinitializer }, align 32
@.str.373 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"%d: %s %s %dMhz %s\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.374 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"2.5GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.375 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"5.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.376 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"8.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.377 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"16.0GT/s,\00", [22 x i8] zeroinitializer }, align 32
@.str.378 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x1\00", [29 x i8] zeroinitializer }, align 32
@.str.379 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x2\00", [29 x i8] zeroinitializer }, align 32
@.str.380 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x4\00", [29 x i8] zeroinitializer }, align 32
@.str.381 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x8\00", [29 x i8] zeroinitializer }, align 32
@.str.382 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x12\00", [28 x i8] zeroinitializer }, align 32
@.str.383 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x16\00", [28 x i8] zeroinitializer }, align 32
@.str.384 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"%s:\0A\00", [27 x i8] zeroinitializer }, align 32
@.str.385 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_SCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.386 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"0: %10uMhz\0A\00", [20 x i8] zeroinitializer }, align 32
@.str.387 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"1: %10uMhz\0A\00", [20 x i8] zeroinitializer }, align 32
@.str.388 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_MCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.389 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"OD_VDDC_CURVE\00", [18 x i8] zeroinitializer }, align 32
@.str.390 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"0: %10uMhz %10dmV\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.391 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"1: %10uMhz %10dmV\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.392 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"2: %10uMhz %10dmV\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.393 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"OD_RANGE\00", [23 x i8] zeroinitializer }, align 32
@.str.394 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"SCLK: %7uMhz %10uMhz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.395 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"MCLK: %7uMhz %10uMhz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.396 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"VDDC_CURVE_SCLK[0]: %7uMhz %10uMhz\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.397 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"VDDC_CURVE_VOLT[0]: %7dmV %11dmV\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.398 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"VDDC_CURVE_SCLK[1]: %7uMhz %10uMhz\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.399 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"VDDC_CURVE_VOLT[1]: %7dmV %11dmV\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.400 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"VDDC_CURVE_SCLK[2]: %7uMhz %10uMhz\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.401 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"VDDC_CURVE_VOLT[2]: %7dmV %11dmV\0A\00", [62 x i8] zeroinitializer }, align 32
@vega20_get_current_clk_freq._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_current_clk_freq = private unnamed_addr constant [28 x i8] c"vega20_get_current_clk_freq\00", align 1
@vega20_get_current_clk_freq._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_current_clk_freq, ptr @.str.2, i32 2169, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_current_clk_freq._entry_ptr = internal global ptr @vega20_get_current_clk_freq._entry, section ".printk_index", align 4
@.str.402 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"[GetCurrentClkFreq] Attempt to get Current Frequency Failed!\00", [35 x i8] zeroinitializer }, align 32
@vega20_set_sclk_od._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_sclk_od = private unnamed_addr constant [19 x i8] c"vega20_set_sclk_od\00", align 1
@vega20_set_sclk_od._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_sclk_od, ptr @.str.2, i32 1501, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_sclk_od._entry_ptr = internal global ptr @vega20_set_sclk_od._entry, section ".printk_index", align 4
@.str.403 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"[SetSclkOD] failed to set od gfxclk!\00", [59 x i8] zeroinitializer }, align 32
@vega20_set_sclk_od._rs.404 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_sclk_od._entry.405 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_sclk_od, ptr @.str.2, i32 1507, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_sclk_od._entry_ptr.406 = internal global ptr @vega20_set_sclk_od._entry.405, section ".printk_index", align 4
@.str.407 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"[SetSclkOD] failed to refresh gfxclk table!\00", [52 x i8] zeroinitializer }, align 32
@vega20_od8_set_settings._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_od8_set_settings = private unnamed_addr constant [24 x i8] c"vega20_od8_set_settings\00", align 1
@vega20_od8_set_settings._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_set_settings, ptr @.str.2, i32 1404, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_set_settings._entry_ptr = internal global ptr @vega20_od8_set_settings._entry, section ".printk_index", align 4
@vega20_od8_set_settings._rs.408 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_od8_set_settings._entry.409 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_od8_set_settings, ptr @.str.2, i32 1461, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_od8_set_settings._entry_ptr.410 = internal global ptr @vega20_od8_set_settings._entry.409, section ".printk_index", align 4
@vega20_set_mclk_od._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_mclk_od = private unnamed_addr constant [19 x i8] c"vega20_set_mclk_od\00", align 1
@vega20_set_mclk_od._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_mclk_od, ptr @.str.2, i32 1547, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_mclk_od._entry_ptr = internal global ptr @vega20_set_mclk_od._entry, section ".printk_index", align 4
@.str.411 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"[SetMclkOD] failed to set od memclk!\00", [59 x i8] zeroinitializer }, align 32
@vega20_set_mclk_od._rs.412 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_mclk_od._entry.413 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_mclk_od, ptr @.str.2, i32 1553, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_mclk_od._entry_ptr.414 = internal global ptr @vega20_set_mclk_od._entry.413, section ".printk_index", align 4
@.str.415 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"[SetMclkOD] failed to refresh memclk table!\00", [52 x i8] zeroinitializer }, align 32
@jiffies = external dso_local global i32, section ".data..cacheline_aligned", align 128
@vega20_get_metrics_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.416, ptr @.str.417, ptr @.str.2, i32 2127, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.416 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"\016amdgpu: [powerplay] Failed to export SMU metrics table!\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.417 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"vega20_get_metrics_table\00", [39 x i8] zeroinitializer }, align 32
@vega20_get_metrics_table._entry_ptr = internal global ptr @vega20_get_metrics_table._entry, section ".printk_index", align 4
@vega20_get_current_activity_percent._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.418, ptr @.str.419, ptr @.str.2, i32 2195, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.418 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\013amdgpu: [powerplay] Invalid index for retrieving clock activity\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.419 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"vega20_get_current_activity_percent\00", [60 x i8] zeroinitializer }, align 32
@vega20_get_current_activity_percent._entry_ptr = internal global ptr @vega20_get_current_activity_percent._entry, section ".printk_index", align 4
@SMU7ThermalWithDelayPolicy = internal constant { [2 x %struct.PP_TemperatureRange], [56 x i8] } { [2 x %struct.PP_TemperatureRange] [%struct.PP_TemperatureRange { i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000 }, %struct.PP_TemperatureRange { i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000 }], [56 x i8] zeroinitializer }, align 32
@.str.420 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"PROFILE_INDEX(NAME)\00", [44 x i8] zeroinitializer }, align 32
@.str.421 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"CLOCK_TYPE(NAME)\00", [47 x i8] zeroinitializer }, align 32
@.str.422 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"FPS\00", [28 x i8] zeroinitializer }, align 32
@.str.423 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"UseRlcBusy\00", [21 x i8] zeroinitializer }, align 32
@.str.424 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"MinActiveFreqType\00", [46 x i8] zeroinitializer }, align 32
@.str.425 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"MinActiveFreq\00", [18 x i8] zeroinitializer }, align 32
@.str.426 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"BoosterFreqType\00", [16 x i8] zeroinitializer }, align 32
@.str.427 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"BoosterFreq\00", [20 x i8] zeroinitializer }, align 32
@.str.428 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"PD_Data_limit_c\00", [16 x i8] zeroinitializer }, align 32
@.str.429 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"PD_Data_error_coeff\00", [44 x i8] zeroinitializer }, align 32
@.str.430 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"PD_Data_error_rate_coeff\00", [39 x i8] zeroinitializer }, align 32
@.str.431 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"%16s %s %s %s %s %s %s %s %s %s %s\0A\00", [60 x i8] zeroinitializer }, align 32
@vega20_get_power_profile_mode._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_power_profile_mode = private unnamed_addr constant [30 x i8] c"vega20_get_power_profile_mode\00", align 1
@vega20_get_power_profile_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_power_profile_mode, ptr @.str.2, i32 4013, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_power_profile_mode._entry_ptr = internal global ptr @vega20_get_power_profile_mode._entry, section ".printk_index", align 4
@.str.432 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"[GetPowerProfile] Failed to get activity monitor!\00", [46 x i8] zeroinitializer }, align 32
@.str.433 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"%2d %14s%s:\0A\00", [19 x i8] zeroinitializer }, align 32
@amdgpu_pp_profile_name = external dso_local local_unnamed_addr constant [7 x ptr], align 4
@.str.434 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c" \00", [30 x i8] zeroinitializer }, align 32
@.str.435 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"%19s %d(%13s) %7d %7d %7d %7d %7d %7d %7d %7d %7d\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.436 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"GFXCLK\00", [25 x i8] zeroinitializer }, align 32
@.str.437 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"SOCCLK\00", [25 x i8] zeroinitializer }, align 32
@.str.438 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"UCLK\00", [27 x i8] zeroinitializer }, align 32
@.str.439 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"FCLK\00", [27 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.440, ptr @.str.441, ptr @.str.2, i32 4085, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.440 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\013amdgpu: [powerplay] Invalid power profile mode %d\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.441 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vega20_set_power_profile_mode\00", [34 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry_ptr = internal global ptr @vega20_set_power_profile_mode._entry, section ".printk_index", align 4
@vega20_set_power_profile_mode._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry.442 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.441, ptr @.str.2, i32 4102, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry_ptr.443 = internal global ptr @vega20_set_power_profile_mode._entry.442, section ".printk_index", align 4
@.str.444 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"[SetPowerProfile] Failed to get activity monitor!\00", [46 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._rs.445 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry.446 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.441, ptr @.str.2, i32 4164, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_power_profile_mode._entry_ptr.447 = internal global ptr @vega20_set_power_profile_mode._entry.446, section ".printk_index", align 4
@.str.448 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"[SetPowerProfile] Failed to set activity monitor!\00", [46 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_odn_edit_dpm_table = private unnamed_addr constant [26 x i8] c"vega20_odn_edit_dpm_table\00", align 1
@vega20_odn_edit_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 2969, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr = internal global ptr @vega20_odn_edit_dpm_table._entry, section ".printk_index", align 4
@.str.449 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"NULL user input for clock and voltage\00", [58 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry.450 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.451, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 2975, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.451 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"\016amdgpu: [powerplay] Sclk min/max frequency overdrive not supported\0A\00", [58 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.452 = internal global ptr @vega20_odn_edit_dpm_table._entry.450, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.453 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.454, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 2982, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.454 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"\016amdgpu: [powerplay] invalid number of input parameters %d\0A\00", [35 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.455 = internal global ptr @vega20_odn_edit_dpm_table._entry.453, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.456 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.457, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 2990, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.457 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"\016amdgpu: [powerplay] Invalid index %d\0A\00", [56 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.458 = internal global ptr @vega20_odn_edit_dpm_table._entry.456, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.459 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.460, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 2991, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.460 = internal constant { [86 x i8], [42 x i8] } { [86 x i8] c"\016amdgpu: [powerplay] Support min/max sclk frequency setting only which index by 0/1\0A\00", [42 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.461 = internal global ptr @vega20_odn_edit_dpm_table._entry.459, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.462 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.463, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3000, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.463 = internal constant { [75 x i8], [53 x i8] } { [75 x i8] c"\016amdgpu: [powerplay] clock freq %d is not within allowed range [%d - %d]\0A\00", [53 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.464 = internal global ptr @vega20_odn_edit_dpm_table._entry.462, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.465 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.466, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3018, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.466 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\016amdgpu: [powerplay] Mclk max frequency overdrive not supported\0A\00", [62 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.467 = internal global ptr @vega20_odn_edit_dpm_table._entry.465, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.468 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.454, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3025, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.469 = internal global ptr @vega20_odn_edit_dpm_table._entry.468, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.470 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.457, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3033, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.471 = internal global ptr @vega20_odn_edit_dpm_table._entry.470, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.472 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.473, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3034, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.473 = internal constant { [80 x i8], [48 x i8] } { [80 x i8] c"\016amdgpu: [powerplay] Support max Mclk frequency setting only which index by 1\0A\00", [48 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.474 = internal global ptr @vega20_odn_edit_dpm_table._entry.472, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.475 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.463, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3043, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.476 = internal global ptr @vega20_odn_edit_dpm_table._entry.475, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.477 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.478, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3062, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.478 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"\016amdgpu: [powerplay] Voltage curve calibrate not supported\0A\00", [35 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.479 = internal global ptr @vega20_odn_edit_dpm_table._entry.477, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.480 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.454, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3069, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.481 = internal global ptr @vega20_odn_edit_dpm_table._entry.480, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.482 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.483, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3079, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.483 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"\016amdgpu: [powerplay] Setting for point %d is not supported\0A\00", [35 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.484 = internal global ptr @vega20_odn_edit_dpm_table._entry.482, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.485 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.486, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3080, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.486 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"\016amdgpu: [powerplay] Three supported points index by 0, 1, 2\0A\00", [33 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.487 = internal global ptr @vega20_odn_edit_dpm_table._entry.485, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.488 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.463, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3090, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.489 = internal global ptr @vega20_odn_edit_dpm_table._entry.488, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._entry.490 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.491, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3100, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.491 = internal constant { [78 x i8], [50 x i8] } { [78 x i8] c"\016amdgpu: [powerplay] clock voltage %d is not within allowed range [%d - %d]\0A\00", [50 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.492 = internal global ptr @vega20_odn_edit_dpm_table._entry.490, section ".printk_index", align 4
@vega20_odn_edit_dpm_table._rs.493 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry.494 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3130, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.495 = internal global ptr @vega20_odn_edit_dpm_table._entry.494, section ".printk_index", align 4
@.str.496 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to export overdrive table!\00", [62 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._rs.497 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry.498 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_odn_edit_dpm_table, ptr @.str.2, i32 3139, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_odn_edit_dpm_table._entry_ptr.499 = internal global ptr @vega20_odn_edit_dpm_table._entry.498, section ".printk_index", align 4
@.str.500 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to import overdrive table!\00", [62 x i8] zeroinitializer }, align 32
@vega20_enable_mgpu_fan_boost._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_enable_mgpu_fan_boost = private unnamed_addr constant [29 x i8] c"vega20_enable_mgpu_fan_boost\00", align 1
@vega20_enable_mgpu_fan_boost._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_enable_mgpu_fan_boost, ptr @.str.2, i32 1672, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_enable_mgpu_fan_boost._entry_ptr = internal global ptr @vega20_enable_mgpu_fan_boost._entry, section ".printk_index", align 4
@.str.501 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"[EnableMgpuFan] Failed to enable mgpu fan boost!\00", [47 x i8] zeroinitializer }, align 32
@vega20_get_ppfeature_status.ppfeature_name = internal constant { [34 x ptr], [56 x i8] } { [34 x ptr] [ptr @.str.502, ptr @.str.503, ptr @.str.504, ptr @.str.505, ptr @.str.506, ptr @.str.507, ptr @.str.508, ptr @.str.509, ptr @.str.510, ptr @.str.511, ptr @.str.512, ptr @.str.513, ptr @.str.514, ptr @.str.515, ptr @.str.516, ptr @.str.517, ptr @.str.518, ptr @.str.519, ptr @.str.520, ptr @.str.521, ptr @.str.522, ptr @.str.523, ptr @.str.524, ptr @.str.525, ptr @.str.526, ptr @.str.527, ptr @.str.528, ptr @.str.529, ptr @.str.530, ptr @.str.531, ptr @.str.532, ptr @.str.533, ptr @.str.534, ptr @.str.535], [56 x i8] zeroinitializer }, align 32
@.str.502 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"DPM_PREFETCHER\00", [17 x i8] zeroinitializer }, align 32
@.str.503 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"GFXCLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.504 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"UCLK_DPM\00", [23 x i8] zeroinitializer }, align 32
@.str.505 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"SOCCLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.506 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"UVD_DPM\00", [24 x i8] zeroinitializer }, align 32
@.str.507 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"VCE_DPM\00", [24 x i8] zeroinitializer }, align 32
@.str.508 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"ULV\00", [28 x i8] zeroinitializer }, align 32
@.str.509 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"MP0CLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.510 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"LINK_DPM\00", [23 x i8] zeroinitializer }, align 32
@.str.511 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"DCEFCLK_DPM\00", [20 x i8] zeroinitializer }, align 32
@.str.512 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"GFXCLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.513 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"SOCCLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.514 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"LCLK_DS\00", [24 x i8] zeroinitializer }, align 32
@.str.515 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"PPT\00", [28 x i8] zeroinitializer }, align 32
@.str.516 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"TDC\00", [28 x i8] zeroinitializer }, align 32
@.str.517 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"THERMAL\00", [24 x i8] zeroinitializer }, align 32
@.str.518 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"GFX_PER_CU_CG\00", [18 x i8] zeroinitializer }, align 32
@.str.519 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"RM\00", [29 x i8] zeroinitializer }, align 32
@.str.520 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"DCEFCLK_DS\00", [21 x i8] zeroinitializer }, align 32
@.str.521 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"ACDC\00", [27 x i8] zeroinitializer }, align 32
@.str.522 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"VR0HOT\00", [25 x i8] zeroinitializer }, align 32
@.str.523 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"VR1HOT\00", [25 x i8] zeroinitializer }, align 32
@.str.524 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"FW_CTF\00", [25 x i8] zeroinitializer }, align 32
@.str.525 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"LED_DISPLAY\00", [20 x i8] zeroinitializer }, align 32
@.str.526 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"FAN_CONTROL\00", [20 x i8] zeroinitializer }, align 32
@.str.527 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"GFX_EDC\00", [24 x i8] zeroinitializer }, align 32
@.str.528 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"GFXOFF\00", [25 x i8] zeroinitializer }, align 32
@.str.529 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"CG\00", [29 x i8] zeroinitializer }, align 32
@.str.530 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"FCLK_DPM\00", [23 x i8] zeroinitializer }, align 32
@.str.531 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"FCLK_DS\00", [24 x i8] zeroinitializer }, align 32
@.str.532 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"MP1CLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.533 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"MP0CLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.534 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"XGMI\00", [27 x i8] zeroinitializer }, align 32
@.str.535 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"ECC\00", [28 x i8] zeroinitializer }, align 32
@.str.536 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"FEATURES\00", [23 x i8] zeroinitializer }, align 32
@.str.537 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"BITMASK\00", [24 x i8] zeroinitializer }, align 32
@.str.538 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"ENABLEMENT\00", [21 x i8] zeroinitializer }, align 32
@vega20_get_ppfeature_status._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_get_ppfeature_status = private unnamed_addr constant [28 x i8] c"vega20_get_ppfeature_status\00", align 1
@vega20_get_ppfeature_status._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_get_ppfeature_status, ptr @.str.2, i32 3246, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_get_ppfeature_status._entry_ptr = internal global ptr @vega20_get_ppfeature_status._entry, section ".printk_index", align 4
@.str.539 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Current ppfeatures: 0x%016llx\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.540 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"%-19s %-22s %s\0A\00", [16 x i8] zeroinitializer }, align 32
@.str.541 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"%-19s 0x%016llx %6s\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.542 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"Y\00", [30 x i8] zeroinitializer }, align 32
@.str.543 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"N\00", [30 x i8] zeroinitializer }, align 32
@vega20_set_ppfeature_status.__UNIQUE_ID_ddebug345 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.544, ptr @.str.2, ptr @.str.545, i8 3, i8 52, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.544 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vega20_set_ppfeature_status\00", [36 x i8] zeroinitializer }, align 32
@.str.545 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"features_to_disable 0x%llx\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.546 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"amdgpu: [powerplay] features_to_disable 0x%llx\0A\00", [48 x i8] zeroinitializer }, align 32
@vega20_set_ppfeature_status.__UNIQUE_ID_ddebug346 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.245, ptr @.str.544, ptr @.str.2, ptr @.str.547, i8 3, i8 53, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.547 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"features_to_enable 0x%llx\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.548 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: [powerplay] features_to_enable 0x%llx\0A\00", [49 x i8] zeroinitializer }, align 32
@vega20_set_mp1_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_set_mp1_state = private unnamed_addr constant [21 x i8] c"vega20_set_mp1_state\00", align 1
@vega20_set_mp1_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_set_mp1_state, ptr @.str.2, i32 3190, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_set_mp1_state._entry_ptr = internal global ptr @vega20_set_mp1_state._entry, section ".printk_index", align 4
@.str.549 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"[PrepareMp1] Failed!\00", [43 x i8] zeroinitializer }, align 32
@vega20_smu_i2c_bus_access._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega20_smu_i2c_bus_access = private unnamed_addr constant [26 x i8] c"vega20_smu_i2c_bus_access\00", align 1
@vega20_smu_i2c_bus_access._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega20_smu_i2c_bus_access, ptr @.str.2, i32 4252, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega20_smu_i2c_bus_access._entry_ptr = internal global ptr @vega20_smu_i2c_bus_access._entry, section ".printk_index", align 4
@.str.550 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"[SmuI2CAccessBus] Failed to access bus!\00", [56 x i8] zeroinitializer }, align 32
@vega20_set_df_cstate._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.551, ptr @.str.552, ptr @.str.2, i32 4263, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.551 = internal constant { [83 x i8], [45 x i8] } { [83 x i8] c"\013amdgpu: [powerplay] Df cstate control is supported with 40.50 and later SMC fw!\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.552 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"vega20_set_df_cstate\00", [43 x i8] zeroinitializer }, align 32
@vega20_set_df_cstate._entry_ptr = internal global ptr @vega20_set_df_cstate._entry, section ".printk_index", align 4
@vega20_set_df_cstate._entry.553 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.554, ptr @.str.552, ptr @.str.2, i32 4270, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.554 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"\013amdgpu: [powerplay] SetDfCstate failed!\0A\00", [53 x i8] zeroinitializer }, align 32
@vega20_set_df_cstate._entry_ptr.555 = internal global ptr @vega20_set_df_cstate._entry.553, section ".printk_index", align 4
@vega20_set_xgmi_pstate._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.556, ptr @.str.557, ptr @.str.2, i32 4285, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.556 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013amdgpu: [powerplay] SetXgmiPstate failed!\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.557 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vega20_set_xgmi_pstate\00", [41 x i8] zeroinitializer }, align 32
@vega20_set_xgmi_pstate._entry_ptr = internal global ptr @vega20_set_xgmi_pstate._entry, section ".printk_index", align 4
@link_width = internal constant { [7 x i32], [36 x i8] } { [7 x i32] [i32 0, i32 1, i32 2, i32 4, i32 8, i32 12, i32 16], [36 x i8] zeroinitializer }, align 32
@link_speed = internal constant { [4 x i32], [16 x i8] } { [4 x i32] [i32 25, i32 50, i32 80, i32 160], [16 x i8] zeroinitializer }, align 32
@switch.table.vega20_display_clock_voltage_request = internal constant { [7 x i32], [36 x i8] } { [7 x i32] [i32 458752, i32 393216, i32 393216, i32 393216, i32 393216, i32 524288, i32 589824], [36 x i8] zeroinitializer }, align 32
@switch.table.vega20_print_clock_levels = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.374, ptr @.str.375, ptr @.str.376], [20 x i8] zeroinitializer }, align 32
@switch.table.vega20_print_clock_levels.558 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.378, ptr @.str.379, ptr @.str.380, ptr @.str.381, ptr @.str.382], [44 x i8] zeroinitializer }, align 32
@switch.table.vega20_print_clock_levels.559 = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.374, ptr @.str.375, ptr @.str.376], [20 x i8] zeroinitializer }, align 32
@switch.table.vega20_print_clock_levels.560 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.378, ptr @.str.379, ptr @.str.380, ptr @.str.381, ptr @.str.382], [44 x i8] zeroinitializer }, align 32
@switch.table.vega20_set_mp1_state = internal constant { [3 x i16], [26 x i8] } { [3 x i16] [i16 90, i16 64, i16 89], [26 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [9 x i64] [i64 7, i64 32, i64 1, i64 4, i64 8, i64 16, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.561 = internal global [5 x i64] [i64 3, i64 32, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.562 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.563 = internal global [6 x i64] [i64 4, i64 32, i64 2, i64 3, i64 4, i64 5]
@__sancov_gen_cov_switch_values.564 = internal global [8 x i64] [i64 6, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5]
@__sancov_gen_cov_switch_values.565 = internal global [12 x i64] [i64 10, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 8, i64 9, i64 10, i64 11]
@__sancov_gen_cov_switch_values.566 = internal global [14 x i64] [i64 12, i64 32, i64 0, i64 3, i64 7, i64 8, i64 9, i64 10, i64 11, i64 12, i64 13, i64 14, i64 15, i64 20]
@__sancov_gen_cov_switch_values.567 = internal global [4 x i64] [i64 2, i64 32, i64 7, i64 8]
@__sancov_gen_cov_switch_values.568 = internal global [8 x i64] [i64 6, i64 32, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6]
@__sancov_gen_cov_switch_values.569 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 2, i64 3]
@__sancov_gen_cov_switch_values.570 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 1, i64 3, i64 4, i64 5]
@__sancov_gen_cov_switch_values.571 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.572 = internal global [10 x i64] [i64 8, i64 32, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8]
@___asan_gen_.573 = private unnamed_addr constant [19 x i8] c"vega20_hwmgr_funcs\00", align 1
@___asan_gen_.575 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4356, i32 35 }
@___asan_gen_.587 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 498, i32 2 }
@___asan_gen_.593 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 505, i32 4 }
@___asan_gen_.602 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2407, i32 2 }
@___asan_gen_.611 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2414, i32 2 }
@___asan_gen_.620 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1794, i32 2 }
@___asan_gen_.629 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1797, i32 2 }
@___asan_gen_.638 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1800, i32 2 }
@___asan_gen_.647 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1826, i32 3 }
@___asan_gen_.656 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1837, i32 3 }
@___asan_gen_.665 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1849, i32 3 }
@___asan_gen_.674 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1858, i32 3 }
@___asan_gen_.683 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1870, i32 3 }
@___asan_gen_.692 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1882, i32 3 }
@___asan_gen_.701 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1894, i32 3 }
@___asan_gen_.710 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1906, i32 3 }
@___asan_gen_.719 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1928, i32 3 }
@___asan_gen_.728 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1940, i32 3 }
@___asan_gen_.737 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1952, i32 3 }
@___asan_gen_.746 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1960, i32 3 }
@___asan_gen_.755 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1972, i32 3 }
@___asan_gen_.764 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1984, i32 3 }
@___asan_gen_.773 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1996, i32 3 }
@___asan_gen_.779 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2449, i32 2 }
@___asan_gen_.785 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2456, i32 2 }
@___asan_gen_.794 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2507, i32 2 }
@___asan_gen_.803 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2514, i32 2 }
@___asan_gen_.812 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1694, i32 2 }
@___asan_gen_.821 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1699, i32 2 }
@___asan_gen_.830 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1704, i32 2 }
@___asan_gen_.839 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1709, i32 2 }
@___asan_gen_.848 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1714, i32 2 }
@___asan_gen_.857 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1719, i32 2 }
@___asan_gen_.866 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1724, i32 2 }
@___asan_gen_.875 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1729, i32 2 }
@___asan_gen_.884 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1737, i32 2 }
@___asan_gen_.893 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1742, i32 2 }
@___asan_gen_.902 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1747, i32 2 }
@___asan_gen_.911 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1752, i32 2 }
@___asan_gen_.914 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1757, i32 2 }
@___asan_gen_.923 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1763, i32 2 }
@___asan_gen_.932 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 935, i32 2 }
@___asan_gen_.941 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 941, i32 2 }
@___asan_gen_.950 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 791, i32 2 }
@___asan_gen_.959 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 817, i32 2 }
@___asan_gen_.968 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 967, i32 2 }
@___asan_gen_.977 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 974, i32 2 }
@___asan_gen_.986 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 878, i32 4 }
@___asan_gen_.992 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 895, i32 4 }
@___asan_gen_.1001 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 905, i32 3 }
@___asan_gen_.1010 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 646, i32 3 }
@___asan_gen_.1019 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 673, i32 3 }
@___asan_gen_.1028 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 686, i32 3 }
@___asan_gen_.1037 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 699, i32 3 }
@___asan_gen_.1046 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 712, i32 3 }
@___asan_gen_.1055 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 725, i32 3 }
@___asan_gen_.1064 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 736, i32 3 }
@___asan_gen_.1073 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 747, i32 3 }
@___asan_gen_.1082 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 758, i32 3 }
@___asan_gen_.1091 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 565, i32 2 }
@___asan_gen_.1100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 573, i32 3 }
@___asan_gen_.1109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 535, i32 2 }
@___asan_gen_.1118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 551, i32 2 }
@___asan_gen_.1127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 593, i32 3 }
@___asan_gen_.1136 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 614, i32 3 }
@___asan_gen_.1145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1621, i32 3 }
@___asan_gen_.1154 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1628, i32 3 }
@___asan_gen_.1163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1635, i32 3 }
@___asan_gen_.1172 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1640, i32 3 }
@___asan_gen_.1181 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1645, i32 3 }
@___asan_gen_.1190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1650, i32 3 }
@___asan_gen_.1199 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1585, i32 2 }
@___asan_gen_.1208 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1594, i32 3 }
@___asan_gen_.1217 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1255, i32 2 }
@___asan_gen_.1226 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1284, i32 3 }
@___asan_gen_.1232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1292, i32 3 }
@___asan_gen_.1238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1300, i32 3 }
@___asan_gen_.1247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1383, i32 2 }
@___asan_gen_.1256 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1228, i32 2 }
@___asan_gen_.1265 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3926, i32 2 }
@___asan_gen_.1274 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1025, i32 2 }
@___asan_gen_.1286 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2016, i32 5 }
@___asan_gen_.1292 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2018, i32 5 }
@___asan_gen_.1301 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2024, i32 3 }
@___asan_gen_.1310 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3676, i32 5 }
@___asan_gen_.1316 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3678, i32 5 }
@___asan_gen_.1325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3684, i32 3 }
@___asan_gen_.1334 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2092, i32 2 }
@___asan_gen_.1343 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2098, i32 3 }
@___asan_gen_.1352 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2103, i32 3 }
@___asan_gen_.1361 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2042, i32 3 }
@___asan_gen_.1370 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2048, i32 3 }
@___asan_gen_.1379 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2066, i32 2 }
@___asan_gen_.1388 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2072, i32 3 }
@___asan_gen_.1397 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2077, i32 3 }
@___asan_gen_.1406 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2355, i32 5 }
@___asan_gen_.1412 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2362, i32 4 }
@___asan_gen_.1421 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2368, i32 3 }
@___asan_gen_.1430 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3578, i32 3 }
@___asan_gen_.1439 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3581, i32 3 }
@___asan_gen_.1448 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3586, i32 3 }
@___asan_gen_.1457 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3604, i32 3 }
@___asan_gen_.1466 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3607, i32 3 }
@___asan_gen_.1475 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3612, i32 3 }
@___asan_gen_.1484 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3649, i32 3 }
@___asan_gen_.1493 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2311, i32 4 }
@___asan_gen_.1502 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3939, i32 2 }
@___asan_gen_.1511 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2567, i32 4 }
@___asan_gen_.1520 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2579, i32 3 }
@___asan_gen_.1526 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2584, i32 3 }
@___asan_gen_.1529 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2594, i32 4 }
@___asan_gen_.1535 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2606, i32 3 }
@___asan_gen_.1541 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2611, i32 3 }
@___asan_gen_.1544 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2622, i32 4 }
@___asan_gen_.1550 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2634, i32 3 }
@___asan_gen_.1556 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2639, i32 3 }
@___asan_gen_.1559 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2650, i32 4 }
@___asan_gen_.1565 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2662, i32 3 }
@___asan_gen_.1571 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2667, i32 3 }
@___asan_gen_.1574 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2677, i32 4 }
@___asan_gen_.1580 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2687, i32 3 }
@___asan_gen_.1589 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2705, i32 3 }
@___asan_gen_.1598 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3372, i32 3 }
@___asan_gen_.1601 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3377, i32 32 }
@___asan_gen_.1604 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3383, i32 32 }
@___asan_gen_.1607 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3385, i32 50 }
@___asan_gen_.1610 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3385, i32 56 }
@___asan_gen_.1619 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3390, i32 3 }
@___asan_gen_.1628 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3408, i32 3 }
@___asan_gen_.1637 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3426, i32 3 }
@___asan_gen_.1646 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3438, i32 3 }
@___asan_gen_.1649 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3463, i32 32 }
@___asan_gen_.1652 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3464, i32 25 }
@___asan_gen_.1655 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3465, i32 25 }
@___asan_gen_.1658 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3466, i32 25 }
@___asan_gen_.1661 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3467, i32 25 }
@___asan_gen_.1664 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3468, i32 26 }
@___asan_gen_.1667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3469, i32 26 }
@___asan_gen_.1670 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3470, i32 26 }
@___asan_gen_.1673 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3471, i32 26 }
@___asan_gen_.1676 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3472, i32 26 }
@___asan_gen_.1679 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3473, i32 26 }
@___asan_gen_.1682 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3484, i32 32 }
@___asan_gen_.1685 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3484, i32 41 }
@___asan_gen_.1688 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3485, i32 32 }
@___asan_gen_.1691 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3487, i32 32 }
@___asan_gen_.1694 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3494, i32 41 }
@___asan_gen_.1697 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3508, i32 41 }
@___asan_gen_.1700 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3509, i32 32 }
@___asan_gen_.1703 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3512, i32 32 }
@___asan_gen_.1706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3515, i32 32 }
@___asan_gen_.1709 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3523, i32 40 }
@___asan_gen_.1712 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3527, i32 32 }
@___asan_gen_.1715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3533, i32 32 }
@___asan_gen_.1718 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3544, i32 32 }
@___asan_gen_.1721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3547, i32 32 }
@___asan_gen_.1724 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3550, i32 32 }
@___asan_gen_.1727 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3553, i32 32 }
@___asan_gen_.1730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3556, i32 32 }
@___asan_gen_.1733 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3559, i32 32 }
@___asan_gen_.1742 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2165, i32 2 }
@___asan_gen_.1751 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1499, i32 2 }
@___asan_gen_.1760 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1505, i32 2 }
@___asan_gen_.1766 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1402, i32 2 }
@___asan_gen_.1772 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1459, i32 2 }
@___asan_gen_.1781 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1545, i32 2 }
@___asan_gen_.1790 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1551, i32 2 }
@___asan_gen_.1799 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2127, i32 4 }
@___asan_gen_.1808 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2195, i32 3 }
@___asan_gen_.1809 = private unnamed_addr constant [27 x i8] c"SMU7ThermalWithDelayPolicy\00", align 1
@___asan_gen_.1810 = private unnamed_addr constant [53 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h\00", align 1
@___asan_gen_.1811 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1810, i32 28, i32 56 }
@___asan_gen_.1814 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3984, i32 4 }
@___asan_gen_.1817 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3985, i32 4 }
@___asan_gen_.1820 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3986, i32 4 }
@___asan_gen_.1823 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3987, i32 4 }
@___asan_gen_.1826 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3988, i32 4 }
@___asan_gen_.1829 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3989, i32 4 }
@___asan_gen_.1832 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3990, i32 4 }
@___asan_gen_.1835 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3991, i32 4 }
@___asan_gen_.1838 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3992, i32 4 }
@___asan_gen_.1841 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3993, i32 4 }
@___asan_gen_.1844 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3994, i32 4 }
@___asan_gen_.1847 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4002, i32 35 }
@___asan_gen_.1856 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4011, i32 3 }
@___asan_gen_.1859 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4015, i32 36 }
@___asan_gen_.1862 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4016, i32 75 }
@___asan_gen_.1865 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4018, i32 36 }
@___asan_gen_.1868 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4021, i32 4 }
@___asan_gen_.1871 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4035, i32 4 }
@___asan_gen_.1874 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4049, i32 4 }
@___asan_gen_.1877 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4063, i32 4 }
@___asan_gen_.1886 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4085, i32 3 }
@___asan_gen_.1895 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4100, i32 3 }
@___asan_gen_.1904 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4162, i32 3 }
@___asan_gen_.1913 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2968, i32 2 }
@___asan_gen_.1919 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2975, i32 4 }
@___asan_gen_.1925 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2981, i32 5 }
@___asan_gen_.1931 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2990, i32 5 }
@___asan_gen_.1937 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2991, i32 5 }
@___asan_gen_.1943 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 2997, i32 5 }
@___asan_gen_.1949 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3018, i32 4 }
@___asan_gen_.1952 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3024, i32 5 }
@___asan_gen_.1955 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3033, i32 5 }
@___asan_gen_.1961 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3034, i32 5 }
@___asan_gen_.1964 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3040, i32 5 }
@___asan_gen_.1970 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3062, i32 4 }
@___asan_gen_.1973 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3068, i32 5 }
@___asan_gen_.1979 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3078, i32 5 }
@___asan_gen_.1985 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3080, i32 5 }
@___asan_gen_.1988 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3087, i32 5 }
@___asan_gen_.1994 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3097, i32 5 }
@___asan_gen_.2003 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3128, i32 3 }
@___asan_gen_.2012 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3137, i32 3 }
@___asan_gen_.2021 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 1670, i32 2 }
@___asan_gen_.2022 = private unnamed_addr constant [15 x i8] c"ppfeature_name\00", align 1
@___asan_gen_.2024 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3197, i32 21 }
@___asan_gen_.2027 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3198, i32 5 }
@___asan_gen_.2030 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3199, i32 5 }
@___asan_gen_.2033 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3200, i32 5 }
@___asan_gen_.2036 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3201, i32 5 }
@___asan_gen_.2039 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3202, i32 5 }
@___asan_gen_.2042 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3203, i32 5 }
@___asan_gen_.2045 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3204, i32 5 }
@___asan_gen_.2048 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3205, i32 5 }
@___asan_gen_.2051 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3206, i32 5 }
@___asan_gen_.2054 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3207, i32 5 }
@___asan_gen_.2057 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3208, i32 5 }
@___asan_gen_.2060 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3209, i32 5 }
@___asan_gen_.2063 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3210, i32 5 }
@___asan_gen_.2066 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3211, i32 5 }
@___asan_gen_.2069 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3212, i32 5 }
@___asan_gen_.2072 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3213, i32 5 }
@___asan_gen_.2075 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3214, i32 5 }
@___asan_gen_.2078 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3215, i32 5 }
@___asan_gen_.2081 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3216, i32 5 }
@___asan_gen_.2084 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3217, i32 5 }
@___asan_gen_.2087 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3218, i32 5 }
@___asan_gen_.2090 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3219, i32 5 }
@___asan_gen_.2093 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3220, i32 5 }
@___asan_gen_.2096 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3221, i32 5 }
@___asan_gen_.2099 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3222, i32 5 }
@___asan_gen_.2102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3223, i32 5 }
@___asan_gen_.2105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3224, i32 5 }
@___asan_gen_.2108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3225, i32 5 }
@___asan_gen_.2111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3226, i32 5 }
@___asan_gen_.2114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3227, i32 5 }
@___asan_gen_.2117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3228, i32 5 }
@___asan_gen_.2120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3229, i32 5 }
@___asan_gen_.2123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3230, i32 5 }
@___asan_gen_.2126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3231, i32 5 }
@___asan_gen_.2129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3233, i32 5 }
@___asan_gen_.2132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3234, i32 5 }
@___asan_gen_.2135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3235, i32 5 }
@___asan_gen_.2141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3244, i32 2 }
@___asan_gen_.2144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3248, i32 35 }
@___asan_gen_.2147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3249, i32 35 }
@___asan_gen_.2150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3254, i32 36 }
@___asan_gen_.2153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3257, i32 41 }
@___asan_gen_.2156 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3257, i32 47 }
@___asan_gen_.2165 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3283, i32 2 }
@___asan_gen_.2171 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3284, i32 2 }
@___asan_gen_.2180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 3188, i32 2 }
@___asan_gen_.2181 = private unnamed_addr constant [4 x i8] c"_rs\00", align 1
@___asan_gen_.2189 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4252, i32 2 }
@___asan_gen_.2198 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4263, i32 3 }
@___asan_gen_.2204 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4270, i32 3 }
@___asan_gen_.2205 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.2211 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.2213 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 4285, i32 3 }
@___asan_gen_.2214 = private unnamed_addr constant [11 x i8] c"link_width\00", align 1
@___asan_gen_.2216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 60, i32 18 }
@___asan_gen_.2217 = private unnamed_addr constant [11 x i8] c"link_speed\00", align 1
@___asan_gen_.2218 = private constant [67 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c\00", align 1
@___asan_gen_.2219 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.2218, i32 61, i32 18 }
@___asan_gen_.2220 = private unnamed_addr constant [50 x i8] c"switch.table.vega20_display_clock_voltage_request\00", align 1
@___asan_gen_.2221 = private unnamed_addr constant [39 x i8] c"switch.table.vega20_print_clock_levels\00", align 1
@___asan_gen_.2222 = private unnamed_addr constant [43 x i8] c"switch.table.vega20_print_clock_levels.558\00", align 1
@___asan_gen_.2223 = private unnamed_addr constant [43 x i8] c"switch.table.vega20_print_clock_levels.559\00", align 1
@___asan_gen_.2224 = private unnamed_addr constant [43 x i8] c"switch.table.vega20_print_clock_levels.560\00", align 1
@___asan_gen_.2225 = private unnamed_addr constant [34 x i8] c"switch.table.vega20_set_mp1_state\00", align 1
@llvm.compiler.used = appending global [716 x ptr] [ptr @vega20_disable_all_smu_features._entry, ptr @vega20_disable_all_smu_features._entry_ptr, ptr @vega20_disable_dpm_tasks._entry, ptr @vega20_disable_dpm_tasks._entry_ptr, ptr @vega20_display_clock_voltage_request._entry, ptr @vega20_display_clock_voltage_request._entry_ptr, ptr @vega20_display_configuration_changed_task._entry, ptr @vega20_display_configuration_changed_task._entry_ptr, ptr @vega20_dpm_get_mclk._entry, ptr @vega20_dpm_get_mclk._entry.260, ptr @vega20_dpm_get_mclk._entry.264, ptr @vega20_dpm_get_mclk._entry_ptr, ptr @vega20_dpm_get_mclk._entry_ptr.261, ptr @vega20_dpm_get_mclk._entry_ptr.265, ptr @vega20_dpm_get_sclk._entry, ptr @vega20_dpm_get_sclk._entry.274, ptr @vega20_dpm_get_sclk._entry.278, ptr @vega20_dpm_get_sclk._entry_ptr, ptr @vega20_dpm_get_sclk._entry_ptr.275, ptr @vega20_dpm_get_sclk._entry_ptr.279, ptr @vega20_enable_all_smu_features._entry, ptr @vega20_enable_all_smu_features._entry.148, ptr @vega20_enable_all_smu_features._entry_ptr, ptr @vega20_enable_all_smu_features._entry_ptr.149, ptr @vega20_enable_disable_uvd_dpm._entry, ptr @vega20_enable_disable_uvd_dpm._entry_ptr, ptr @vega20_enable_disable_vce_dpm._entry, ptr @vega20_enable_disable_vce_dpm._entry_ptr, ptr @vega20_enable_dpm_tasks._entry, ptr @vega20_enable_dpm_tasks._entry.101, ptr @vega20_enable_dpm_tasks._entry.105, ptr @vega20_enable_dpm_tasks._entry.109, ptr @vega20_enable_dpm_tasks._entry.113, ptr @vega20_enable_dpm_tasks._entry.117, ptr @vega20_enable_dpm_tasks._entry.121, ptr @vega20_enable_dpm_tasks._entry.125, ptr @vega20_enable_dpm_tasks._entry.129, ptr @vega20_enable_dpm_tasks._entry.133, ptr @vega20_enable_dpm_tasks._entry.85, ptr @vega20_enable_dpm_tasks._entry.89, ptr @vega20_enable_dpm_tasks._entry.93, ptr @vega20_enable_dpm_tasks._entry.97, ptr @vega20_enable_dpm_tasks._entry_ptr, ptr @vega20_enable_dpm_tasks._entry_ptr.102, ptr @vega20_enable_dpm_tasks._entry_ptr.106, ptr @vega20_enable_dpm_tasks._entry_ptr.110, ptr @vega20_enable_dpm_tasks._entry_ptr.114, ptr @vega20_enable_dpm_tasks._entry_ptr.118, ptr @vega20_enable_dpm_tasks._entry_ptr.122, ptr @vega20_enable_dpm_tasks._entry_ptr.126, ptr @vega20_enable_dpm_tasks._entry_ptr.130, ptr @vega20_enable_dpm_tasks._entry_ptr.134, ptr @vega20_enable_dpm_tasks._entry_ptr.86, ptr @vega20_enable_dpm_tasks._entry_ptr.90, ptr @vega20_enable_dpm_tasks._entry_ptr.94, ptr @vega20_enable_dpm_tasks._entry_ptr.98, ptr @vega20_enable_mgpu_fan_boost._entry, ptr @vega20_enable_mgpu_fan_boost._entry_ptr, ptr @vega20_find_highest_dpm_level._entry, ptr @vega20_find_highest_dpm_level._entry.14, ptr @vega20_find_highest_dpm_level._entry.18, ptr @vega20_find_highest_dpm_level._entry_ptr, ptr @vega20_find_highest_dpm_level._entry_ptr.15, ptr @vega20_find_highest_dpm_level._entry_ptr.19, ptr @vega20_force_clock_level._entry, ptr @vega20_force_clock_level._entry.313, ptr @vega20_force_clock_level._entry.317, ptr @vega20_force_clock_level._entry.319, ptr @vega20_force_clock_level._entry.322, ptr @vega20_force_clock_level._entry.325, ptr @vega20_force_clock_level._entry.327, ptr @vega20_force_clock_level._entry.330, ptr @vega20_force_clock_level._entry.333, ptr @vega20_force_clock_level._entry.335, ptr @vega20_force_clock_level._entry.338, ptr @vega20_force_clock_level._entry.341, ptr @vega20_force_clock_level._entry.343, ptr @vega20_force_clock_level._entry.346, ptr @vega20_force_clock_level._entry.349, ptr @vega20_force_clock_level._entry_ptr, ptr @vega20_force_clock_level._entry_ptr.314, ptr @vega20_force_clock_level._entry_ptr.318, ptr @vega20_force_clock_level._entry_ptr.320, ptr @vega20_force_clock_level._entry_ptr.323, ptr @vega20_force_clock_level._entry_ptr.326, ptr @vega20_force_clock_level._entry_ptr.328, ptr @vega20_force_clock_level._entry_ptr.331, ptr @vega20_force_clock_level._entry_ptr.334, ptr @vega20_force_clock_level._entry_ptr.336, ptr @vega20_force_clock_level._entry_ptr.339, ptr @vega20_force_clock_level._entry_ptr.342, ptr @vega20_force_clock_level._entry_ptr.344, ptr @vega20_force_clock_level._entry_ptr.347, ptr @vega20_force_clock_level._entry_ptr.350, ptr @vega20_force_dpm_highest._entry, ptr @vega20_force_dpm_highest._entry.9, ptr @vega20_force_dpm_highest._entry_ptr, ptr @vega20_force_dpm_highest._entry_ptr.10, ptr @vega20_force_dpm_lowest._entry, ptr @vega20_force_dpm_lowest._entry.76, ptr @vega20_force_dpm_lowest._entry_ptr, ptr @vega20_force_dpm_lowest._entry_ptr.77, ptr @vega20_get_clock_ranges._entry, ptr @vega20_get_clock_ranges._entry.269, ptr @vega20_get_clock_ranges._entry_ptr, ptr @vega20_get_clock_ranges._entry_ptr.270, ptr @vega20_get_current_activity_percent._entry, ptr @vega20_get_current_activity_percent._entry_ptr, ptr @vega20_get_current_clk_freq._entry, ptr @vega20_get_current_clk_freq._entry_ptr, ptr @vega20_get_dpm_frequency_by_index._entry, ptr @vega20_get_dpm_frequency_by_index._entry_ptr, ptr @vega20_get_max_sustainable_clock._entry, ptr @vega20_get_max_sustainable_clock._entry.224, ptr @vega20_get_max_sustainable_clock._entry_ptr, ptr @vega20_get_max_sustainable_clock._entry_ptr.225, ptr @vega20_get_metrics_table._entry, ptr @vega20_get_metrics_table._entry_ptr, ptr @vega20_get_number_of_dpm_level._entry, ptr @vega20_get_number_of_dpm_level._entry_ptr, ptr @vega20_get_power_profile_mode._entry, ptr @vega20_get_power_profile_mode._entry_ptr, ptr @vega20_get_ppfeature_status._entry, ptr @vega20_get_ppfeature_status._entry_ptr, ptr @vega20_init_max_sustainable_clocks._entry, ptr @vega20_init_max_sustainable_clocks._entry.203, ptr @vega20_init_max_sustainable_clocks._entry.207, ptr @vega20_init_max_sustainable_clocks._entry.211, ptr @vega20_init_max_sustainable_clocks._entry.215, ptr @vega20_init_max_sustainable_clocks._entry.219, ptr @vega20_init_max_sustainable_clocks._entry_ptr, ptr @vega20_init_max_sustainable_clocks._entry_ptr.204, ptr @vega20_init_max_sustainable_clocks._entry_ptr.208, ptr @vega20_init_max_sustainable_clocks._entry_ptr.212, ptr @vega20_init_max_sustainable_clocks._entry_ptr.216, ptr @vega20_init_max_sustainable_clocks._entry_ptr.220, ptr @vega20_init_smc_table._entry, ptr @vega20_init_smc_table._entry.143, ptr @vega20_init_smc_table._entry_ptr, ptr @vega20_init_smc_table._entry_ptr.144, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.282, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.286, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.284, ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.287, ptr @vega20_od8_get_gfx_clock_base_voltage._entry, ptr @vega20_od8_get_gfx_clock_base_voltage._entry_ptr, ptr @vega20_od8_initialize_default_settings._entry, ptr @vega20_od8_initialize_default_settings._entry.229, ptr @vega20_od8_initialize_default_settings._entry.233, ptr @vega20_od8_initialize_default_settings._entry.236, ptr @vega20_od8_initialize_default_settings._entry.239, ptr @vega20_od8_initialize_default_settings._entry_ptr, ptr @vega20_od8_initialize_default_settings._entry_ptr.230, ptr @vega20_od8_initialize_default_settings._entry_ptr.234, ptr @vega20_od8_initialize_default_settings._entry_ptr.237, ptr @vega20_od8_initialize_default_settings._entry_ptr.240, ptr @vega20_od8_set_settings._entry, ptr @vega20_od8_set_settings._entry.409, ptr @vega20_od8_set_settings._entry_ptr, ptr @vega20_od8_set_settings._entry_ptr.410, ptr @vega20_odn_edit_dpm_table._entry, ptr @vega20_odn_edit_dpm_table._entry.450, ptr @vega20_odn_edit_dpm_table._entry.453, ptr @vega20_odn_edit_dpm_table._entry.456, ptr @vega20_odn_edit_dpm_table._entry.459, ptr @vega20_odn_edit_dpm_table._entry.462, ptr @vega20_odn_edit_dpm_table._entry.465, ptr @vega20_odn_edit_dpm_table._entry.468, ptr @vega20_odn_edit_dpm_table._entry.470, ptr @vega20_odn_edit_dpm_table._entry.472, ptr @vega20_odn_edit_dpm_table._entry.475, ptr @vega20_odn_edit_dpm_table._entry.477, ptr @vega20_odn_edit_dpm_table._entry.480, ptr @vega20_odn_edit_dpm_table._entry.482, ptr @vega20_odn_edit_dpm_table._entry.485, ptr @vega20_odn_edit_dpm_table._entry.488, ptr @vega20_odn_edit_dpm_table._entry.490, ptr @vega20_odn_edit_dpm_table._entry.494, ptr @vega20_odn_edit_dpm_table._entry.498, ptr @vega20_odn_edit_dpm_table._entry_ptr, ptr @vega20_odn_edit_dpm_table._entry_ptr.452, ptr @vega20_odn_edit_dpm_table._entry_ptr.455, ptr @vega20_odn_edit_dpm_table._entry_ptr.458, ptr @vega20_odn_edit_dpm_table._entry_ptr.461, ptr @vega20_odn_edit_dpm_table._entry_ptr.464, ptr @vega20_odn_edit_dpm_table._entry_ptr.467, ptr @vega20_odn_edit_dpm_table._entry_ptr.469, ptr @vega20_odn_edit_dpm_table._entry_ptr.471, ptr @vega20_odn_edit_dpm_table._entry_ptr.474, ptr @vega20_odn_edit_dpm_table._entry_ptr.476, ptr @vega20_odn_edit_dpm_table._entry_ptr.479, ptr @vega20_odn_edit_dpm_table._entry_ptr.481, ptr @vega20_odn_edit_dpm_table._entry_ptr.484, ptr @vega20_odn_edit_dpm_table._entry_ptr.487, ptr @vega20_odn_edit_dpm_table._entry_ptr.489, ptr @vega20_odn_edit_dpm_table._entry_ptr.492, ptr @vega20_odn_edit_dpm_table._entry_ptr.495, ptr @vega20_odn_edit_dpm_table._entry_ptr.499, ptr @vega20_override_pcie_parameters._entry, ptr @vega20_override_pcie_parameters._entry.153, ptr @vega20_override_pcie_parameters._entry.156, ptr @vega20_override_pcie_parameters._entry_ptr, ptr @vega20_override_pcie_parameters._entry_ptr.154, ptr @vega20_override_pcie_parameters._entry_ptr.157, ptr @vega20_power_off_asic._entry, ptr @vega20_power_off_asic._entry_ptr, ptr @vega20_print_clock_levels._entry, ptr @vega20_print_clock_levels._entry.358, ptr @vega20_print_clock_levels._entry.362, ptr @vega20_print_clock_levels._entry.366, ptr @vega20_print_clock_levels._entry.370, ptr @vega20_print_clock_levels._entry_ptr, ptr @vega20_print_clock_levels._entry_ptr.359, ptr @vega20_print_clock_levels._entry_ptr.363, ptr @vega20_print_clock_levels._entry_ptr.367, ptr @vega20_print_clock_levels._entry_ptr.371, ptr @vega20_set_allowed_featuresmask._entry, ptr @vega20_set_allowed_featuresmask._entry.138, ptr @vega20_set_allowed_featuresmask._entry_ptr, ptr @vega20_set_allowed_featuresmask._entry_ptr.139, ptr @vega20_set_df_cstate._entry, ptr @vega20_set_df_cstate._entry.553, ptr @vega20_set_df_cstate._entry_ptr, ptr @vega20_set_df_cstate._entry_ptr.555, ptr @vega20_set_fclk_to_highest_dpm_level._entry, ptr @vega20_set_fclk_to_highest_dpm_level._entry.300, ptr @vega20_set_fclk_to_highest_dpm_level._entry.304, ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr, ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr.301, ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr.305, ptr @vega20_set_mclk_od._entry, ptr @vega20_set_mclk_od._entry.413, ptr @vega20_set_mclk_od._entry_ptr, ptr @vega20_set_mclk_od._entry_ptr.414, ptr @vega20_set_mp1_state._entry, ptr @vega20_set_mp1_state._entry_ptr, ptr @vega20_set_power_profile_mode._entry, ptr @vega20_set_power_profile_mode._entry.442, ptr @vega20_set_power_profile_mode._entry.446, ptr @vega20_set_power_profile_mode._entry_ptr, ptr @vega20_set_power_profile_mode._entry_ptr.443, ptr @vega20_set_power_profile_mode._entry_ptr.447, ptr @vega20_set_sclk_od._entry, ptr @vega20_set_sclk_od._entry.405, ptr @vega20_set_sclk_od._entry_ptr, ptr @vega20_set_sclk_od._entry_ptr.406, ptr @vega20_set_uclk_to_highest_dpm_level._entry, ptr @vega20_set_uclk_to_highest_dpm_level._entry.291, ptr @vega20_set_uclk_to_highest_dpm_level._entry.295, ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr, ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr.292, ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr.296, ptr @vega20_set_xgmi_pstate._entry, ptr @vega20_set_xgmi_pstate._entry_ptr, ptr @vega20_setup_asic_task._entry, ptr @vega20_setup_asic_task._entry.4, ptr @vega20_setup_asic_task._entry_ptr, ptr @vega20_setup_asic_task._entry_ptr.6, ptr @vega20_setup_default_dpm_tables._entry, ptr @vega20_setup_default_dpm_tables._entry.161, ptr @vega20_setup_default_dpm_tables._entry.165, ptr @vega20_setup_default_dpm_tables._entry.169, ptr @vega20_setup_default_dpm_tables._entry.173, ptr @vega20_setup_default_dpm_tables._entry.177, ptr @vega20_setup_default_dpm_tables._entry.181, ptr @vega20_setup_default_dpm_tables._entry.185, ptr @vega20_setup_default_dpm_tables._entry.189, ptr @vega20_setup_default_dpm_tables._entry_ptr, ptr @vega20_setup_default_dpm_tables._entry_ptr.162, ptr @vega20_setup_default_dpm_tables._entry_ptr.166, ptr @vega20_setup_default_dpm_tables._entry_ptr.170, ptr @vega20_setup_default_dpm_tables._entry_ptr.174, ptr @vega20_setup_default_dpm_tables._entry_ptr.178, ptr @vega20_setup_default_dpm_tables._entry_ptr.182, ptr @vega20_setup_default_dpm_tables._entry_ptr.186, ptr @vega20_setup_default_dpm_tables._entry_ptr.190, ptr @vega20_setup_gfxclk_dpm_table._entry, ptr @vega20_setup_gfxclk_dpm_table._entry_ptr, ptr @vega20_setup_memclk_dpm_table._entry, ptr @vega20_setup_memclk_dpm_table._entry_ptr, ptr @vega20_setup_single_dpm_table._entry, ptr @vega20_setup_single_dpm_table._entry.194, ptr @vega20_setup_single_dpm_table._entry_ptr, ptr @vega20_setup_single_dpm_table._entry_ptr.195, ptr @vega20_smu_i2c_bus_access._entry, ptr @vega20_smu_i2c_bus_access._entry_ptr, ptr @vega20_unforce_dpm_levels._entry, ptr @vega20_unforce_dpm_levels._entry.80, ptr @vega20_unforce_dpm_levels._entry_ptr, ptr @vega20_unforce_dpm_levels._entry_ptr.81, ptr @vega20_upload_dpm_max_level._entry, ptr @vega20_upload_dpm_max_level._entry.52, ptr @vega20_upload_dpm_max_level._entry.56, ptr @vega20_upload_dpm_max_level._entry.60, ptr @vega20_upload_dpm_max_level._entry.64, ptr @vega20_upload_dpm_max_level._entry.68, ptr @vega20_upload_dpm_max_level._entry.72, ptr @vega20_upload_dpm_max_level._entry_ptr, ptr @vega20_upload_dpm_max_level._entry_ptr.53, ptr @vega20_upload_dpm_max_level._entry_ptr.57, ptr @vega20_upload_dpm_max_level._entry_ptr.61, ptr @vega20_upload_dpm_max_level._entry_ptr.65, ptr @vega20_upload_dpm_max_level._entry_ptr.69, ptr @vega20_upload_dpm_max_level._entry_ptr.73, ptr @vega20_upload_dpm_min_level._entry, ptr @vega20_upload_dpm_min_level._entry.23, ptr @vega20_upload_dpm_min_level._entry.27, ptr @vega20_upload_dpm_min_level._entry.31, ptr @vega20_upload_dpm_min_level._entry.35, ptr @vega20_upload_dpm_min_level._entry.39, ptr @vega20_upload_dpm_min_level._entry.43, ptr @vega20_upload_dpm_min_level._entry.47, ptr @vega20_upload_dpm_min_level._entry_ptr, ptr @vega20_upload_dpm_min_level._entry_ptr.24, ptr @vega20_upload_dpm_min_level._entry_ptr.28, ptr @vega20_upload_dpm_min_level._entry_ptr.32, ptr @vega20_upload_dpm_min_level._entry_ptr.36, ptr @vega20_upload_dpm_min_level._entry_ptr.40, ptr @vega20_upload_dpm_min_level._entry_ptr.44, ptr @vega20_upload_dpm_min_level._entry_ptr.48, ptr @vega20_hwmgr_funcs, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.5, ptr @vega20_force_dpm_highest._rs, ptr @.str.7, ptr @vega20_force_dpm_highest._rs.8, ptr @.str.11, ptr @vega20_find_highest_dpm_level._rs, ptr @.str.12, ptr @vega20_find_highest_dpm_level._rs.13, ptr @.str.16, ptr @vega20_find_highest_dpm_level._rs.17, ptr @.str.20, ptr @vega20_upload_dpm_min_level._rs, ptr @.str.21, ptr @vega20_upload_dpm_min_level._rs.22, ptr @.str.25, ptr @vega20_upload_dpm_min_level._rs.26, ptr @.str.29, ptr @vega20_upload_dpm_min_level._rs.30, ptr @.str.33, ptr @vega20_upload_dpm_min_level._rs.34, ptr @.str.37, ptr @vega20_upload_dpm_min_level._rs.38, ptr @.str.41, ptr @vega20_upload_dpm_min_level._rs.42, ptr @.str.45, ptr @vega20_upload_dpm_min_level._rs.46, ptr @.str.49, ptr @vega20_upload_dpm_max_level._rs, ptr @.str.50, ptr @vega20_upload_dpm_max_level._rs.51, ptr @.str.54, ptr @vega20_upload_dpm_max_level._rs.55, ptr @.str.58, ptr @vega20_upload_dpm_max_level._rs.59, ptr @.str.62, ptr @vega20_upload_dpm_max_level._rs.63, ptr @.str.66, ptr @vega20_upload_dpm_max_level._rs.67, ptr @.str.70, ptr @vega20_upload_dpm_max_level._rs.71, ptr @.str.74, ptr @vega20_force_dpm_lowest._rs, ptr @vega20_force_dpm_lowest._rs.75, ptr @vega20_unforce_dpm_levels._rs, ptr @.str.78, ptr @vega20_unforce_dpm_levels._rs.79, ptr @.str.82, ptr @vega20_enable_dpm_tasks._rs, ptr @.str.83, ptr @vega20_enable_dpm_tasks._rs.84, ptr @.str.87, ptr @vega20_enable_dpm_tasks._rs.88, ptr @.str.91, ptr @vega20_enable_dpm_tasks._rs.92, ptr @.str.95, ptr @vega20_enable_dpm_tasks._rs.96, ptr @.str.99, ptr @vega20_enable_dpm_tasks._rs.100, ptr @.str.103, ptr @vega20_enable_dpm_tasks._rs.104, ptr @.str.107, ptr @vega20_enable_dpm_tasks._rs.108, ptr @.str.111, ptr @vega20_enable_dpm_tasks._rs.112, ptr @.str.115, ptr @vega20_enable_dpm_tasks._rs.116, ptr @.str.119, ptr @vega20_enable_dpm_tasks._rs.120, ptr @.str.123, ptr @vega20_enable_dpm_tasks._rs.124, ptr @.str.127, ptr @vega20_enable_dpm_tasks._rs.132, ptr @.str.135, ptr @vega20_set_allowed_featuresmask._rs, ptr @.str.136, ptr @vega20_set_allowed_featuresmask._rs.137, ptr @.str.140, ptr @vega20_init_smc_table._rs, ptr @.str.141, ptr @vega20_init_smc_table._rs.142, ptr @.str.145, ptr @vega20_enable_all_smu_features._rs, ptr @.str.146, ptr @vega20_enable_all_smu_features._rs.147, ptr @.str.150, ptr @vega20_override_pcie_parameters._rs, ptr @.str.151, ptr @vega20_override_pcie_parameters._rs.152, ptr @vega20_override_pcie_parameters._rs.155, ptr @.str.158, ptr @vega20_setup_default_dpm_tables._rs, ptr @.str.159, ptr @vega20_setup_default_dpm_tables._rs.160, ptr @.str.163, ptr @vega20_setup_default_dpm_tables._rs.164, ptr @.str.167, ptr @vega20_setup_default_dpm_tables._rs.168, ptr @.str.171, ptr @vega20_setup_default_dpm_tables._rs.172, ptr @.str.175, ptr @vega20_setup_default_dpm_tables._rs.176, ptr @.str.179, ptr @vega20_setup_default_dpm_tables._rs.180, ptr @.str.183, ptr @vega20_setup_default_dpm_tables._rs.184, ptr @.str.187, ptr @vega20_setup_default_dpm_tables._rs.188, ptr @.str.191, ptr @vega20_setup_single_dpm_table._rs, ptr @.str.192, ptr @vega20_setup_single_dpm_table._rs.193, ptr @.str.196, ptr @vega20_get_number_of_dpm_level._rs, ptr @.str.197, ptr @vega20_get_dpm_frequency_by_index._rs, ptr @.str.198, ptr @vega20_setup_gfxclk_dpm_table._rs, ptr @.str.199, ptr @vega20_setup_memclk_dpm_table._rs, ptr @.str.200, ptr @vega20_init_max_sustainable_clocks._rs, ptr @.str.201, ptr @vega20_init_max_sustainable_clocks._rs.202, ptr @.str.205, ptr @vega20_init_max_sustainable_clocks._rs.206, ptr @.str.209, ptr @vega20_init_max_sustainable_clocks._rs.210, ptr @.str.213, ptr @vega20_init_max_sustainable_clocks._rs.214, ptr @.str.217, ptr @vega20_init_max_sustainable_clocks._rs.218, ptr @.str.221, ptr @vega20_get_max_sustainable_clock._rs, ptr @.str.222, ptr @vega20_get_max_sustainable_clock._rs.223, ptr @.str.226, ptr @vega20_od8_initialize_default_settings._rs, ptr @.str.227, ptr @vega20_od8_initialize_default_settings._rs.228, ptr @.str.231, ptr @vega20_od8_initialize_default_settings._rs.232, ptr @vega20_od8_initialize_default_settings._rs.235, ptr @vega20_od8_initialize_default_settings._rs.238, ptr @.str.241, ptr @vega20_od8_get_gfx_clock_base_voltage._rs, ptr @.str.242, ptr @vega20_disable_dpm_tasks._rs, ptr @.str.243, ptr @vega20_disable_all_smu_features._rs, ptr @.str.244, ptr @.str.245, ptr @.str.246, ptr @.str.247, ptr @.str.248, ptr @.str.249, ptr @.str.250, ptr @vega20_enable_disable_vce_dpm._rs, ptr @.str.251, ptr @.str.252, ptr @.str.253, ptr @.str.254, ptr @.str.255, ptr @.str.256, ptr @vega20_enable_disable_uvd_dpm._rs, ptr @.str.257, ptr @vega20_dpm_get_mclk._rs, ptr @.str.258, ptr @vega20_dpm_get_mclk._rs.259, ptr @.str.262, ptr @vega20_dpm_get_mclk._rs.263, ptr @.str.266, ptr @vega20_get_clock_ranges._rs, ptr @.str.267, ptr @vega20_get_clock_ranges._rs.268, ptr @.str.271, ptr @vega20_dpm_get_sclk._rs, ptr @.str.272, ptr @vega20_dpm_get_sclk._rs.273, ptr @.str.276, ptr @vega20_dpm_get_sclk._rs.277, ptr @.str.280, ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs, ptr @.str.281, ptr @.str.283, ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs.285, ptr @.str.288, ptr @vega20_set_uclk_to_highest_dpm_level._rs, ptr @.str.289, ptr @vega20_set_uclk_to_highest_dpm_level._rs.290, ptr @.str.293, ptr @vega20_set_uclk_to_highest_dpm_level._rs.294, ptr @.str.297, ptr @vega20_set_fclk_to_highest_dpm_level._rs, ptr @.str.298, ptr @vega20_set_fclk_to_highest_dpm_level._rs.299, ptr @.str.302, ptr @vega20_set_fclk_to_highest_dpm_level._rs.303, ptr @.str.306, ptr @vega20_display_configuration_changed_task._rs, ptr @.str.307, ptr @.str.308, ptr @.str.309, ptr @vega20_power_off_asic._rs, ptr @.str.310, ptr @.str.311, ptr @.str.312, ptr @vega20_force_clock_level._rs, ptr @.str.315, ptr @vega20_force_clock_level._rs.316, ptr @vega20_force_clock_level._rs.321, ptr @vega20_force_clock_level._rs.324, ptr @vega20_force_clock_level._rs.329, ptr @vega20_force_clock_level._rs.332, ptr @vega20_force_clock_level._rs.337, ptr @vega20_force_clock_level._rs.340, ptr @vega20_force_clock_level._rs.345, ptr @vega20_force_clock_level._rs.348, ptr @.str.351, ptr @vega20_print_clock_levels._rs, ptr @.str.352, ptr @.str.353, ptr @.str.354, ptr @.str.355, ptr @.str.356, ptr @vega20_print_clock_levels._rs.357, ptr @.str.360, ptr @vega20_print_clock_levels._rs.361, ptr @.str.364, ptr @vega20_print_clock_levels._rs.365, ptr @.str.368, ptr @vega20_print_clock_levels._rs.369, ptr @.str.372, ptr @.str.373, ptr @.str.374, ptr @.str.375, ptr @.str.376, ptr @.str.377, ptr @.str.378, ptr @.str.379, ptr @.str.380, ptr @.str.381, ptr @.str.382, ptr @.str.383, ptr @.str.384, ptr @.str.385, ptr @.str.386, ptr @.str.387, ptr @.str.388, ptr @.str.389, ptr @.str.390, ptr @.str.391, ptr @.str.392, ptr @.str.393, ptr @.str.394, ptr @.str.395, ptr @.str.396, ptr @.str.397, ptr @.str.398, ptr @.str.399, ptr @.str.400, ptr @.str.401, ptr @vega20_get_current_clk_freq._rs, ptr @.str.402, ptr @vega20_set_sclk_od._rs, ptr @.str.403, ptr @vega20_set_sclk_od._rs.404, ptr @.str.407, ptr @vega20_od8_set_settings._rs, ptr @vega20_od8_set_settings._rs.408, ptr @vega20_set_mclk_od._rs, ptr @.str.411, ptr @vega20_set_mclk_od._rs.412, ptr @.str.415, ptr @.str.416, ptr @.str.417, ptr @.str.418, ptr @.str.419, ptr @SMU7ThermalWithDelayPolicy, ptr @.str.420, ptr @.str.421, ptr @.str.422, ptr @.str.423, ptr @.str.424, ptr @.str.425, ptr @.str.426, ptr @.str.427, ptr @.str.428, ptr @.str.429, ptr @.str.430, ptr @.str.431, ptr @vega20_get_power_profile_mode._rs, ptr @.str.432, ptr @.str.433, ptr @.str.434, ptr @.str.435, ptr @.str.436, ptr @.str.437, ptr @.str.438, ptr @.str.439, ptr @.str.440, ptr @.str.441, ptr @vega20_set_power_profile_mode._rs, ptr @.str.444, ptr @vega20_set_power_profile_mode._rs.445, ptr @.str.448, ptr @vega20_odn_edit_dpm_table._rs, ptr @.str.449, ptr @.str.451, ptr @.str.454, ptr @.str.457, ptr @.str.460, ptr @.str.463, ptr @.str.466, ptr @.str.473, ptr @.str.478, ptr @.str.483, ptr @.str.486, ptr @.str.491, ptr @vega20_odn_edit_dpm_table._rs.493, ptr @.str.496, ptr @vega20_odn_edit_dpm_table._rs.497, ptr @.str.500, ptr @vega20_enable_mgpu_fan_boost._rs, ptr @.str.501, ptr @vega20_get_ppfeature_status.ppfeature_name, ptr @.str.502, ptr @.str.503, ptr @.str.504, ptr @.str.505, ptr @.str.506, ptr @.str.507, ptr @.str.508, ptr @.str.509, ptr @.str.510, ptr @.str.511, ptr @.str.512, ptr @.str.513, ptr @.str.514, ptr @.str.515, ptr @.str.516, ptr @.str.517, ptr @.str.518, ptr @.str.519, ptr @.str.520, ptr @.str.521, ptr @.str.522, ptr @.str.523, ptr @.str.524, ptr @.str.525, ptr @.str.526, ptr @.str.527, ptr @.str.528, ptr @.str.529, ptr @.str.530, ptr @.str.531, ptr @.str.532, ptr @.str.533, ptr @.str.534, ptr @.str.535, ptr @.str.536, ptr @.str.537, ptr @.str.538, ptr @vega20_get_ppfeature_status._rs, ptr @.str.539, ptr @.str.540, ptr @.str.541, ptr @.str.542, ptr @.str.543, ptr @.str.544, ptr @.str.545, ptr @.str.546, ptr @.str.547, ptr @.str.548, ptr @vega20_set_mp1_state._rs, ptr @.str.549, ptr @vega20_smu_i2c_bus_access._rs, ptr @.str.550, ptr @.str.551, ptr @.str.552, ptr @.str.554, ptr @.str.556, ptr @.str.557, ptr @link_width, ptr @link_speed, ptr @switch.table.vega20_display_clock_voltage_request, ptr @switch.table.vega20_print_clock_levels, ptr @switch.table.vega20_print_clock_levels.558, ptr @switch.table.vega20_print_clock_levels.559, ptr @switch.table.vega20_print_clock_levels.560, ptr @switch.table.vega20_set_mp1_state], section "llvm.metadata"
@0 = internal global [555 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_hwmgr_funcs to i32), i32 372, i32 448, i32 ptrtoint (ptr @___asan_gen_.573 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.575 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_asic_task._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_asic_task._entry.4 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_highest._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_highest._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_highest._rs.8 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_highest._entry.9 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._rs.13 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.629 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.629 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.629 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._rs.17 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_find_highest_dpm_level._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.647 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.647 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.647 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.22 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.26 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.27 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.30 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.31 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.34 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.35 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.38 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.39 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.42 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.43 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._rs.46 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_min_level._entry.47 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.51 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.52 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.55 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.56 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.59 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.60 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.63 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.755 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.64 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.755 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.755 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.67 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.68 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._rs.71 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.773 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_upload_dpm_max_level._entry.72 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.773 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.74 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.773 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_lowest._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_lowest._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_lowest._rs.75 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.785 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_dpm_lowest._entry.76 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.785 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_unforce_dpm_levels._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_unforce_dpm_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_unforce_dpm_levels._rs.79 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_unforce_dpm_levels._entry.80 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.82 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.803 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.83 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.84 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.85 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.821 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.88 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.830 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.89 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.830 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.91 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.830 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.92 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.839 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.93 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.839 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.839 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.96 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.97 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.100 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.101 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.104 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.866 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.105 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.866 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.866 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.108 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.875 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.109 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.875 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.875 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.112 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.113 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.116 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.893 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.117 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.893 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.893 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.120 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.121 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.124 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.125 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.127 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.129 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.914 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._rs.132 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_dpm_tasks._entry.133 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.135 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_allowed_featuresmask._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_allowed_featuresmask._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.136 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_allowed_featuresmask._rs.137 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.941 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_allowed_featuresmask._entry.138 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.941 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.941 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_smc_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_smc_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.141 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_smc_table._rs.142 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.959 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_smc_table._entry.143 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.959 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.959 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_all_smu_features._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.968 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_all_smu_features._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.968 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.146 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.968 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_all_smu_features._rs.147 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.977 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_all_smu_features._entry.148 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.977 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.150 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.977 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.986 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.986 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.986 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._rs.152 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._entry.153 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._rs.155 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_override_pcie_parameters._entry.156 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.158 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.159 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.160 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.161 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.163 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.164 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.165 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.167 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.168 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.169 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.171 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.172 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.173 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.175 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.176 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.177 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.179 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.180 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.181 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.183 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.184 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1073 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.185 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1073 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.187 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1073 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._rs.188 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1082 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_default_dpm_tables._entry.189 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1082 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.191 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1082 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_single_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1091 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_single_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1091 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.192 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1091 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_single_dpm_table._rs.193 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_single_dpm_table._entry.194 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_number_of_dpm_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_number_of_dpm_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.197 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_dpm_frequency_by_index._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_dpm_frequency_by_index._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.198 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_gfxclk_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_gfxclk_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_memclk_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_setup_memclk_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.201 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs.202 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry.203 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs.206 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry.207 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.209 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs.210 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry.211 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.213 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs.214 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry.215 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._rs.218 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_init_max_sustainable_clocks._entry.219 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.221 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_max_sustainable_clock._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_max_sustainable_clock._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.222 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_max_sustainable_clock._rs.223 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1208 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_max_sustainable_clock._entry.224 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1208 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1208 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.227 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._rs.228 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._entry.229 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 85, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._rs.232 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._entry.233 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._rs.235 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._entry.236 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._rs.238 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_initialize_default_settings._entry.239 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.241 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_get_gfx_clock_base_voltage._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_get_gfx_clock_base_voltage._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.242 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_disable_dpm_tasks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_disable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_disable_all_smu_features._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_disable_all_smu_features._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.244 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.245 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.246 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.247 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.248 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.249 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.250 to i32), i32 77, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_disable_vce_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_disable_vce_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.251 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.252 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1310 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.253 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1310 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.254 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1310 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.255 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 77, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_disable_uvd_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_disable_uvd_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.257 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.258 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._rs.259 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._entry.260 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._rs.263 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_mclk._entry.264 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.266 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_clock_ranges._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1361 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_clock_ranges._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1361 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.267 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1361 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_clock_ranges._rs.268 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_clock_ranges._entry.269 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.271 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1379 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1379 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.272 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1379 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._rs.273 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1388 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._entry.274 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1388 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.276 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1388 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._rs.277 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1397 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_dpm_get_sclk._entry.278 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1397 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.280 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1397 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1406 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1406 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.281 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1406 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.282 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.283 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs.285 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.286 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.288 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1430 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1430 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.289 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1430 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._rs.290 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1439 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._entry.291 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1439 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.293 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1439 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._rs.294 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1448 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_uclk_to_highest_dpm_level._entry.295 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1448 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.297 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1448 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.298 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._rs.299 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._entry.300 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.302 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._rs.303 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_fclk_to_highest_dpm_level._entry.304 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.306 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_display_configuration_changed_task._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_display_configuration_changed_task._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.307 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_display_clock_voltage_request._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1493 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.308 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1493 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.309 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1493 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_power_off_asic._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1502 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_power_off_asic._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1502 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.310 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1502 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1511 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.311 to i32), i32 71, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1511 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.312 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1511 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.313 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.315 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.316 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1526 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.317 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1526 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.319 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1529 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.321 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1535 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.322 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1535 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.324 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.325 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.327 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1544 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.329 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.330 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.332 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1556 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.333 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1556 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.335 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.337 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1565 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.338 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1565 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.340 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.341 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.343 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1574 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.345 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.346 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._rs.348 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_force_clock_level._entry.349 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.351 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.352 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.353 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.354 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1604 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.355 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1607 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.356 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1610 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._rs.357 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._entry.358 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.360 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._rs.361 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._entry.362 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.364 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._rs.365 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._entry.366 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.368 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._rs.369 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_print_clock_levels._entry.370 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.372 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.373 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1649 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.374 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1652 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.375 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1655 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.376 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.377 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1661 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.378 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1664 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.379 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.380 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1670 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.381 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1673 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.382 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.383 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1679 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.384 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1682 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.385 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.386 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1688 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.387 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.388 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.389 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.390 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1700 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.391 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.392 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.393 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1709 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.394 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1712 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.395 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.396 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1718 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.397 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.398 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1724 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.399 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1727 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.400 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.401 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1733 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_current_clk_freq._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_current_clk_freq._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.402 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_sclk_od._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1751 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_sclk_od._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1751 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.403 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1751 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_sclk_od._rs.404 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1760 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_sclk_od._entry.405 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1760 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.407 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1760 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_set_settings._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_set_settings._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_set_settings._rs.408 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1772 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_od8_set_settings._entry.409 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1772 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mclk_od._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1781 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mclk_od._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1781 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.411 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1781 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mclk_od._rs.412 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mclk_od._entry.413 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.415 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_metrics_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1799 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.416 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1799 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.417 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1799 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_current_activity_percent._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.418 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.419 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @SMU7ThermalWithDelayPolicy to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.1809 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1811 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.420 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1814 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.421 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1817 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.422 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.423 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1823 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.424 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1826 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.425 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1829 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.426 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1832 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.427 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1835 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.428 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1838 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.429 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1841 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.430 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1844 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.431 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1847 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_power_profile_mode._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1856 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_power_profile_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1856 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.432 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1856 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.433 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.434 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1862 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.435 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1865 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.436 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.437 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1871 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.438 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.439 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1877 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_power_profile_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.440 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.441 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_power_profile_mode._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_power_profile_mode._entry.442 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.444 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_power_profile_mode._rs.445 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1904 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_power_profile_mode._entry.446 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1904 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.448 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1904 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1913 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1913 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.449 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1913 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.450 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1919 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.451 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1919 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.453 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.454 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.456 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1931 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.457 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1931 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.459 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1937 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.460 to i32), i32 86, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1937 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.462 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.463 to i32), i32 75, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.465 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1949 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.466 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1949 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.468 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1952 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.470 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1955 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.472 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.473 to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.475 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1964 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.477 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1970 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.478 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1970 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.480 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1973 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.482 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1979 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.483 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1979 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.485 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1985 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.486 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1985 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.488 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1988 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.490 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1994 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.491 to i32), i32 78, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1994 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._rs.493 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2003 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.494 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2003 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.496 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2003 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._rs.497 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2012 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_odn_edit_dpm_table._entry.498 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2012 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.500 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2012 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_mgpu_fan_boost._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2021 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_enable_mgpu_fan_boost._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2021 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.501 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2021 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_ppfeature_status.ppfeature_name to i32), i32 136, i32 192, i32 ptrtoint (ptr @___asan_gen_.2022 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2024 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.502 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2027 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.503 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2030 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.504 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2033 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.505 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2036 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.506 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2039 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.507 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2042 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.508 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2045 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.509 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2048 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.510 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2051 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.511 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2054 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.512 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2057 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.513 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2060 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.514 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2063 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.515 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2066 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.516 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2069 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.517 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2072 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.518 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2075 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.519 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2078 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.520 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2081 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.521 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2084 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.522 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2087 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.523 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2090 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.524 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2093 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.525 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2096 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.526 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2099 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.527 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.528 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.529 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.530 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.531 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.532 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.533 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.534 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.535 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.536 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.537 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.538 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_ppfeature_status._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_get_ppfeature_status._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.539 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.540 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2147 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.541 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.542 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.543 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2156 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.544 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.545 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.546 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.547 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.548 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mp1_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_mp1_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.549 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_smu_i2c_bus_access._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.2181 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_smu_i2c_bus_access._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.550 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_df_cstate._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.551 to i32), i32 83, i32 128, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.552 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_df_cstate._entry.553 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.554 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega20_set_xgmi_pstate._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2205 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2213 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.556 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2213 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.557 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.2211 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2213 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @link_width to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.2214 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @link_speed to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.2217 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2219 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_display_clock_voltage_request to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.2220 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_print_clock_levels to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2221 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_print_clock_levels.558 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2222 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_print_clock_levels.559 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.2223 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_print_clock_levels.560 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2224 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega20_set_mp1_state to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.2225 to i32), i32 ptrtoint (ptr @___asan_gen_.2218 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define dso_local i32 @vega20_hwmgr_init(ptr nocapture noundef writeonly %hwmgr) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %hwmgr_func = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 30
  %0 = ptrtoint ptr %hwmgr_func to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr @vega20_hwmgr_funcs, ptr %hwmgr_func, align 4
  %pptable_func = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 31
  %1 = ptrtoint ptr %pptable_func to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @vega20_pptable_funcs, ptr %pptable_func, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_hwmgr_backend_init(ptr noundef %hwmgr) #1 align 64 {
entry:
  %top32.i = alloca i32, align 4
  %bottom32.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %call1.i.i.i = tail call noalias align 4096 ptr @kmalloc_order_trace(i32 noundef 11416, i32 noundef 3520, i32 noundef 2) #17
  %cmp = icmp eq ptr %call1.i.i.i, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr %call1.i.i.i, ptr %backend, align 4
  %workload_prority = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 57
  %3 = ptrtoint ptr %workload_prority to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %workload_prority, align 4
  %shl = shl nuw i32 1, %4
  %workload_mask = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 56
  %5 = ptrtoint ptr %workload_mask to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %shl, ptr %workload_mask, align 4
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %6 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 0, ptr %power_profile_mode, align 4
  %default_power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 50
  %7 = ptrtoint ptr %default_power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 0, ptr %default_power_profile_mode, align 4
  %gfxclk_average_alpha.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 26
  %8 = ptrtoint ptr %gfxclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 25, ptr %gfxclk_average_alpha.i, align 8
  %socclk_average_alpha.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 27
  %9 = ptrtoint ptr %socclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 25, ptr %socclk_average_alpha.i, align 4
  %uclk_average_alpha.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 28
  %10 = ptrtoint ptr %uclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 25, ptr %uclk_average_alpha.i, align 16
  %gfx_activity_average_alpha.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 29
  %11 = ptrtoint ptr %gfx_activity_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 25, ptr %gfx_activity_average_alpha.i, align 4
  %lowest_uclk_reserved_for_ulv.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 25
  %12 = ptrtoint ptr %lowest_uclk_reserved_for_ulv.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %lowest_uclk_reserved_for_ulv.i, align 4
  %display_voltage_mode.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 30
  %registry_data.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2
  %13 = call ptr @memset(ptr %display_voltage_mode.i, i32 255, i32 52)
  %14 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_store8_noabort(i32 %14)
  store i64 3758365696, ptr %registry_data.i, align 8
  %smu_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 3
  %call.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 2, ptr noundef %smu_version.i) #14
  %15 = ptrtoint ptr %smu_version.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %smu_version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2629888, i32 %16)
  %cmp.i = icmp ult i32 %16, 2629888
  br i1 %cmp.i, label %if.then.i, label %if.end.if.end.i_crit_edge

if.end.if.end.i_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %17 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %registry_data.i, align 8
  %or.i = or i64 %18, 8589934592
  store i64 %or.i, ptr %registry_data.i, align 8
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %if.end.if.end.i_crit_edge
  %feature_mask.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %19 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %feature_mask.i, align 4
  %and.i = and i32 %20, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.then4.i, label %if.end.i.if.end8.i_crit_edge

if.end.i.if.end8.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end8.i

if.then4.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %21 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %registry_data.i, align 8
  %or7.i = or i64 %22, 256
  store i64 %or7.i, ptr %registry_data.i, align 8
  br label %if.end8.i

if.end8.i:                                        ; preds = %if.then4.i, %if.end.i.if.end8.i_crit_edge
  %and10.i = and i32 %20, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10.i)
  %tobool11.not.i = icmp eq i32 %and10.i, 0
  br i1 %tobool11.not.i, label %if.then12.i, label %if.end8.i.if.end16.i_crit_edge

if.end8.i.if.end16.i_crit_edge:                   ; preds = %if.end8.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end16.i

if.then12.i:                                      ; preds = %if.end8.i
  call void @__sanitizer_cov_trace_pc() #16
  %23 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %registry_data.i, align 8
  %or15.i = or i64 %24, 2
  store i64 %or15.i, ptr %registry_data.i, align 8
  br label %if.end16.i

if.end16.i:                                       ; preds = %if.then12.i, %if.end8.i.if.end16.i_crit_edge
  %and18.i = and i32 %20, 4096
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and18.i)
  %tobool19.not.i = icmp eq i32 %and18.i, 0
  br i1 %tobool19.not.i, label %if.then20.i, label %if.end16.i.if.end24.i_crit_edge

if.end16.i.if.end24.i_crit_edge:                  ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end24.i

if.then20.i:                                      ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #16
  %25 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %registry_data.i, align 8
  %or23.i = or i64 %26, 8
  store i64 %or23.i, ptr %registry_data.i, align 8
  br label %if.end24.i

if.end24.i:                                       ; preds = %if.then20.i, %if.end16.i.if.end24.i_crit_edge
  %and26.i = and i32 %20, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26.i)
  %tobool27.not.i = icmp eq i32 %and26.i, 0
  br i1 %tobool27.not.i, label %if.then28.i, label %if.end24.i.if.end32.i_crit_edge

if.end24.i.if.end32.i_crit_edge:                  ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end32.i

if.then28.i:                                      ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #16
  %27 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %registry_data.i, align 8
  %or31.i = or i64 %28, 4
  store i64 %or31.i, ptr %registry_data.i, align 8
  br label %if.end32.i

if.end32.i:                                       ; preds = %if.then28.i, %if.end24.i.if.end32.i_crit_edge
  %and34.i = and i32 %20, 8192
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and34.i)
  %tobool35.not.i = icmp eq i32 %and34.i, 0
  br i1 %tobool35.not.i, label %if.then36.i, label %if.end32.i.if.end40.i_crit_edge

if.end32.i.if.end40.i_crit_edge:                  ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end40.i

if.then36.i:                                      ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #16
  %29 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %registry_data.i, align 8
  %or39.i = or i64 %30, 512
  store i64 %or39.i, ptr %registry_data.i, align 8
  br label %if.end40.i

if.end40.i:                                       ; preds = %if.then36.i, %if.end32.i.if.end40.i_crit_edge
  %and42.i = and i32 %20, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42.i)
  %tobool43.not.i = icmp eq i32 %and42.i, 0
  br i1 %tobool43.not.i, label %if.then44.i, label %if.end40.i.if.end48.i_crit_edge

if.end40.i.if.end48.i_crit_edge:                  ; preds = %if.end40.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end48.i

if.then44.i:                                      ; preds = %if.end40.i
  call void @__sanitizer_cov_trace_pc() #16
  %31 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %31)
  %32 = load i64, ptr %registry_data.i, align 8
  %or47.i = or i64 %32, 64
  store i64 %or47.i, ptr %registry_data.i, align 8
  br label %if.end48.i

if.end48.i:                                       ; preds = %if.then44.i, %if.end40.i.if.end48.i_crit_edge
  %and50.i = and i32 %20, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and50.i)
  %tobool51.not.i = icmp eq i32 %and50.i, 0
  br i1 %tobool51.not.i, label %if.then52.i, label %if.end48.i.vega20_set_default_registry_data.exit_crit_edge

if.end48.i.vega20_set_default_registry_data.exit_crit_edge: ; preds = %if.end48.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_set_default_registry_data.exit

if.then52.i:                                      ; preds = %if.end48.i
  call void @__sanitizer_cov_trace_pc() #16
  %33 = ptrtoint ptr %registry_data.i to i32
  call void @__asan_load8_noabort(i32 %33)
  %34 = load i64, ptr %registry_data.i, align 8
  %or55.i = or i64 %34, 1024
  store i64 %or55.i, ptr %registry_data.i, align 8
  br label %vega20_set_default_registry_data.exit

vega20_set_default_registry_data.exit:            ; preds = %if.then52.i, %if.end48.i.vega20_set_default_registry_data.exit_crit_edge
  %od_state_in_dc_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 11
  %35 = ptrtoint ptr %od_state_in_dc_support.i to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 0, ptr %od_state_in_dc_support.i, align 2
  %thermal_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 35
  %36 = ptrtoint ptr %thermal_support.i to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 1, ptr %thermal_support.i, align 8
  %skip_baco_hardware.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 27
  %37 = ptrtoint ptr %skip_baco_hardware.i to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 0, ptr %skip_baco_hardware.i, align 128
  %log_avfs_param.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 61
  %38 = ptrtoint ptr %log_avfs_param.i to i32
  call void @__asan_store1_noabort(i32 %38)
  store i8 0, ptr %log_avfs_param.i, align 1
  %sclk_throttle_low_notification.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 26
  %39 = ptrtoint ptr %sclk_throttle_low_notification.i to i32
  call void @__asan_store1_noabort(i32 %39)
  store i8 1, ptr %sclk_throttle_low_notification.i, align 1
  %force_dpm_high.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 8
  %40 = ptrtoint ptr %force_dpm_high.i to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 0, ptr %force_dpm_high.i, align 1
  %stable_pstate_sclk_dpm_percentage.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 52
  %41 = ptrtoint ptr %stable_pstate_sclk_dpm_percentage.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 75, ptr %stable_pstate_sclk_dpm_percentage.i, align 8
  %didt_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 6
  %42 = ptrtoint ptr %didt_support.i to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 0, ptr %didt_support.i, align 1
  %pcie_lane_override.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 12
  %43 = ptrtoint ptr %pcie_lane_override.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 -1, ptr %pcie_lane_override.i, align 1
  %pcie_speed_override.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 13
  %44 = ptrtoint ptr %pcie_speed_override.i to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 -1, ptr %pcie_speed_override.i, align 4
  %pcie_clock_override.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 14
  %45 = ptrtoint ptr %pcie_clock_override.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 -1, ptr %pcie_clock_override.i, align 16
  %regulator_hot_gpio_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 19
  %46 = ptrtoint ptr %regulator_hot_gpio_support.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %regulator_hot_gpio_support.i, align 8
  %ac_dc_switch_gpio_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 1
  %47 = ptrtoint ptr %ac_dc_switch_gpio_support.i to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 0, ptr %ac_dc_switch_gpio_support.i, align 32
  %quick_transition_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 18
  %48 = ptrtoint ptr %quick_transition_support.i to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 0, ptr %quick_transition_support.i, align 1
  %zrpm_start_temp.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 51
  %49 = ptrtoint ptr %zrpm_start_temp.i to i32
  call void @__asan_store2_noabort(i32 %49)
  store i16 -1, ptr %zrpm_start_temp.i, align 2
  %zrpm_stop_temp.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 50
  %50 = ptrtoint ptr %zrpm_stop_temp.i to i32
  call void @__asan_store2_noabort(i32 %50)
  store i16 -1, ptr %zrpm_stop_temp.i, align 4
  %od8_feature_enable.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 40
  %51 = ptrtoint ptr %od8_feature_enable.i to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 1, ptr %od8_feature_enable.i, align 1
  %disable_water_mark.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 41
  %52 = ptrtoint ptr %disable_water_mark.i to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 0, ptr %disable_water_mark.i, align 2
  %disable_pp_tuning.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 45
  %53 = ptrtoint ptr %disable_pp_tuning.i to i32
  call void @__asan_store1_noabort(i32 %53)
  store i8 0, ptr %disable_pp_tuning.i, align 1
  %disable_xlpp_tuning.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 46
  %54 = ptrtoint ptr %disable_xlpp_tuning.i to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 0, ptr %disable_xlpp_tuning.i, align 2
  %disable_workload_policy.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 42
  %55 = ptrtoint ptr %disable_workload_policy.i to i32
  call void @__asan_store1_noabort(i32 %55)
  store i8 0, ptr %disable_workload_policy.i, align 1
  %perf_ui_tuning_profile_turbo.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 47
  %56 = ptrtoint ptr %perf_ui_tuning_profile_turbo.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 421072655, ptr %perf_ui_tuning_profile_turbo.i, align 8
  %perf_ui_tuning_profile_powerSave.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 48
  %57 = ptrtoint ptr %perf_ui_tuning_profile_powerSave.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 421075225, ptr %perf_ui_tuning_profile_powerSave.i, align 4
  %perf_ui_tuning_profile_xl.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 49
  %58 = ptrtoint ptr %perf_ui_tuning_profile_xl.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 3850, ptr %perf_ui_tuning_profile_xl.i, align 32
  %force_workload_policy_mask.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 43
  %59 = ptrtoint ptr %force_workload_policy_mask.i to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 0, ptr %force_workload_policy_mask.i, align 16
  %disable_3d_fs_detection.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 44
  %60 = ptrtoint ptr %disable_3d_fs_detection.i to i32
  call void @__asan_store1_noabort(i32 %60)
  store i8 0, ptr %disable_3d_fs_detection.i, align 4
  %fps_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 53
  %61 = ptrtoint ptr %fps_support.i to i32
  call void @__asan_store1_noabort(i32 %61)
  store i8 1, ptr %fps_support.i, align 4
  %disable_auto_wattman.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 56
  %62 = ptrtoint ptr %disable_auto_wattman.i to i32
  call void @__asan_store1_noabort(i32 %62)
  store i8 1, ptr %disable_auto_wattman.i, align 1
  %auto_wattman_debug.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 57
  %63 = ptrtoint ptr %auto_wattman_debug.i to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 0, ptr %auto_wattman_debug.i, align 16
  %auto_wattman_sample_period.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 58
  %64 = ptrtoint ptr %auto_wattman_sample_period.i to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 100, ptr %auto_wattman_sample_period.i, align 4
  %fclk_gfxclk_ratio.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 59
  %65 = ptrtoint ptr %fclk_gfxclk_ratio.i to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 0, ptr %fclk_gfxclk_ratio.i, align 8
  %auto_wattman_threshold.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 60
  %66 = ptrtoint ptr %auto_wattman_threshold.i to i32
  call void @__asan_store1_noabort(i32 %66)
  store i8 50, ptr %auto_wattman_threshold.i, align 4
  %gfxoff_controlled_by_driver.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 65
  %67 = ptrtoint ptr %gfxoff_controlled_by_driver.i to i32
  call void @__asan_store1_noabort(i32 %67)
  store i8 1, ptr %gfxoff_controlled_by_driver.i, align 1
  %gfxoff_allowed.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 58
  %68 = ptrtoint ptr %gfxoff_allowed.i to i32
  call void @__asan_store1_noabort(i32 %68)
  store i8 0, ptr %gfxoff_allowed.i, align 8
  %counter_gfxoff.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 59
  %69 = ptrtoint ptr %counter_gfxoff.i to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 0, ptr %counter_gfxoff.i, align 4
  %70 = trunc i32 %20 to i8
  %71 = lshr i8 %70, 2
  %72 = and i8 %71, 1
  %73 = xor i8 %72, 1
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 2, i32 15
  %74 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %74)
  store i8 %73, ptr %pcie_dpm_key_disabled.i, align 4
  %disable_dpm_mask = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 49
  %75 = ptrtoint ptr %disable_dpm_mask to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 255, ptr %disable_dpm_mask, align 8
  %vddc_control = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 7
  %76 = ptrtoint ptr %vddc_control to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 0, ptr %vddc_control, align 4
  %mvdd_control = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 9
  %77 = ptrtoint ptr %mvdd_control to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 0, ptr %mvdd_control, align 4
  %vddci_control = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 11
  %78 = ptrtoint ptr %vddci_control to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 0, ptr %vddci_control, align 4
  %water_marks_bitmap = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 22
  %79 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 0, ptr %water_marks_bitmap, align 4
  %avfs_exist = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 19
  %80 = ptrtoint ptr %avfs_exist to i32
  call void @__asan_store1_noabort(i32 %80)
  store i8 0, ptr %avfs_exist, align 8
  %81 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %backend, align 4
  %83 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %hwmgr, align 4
  %vddci_control.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 11
  %85 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %vddci_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %86)
  %cmp.i37 = icmp eq i32 %86, 0
  br i1 %cmp.i37, label %if.then.i38, label %vega20_set_default_registry_data.exit.if.end.i41_crit_edge

vega20_set_default_registry_data.exit.if.end.i41_crit_edge: ; preds = %vega20_set_default_registry_data.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i41

if.then.i38:                                      ; preds = %vega20_set_default_registry_data.exit
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx.i.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %87 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i.i = and i32 %88, -8388609
  store i32 %and1.i.i, ptr %arrayidx.i.i, align 4
  br label %if.end.i41

if.end.i41:                                       ; preds = %if.then.i38, %vega20_set_default_registry_data.exit.if.end.i41_crit_edge
  %platform_descriptor2.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %arrayidx.i1.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %89 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %arrayidx.i1.i, align 4
  %or.i.i = or i32 %90, 4
  store i32 %or.i.i, ptr %arrayidx.i1.i, align 4
  %arrayidx.i2.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %91 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %arrayidx.i2.i, align 4
  %or.i3.i = or i32 %92, 8
  store i32 %or.i3.i, ptr %arrayidx.i2.i, align 4
  %arrayidx.i4.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 3
  %93 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i5.i = or i32 %94, 8388608
  store i32 %or.i5.i, ptr %arrayidx.i4.i, align 4
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %84, i32 0, i32 100
  %95 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %pg_flags.i, align 4
  %and.i39 = and i32 %96, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i39)
  %tobool.not.i40 = icmp eq i32 %and.i39, 0
  br i1 %tobool.not.i40, label %if.end.i41.if.end15.i_crit_edge, label %if.then11.i

if.end.i41.if.end15.i_crit_edge:                  ; preds = %if.end.i41
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end15.i

if.then11.i:                                      ; preds = %if.end.i41
  call void @__sanitizer_cov_trace_pc() #16
  %or.i7.i = or i32 %92, 268435464
  %97 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_store4_noabort(i32 %97)
  store i32 %or.i7.i, ptr %arrayidx.i2.i, align 4
  br label %if.end15.i

if.end15.i:                                       ; preds = %if.then11.i, %if.end.i41.if.end15.i_crit_edge
  %98 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %pg_flags.i, align 4
  %and17.i = and i32 %99, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i)
  %tobool18.not.i = icmp eq i32 %and17.i, 0
  br i1 %tobool18.not.i, label %if.end15.i.if.end23.i_crit_edge, label %if.then19.i

if.end15.i.if.end23.i_crit_edge:                  ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end23.i

if.then19.i:                                      ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #16
  %100 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx.i2.i, align 4
  %or.i9.i = or i32 %101, 1073741824
  store i32 %or.i9.i, ptr %arrayidx.i2.i, align 4
  br label %if.end23.i

if.end23.i:                                       ; preds = %if.then19.i, %if.end15.i.if.end23.i_crit_edge
  %arrayidx.i10.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %102 = ptrtoint ptr %arrayidx.i10.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %arrayidx.i10.i, align 4
  %or.i11.i = or i32 %103, 1
  store i32 %or.i11.i, ptr %arrayidx.i10.i, align 4
  %od8_feature_enable.i42 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 40
  %104 = ptrtoint ptr %od8_feature_enable.i42 to i32
  call void @__asan_load1_noabort(i32 %104)
  %105 = load i8, ptr %od8_feature_enable.i42, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %105)
  %tobool27.not.i43 = icmp eq i8 %105, 0
  br i1 %tobool27.not.i43, label %if.end23.i.if.end32.i46_crit_edge, label %if.then28.i44

if.end23.i.if.end32.i46_crit_edge:                ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end32.i46

if.then28.i44:                                    ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i13.i = or i32 %90, 524292
  %106 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %or.i13.i, ptr %arrayidx.i1.i, align 4
  br label %if.end32.i46

if.end32.i46:                                     ; preds = %if.then28.i44, %if.end23.i.if.end32.i46_crit_edge
  %107 = ptrtoint ptr %platform_descriptor2.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %platform_descriptor2.i, align 4
  %or.i14.i = or i32 %108, 131072
  store i32 %or.i14.i, ptr %platform_descriptor2.i, align 4
  %or.i16.i = or i32 %103, 33554433
  %109 = ptrtoint ptr %arrayidx.i10.i to i32
  call void @__asan_store4_noabort(i32 %109)
  store i32 %or.i16.i, ptr %arrayidx.i10.i, align 4
  %od_state_in_dc_support.i45 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 11
  %110 = ptrtoint ptr %od_state_in_dc_support.i45 to i32
  call void @__asan_load1_noabort(i32 %110)
  %111 = load i8, ptr %od_state_in_dc_support.i45, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %111)
  %tobool40.not.i = icmp eq i8 %111, 0
  br i1 %tobool40.not.i, label %if.end32.i46.if.end50.i_crit_edge, label %if.then41.i

if.end32.i46.if.end50.i_crit_edge:                ; preds = %if.end32.i46
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end50.i

if.then41.i:                                      ; preds = %if.end32.i46
  %112 = ptrtoint ptr %od8_feature_enable.i42 to i32
  call void @__asan_load1_noabort(i32 %112)
  %113 = load i8, ptr %od8_feature_enable.i42, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %113)
  %tobool44.not.i = icmp eq i8 %113, 0
  br i1 %tobool44.not.i, label %if.then41.i.if.end50.i_crit_edge, label %if.then45.i

if.then41.i.if.end50.i_crit_edge:                 ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end50.i

if.then45.i:                                      ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #16
  %114 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx.i1.i, align 4
  %or.i18.i = or i32 %115, 1048576
  store i32 %or.i18.i, ptr %arrayidx.i1.i, align 4
  br label %if.end50.i

if.end50.i:                                       ; preds = %if.then45.i, %if.then41.i.if.end50.i_crit_edge, %if.end32.i46.if.end50.i_crit_edge
  %thermal_support.i47 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 35
  %116 = ptrtoint ptr %thermal_support.i47 to i32
  call void @__asan_load1_noabort(i32 %116)
  %117 = load i8, ptr %thermal_support.i47, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %117)
  %tobool52.not.i = icmp eq i8 %117, 0
  br i1 %tobool52.not.i, label %if.end50.i.if.end63.i_crit_edge, label %land.lhs.true.i

if.end50.i.if.end63.i_crit_edge:                  ; preds = %if.end50.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end63.i

land.lhs.true.i:                                  ; preds = %if.end50.i
  %fuzzy_fan_control_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 9
  %118 = ptrtoint ptr %fuzzy_fan_control_support.i to i32
  call void @__asan_load1_noabort(i32 %118)
  %119 = load i8, ptr %fuzzy_fan_control_support.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %119)
  %tobool55.not.i = icmp eq i8 %119, 0
  br i1 %tobool55.not.i, label %land.lhs.true.i.if.end63.i_crit_edge, label %land.lhs.true56.i

land.lhs.true.i.if.end63.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end63.i

land.lhs.true56.i:                                ; preds = %land.lhs.true.i
  %usTMax.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 8
  %120 = ptrtoint ptr %usTMax.i to i32
  call void @__asan_load2_noabort(i32 %120)
  %121 = load i16, ptr %usTMax.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %121)
  %tobool58.not.i = icmp eq i16 %121, 0
  br i1 %tobool58.not.i, label %land.lhs.true56.i.if.end63.i_crit_edge, label %if.then59.i

land.lhs.true56.i.if.end63.i_crit_edge:           ; preds = %land.lhs.true56.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end63.i

if.then59.i:                                      ; preds = %land.lhs.true56.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i20.i = or i32 %103, 34603009
  %122 = ptrtoint ptr %arrayidx.i10.i to i32
  call void @__asan_store4_noabort(i32 %122)
  store i32 %or.i20.i, ptr %arrayidx.i10.i, align 4
  br label %if.end63.i

if.end63.i:                                       ; preds = %if.then59.i, %land.lhs.true56.i.if.end63.i_crit_edge, %land.lhs.true.i.if.end63.i_crit_edge, %if.end50.i.if.end63.i_crit_edge
  %or.i22.i = or i32 %108, 1073873408
  %123 = ptrtoint ptr %platform_descriptor2.i to i32
  call void @__asan_store4_noabort(i32 %123)
  store i32 %or.i22.i, ptr %platform_descriptor2.i, align 4
  %arrayidx.i23.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 6
  %124 = ptrtoint ptr %arrayidx.i23.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx.i23.i, align 4
  %or.i24.i = or i32 %125, 1
  store i32 %or.i24.i, ptr %arrayidx.i23.i, align 4
  %force_dpm_high.i48 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 8
  %126 = ptrtoint ptr %force_dpm_high.i48 to i32
  call void @__asan_load1_noabort(i32 %126)
  %127 = load i8, ptr %force_dpm_high.i48, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %127)
  %tobool74.not.i = icmp eq i8 %127, 0
  br i1 %tobool74.not.i, label %if.end63.i.if.end79.i_crit_edge, label %if.then75.i

if.end63.i.if.end79.i_crit_edge:                  ; preds = %if.end63.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end79.i

if.then75.i:                                      ; preds = %if.end63.i
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx.i25.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %128 = ptrtoint ptr %arrayidx.i25.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx.i25.i, align 4
  %or.i26.i = or i32 %129, 64
  store i32 %or.i26.i, ptr %arrayidx.i25.i, align 4
  br label %if.end79.i

if.end79.i:                                       ; preds = %if.then75.i, %if.end63.i.if.end79.i_crit_edge
  %or.i28.i = or i32 %94, 8388640
  %130 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %130)
  store i32 %or.i28.i, ptr %arrayidx.i4.i, align 4
  %sclk_throttle_low_notification.i49 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 26
  %131 = ptrtoint ptr %sclk_throttle_low_notification.i49 to i32
  call void @__asan_load1_noabort(i32 %131)
  %132 = load i8, ptr %sclk_throttle_low_notification.i49, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %132)
  %tobool84.not.i = icmp eq i8 %132, 0
  br i1 %tobool84.not.i, label %if.end79.i.if.end89.i_crit_edge, label %if.then85.i

if.end79.i.if.end89.i_crit_edge:                  ; preds = %if.end79.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end89.i

if.then85.i:                                      ; preds = %if.end79.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i30.i = or i32 %94, 75497504
  %133 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 %or.i30.i, ptr %arrayidx.i4.i, align 4
  br label %if.end89.i

if.end89.i:                                       ; preds = %if.then85.i, %if.end79.i.if.end89.i_crit_edge
  %134 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %arrayidx.i2.i, align 4
  %136 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx.i4.i, align 4
  %and1.i36.i = and i32 %135, -12289
  store i32 %and1.i36.i, ptr %arrayidx.i2.i, align 4
  %and1.i50.i = and i32 %137, -8355841
  store i32 %and1.i50.i, ptr %arrayidx.i4.i, align 4
  %didt_support.i50 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 6
  %138 = ptrtoint ptr %didt_support.i50 to i32
  call void @__asan_load1_noabort(i32 %138)
  %139 = load i8, ptr %didt_support.i50, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %139)
  %tobool121.not.i = icmp eq i8 %139, 0
  br i1 %tobool121.not.i, label %if.end89.i.if.end182.i_crit_edge, label %if.then122.i

if.end89.i.if.end182.i_crit_edge:                 ; preds = %if.end89.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end182.i

if.then122.i:                                     ; preds = %if.end89.i
  %or.i52.i = or i32 %and1.i50.i, 32768
  %140 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %140)
  store i32 %or.i52.i, ptr %arrayidx.i4.i, align 4
  %sq_ramping_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 29
  %141 = ptrtoint ptr %sq_ramping_support.i to i32
  call void @__asan_load1_noabort(i32 %141)
  %142 = load i8, ptr %sq_ramping_support.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %142)
  %tobool127.not.i = icmp eq i8 %142, 0
  br i1 %tobool127.not.i, label %if.then122.i.if.end132.i_crit_edge, label %if.then128.i

if.then122.i.if.end132.i_crit_edge:               ; preds = %if.then122.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end132.i

if.then128.i:                                     ; preds = %if.then122.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i54.i = or i32 %and1.i36.i, 8192
  %143 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_store4_noabort(i32 %143)
  store i32 %or.i54.i, ptr %arrayidx.i2.i, align 4
  br label %if.end132.i

if.end132.i:                                      ; preds = %if.then128.i, %if.then122.i.if.end132.i_crit_edge
  %db_ramping_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 4
  %144 = ptrtoint ptr %db_ramping_support.i to i32
  call void @__asan_load1_noabort(i32 %144)
  %145 = load i8, ptr %db_ramping_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %145)
  %tobool134.not.i = icmp eq i8 %145, 0
  br i1 %tobool134.not.i, label %if.end132.i.if.end139.i_crit_edge, label %if.then135.i

if.end132.i.if.end139.i_crit_edge:                ; preds = %if.end132.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end139.i

if.then135.i:                                     ; preds = %if.end132.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i56.i = or i32 %and1.i50.i, 98304
  %146 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %146)
  store i32 %or.i56.i, ptr %arrayidx.i4.i, align 4
  br label %if.end139.i

if.end139.i:                                      ; preds = %if.then135.i, %if.end132.i.if.end139.i_crit_edge
  %td_ramping_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 31
  %147 = ptrtoint ptr %td_ramping_support.i to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %td_ramping_support.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %148)
  %tobool141.not.i = icmp eq i8 %148, 0
  br i1 %tobool141.not.i, label %if.end139.i.if.end146.i_crit_edge, label %if.then142.i

if.end139.i.if.end146.i_crit_edge:                ; preds = %if.end139.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end146.i

if.then142.i:                                     ; preds = %if.end139.i
  call void @__sanitizer_cov_trace_pc() #16
  %149 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i58.i = or i32 %150, 131072
  store i32 %or.i58.i, ptr %arrayidx.i4.i, align 4
  br label %if.end146.i

if.end146.i:                                      ; preds = %if.then142.i, %if.end139.i.if.end146.i_crit_edge
  %tcp_ramping_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 30
  %151 = ptrtoint ptr %tcp_ramping_support.i to i32
  call void @__asan_load1_noabort(i32 %151)
  %152 = load i8, ptr %tcp_ramping_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %152)
  %tobool148.not.i = icmp eq i8 %152, 0
  br i1 %tobool148.not.i, label %if.end146.i.if.end153.i_crit_edge, label %if.then149.i

if.end146.i.if.end153.i_crit_edge:                ; preds = %if.end146.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end153.i

if.then149.i:                                     ; preds = %if.end146.i
  call void @__sanitizer_cov_trace_pc() #16
  %153 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i60.i = or i32 %154, 262144
  store i32 %or.i60.i, ptr %arrayidx.i4.i, align 4
  br label %if.end153.i

if.end153.i:                                      ; preds = %if.then149.i, %if.end146.i.if.end153.i_crit_edge
  %dbr_ramping_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 32
  %155 = ptrtoint ptr %dbr_ramping_support.i to i32
  call void @__asan_load1_noabort(i32 %155)
  %156 = load i8, ptr %dbr_ramping_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %156)
  %tobool155.not.i = icmp eq i8 %156, 0
  br i1 %tobool155.not.i, label %if.end153.i.if.end160.i_crit_edge, label %if.then156.i

if.end153.i.if.end160.i_crit_edge:                ; preds = %if.end153.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end160.i

if.then156.i:                                     ; preds = %if.end153.i
  call void @__sanitizer_cov_trace_pc() #16
  %157 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i62.i = or i32 %158, 524288
  store i32 %or.i62.i, ptr %arrayidx.i4.i, align 4
  br label %if.end160.i

if.end160.i:                                      ; preds = %if.then156.i, %if.end153.i.if.end160.i_crit_edge
  %edc_didt_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 7
  %159 = ptrtoint ptr %edc_didt_support.i to i32
  call void @__asan_load1_noabort(i32 %159)
  %160 = load i8, ptr %edc_didt_support.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %160)
  %tobool162.not.i = icmp eq i8 %160, 0
  br i1 %tobool162.not.i, label %if.end160.i.if.end167.i_crit_edge, label %if.then163.i

if.end160.i.if.end167.i_crit_edge:                ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end167.i

if.then163.i:                                     ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #16
  %161 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i64.i = or i32 %162, 1048576
  store i32 %or.i64.i, ptr %arrayidx.i4.i, align 4
  br label %if.end167.i

if.end167.i:                                      ; preds = %if.then163.i, %if.end160.i.if.end167.i_crit_edge
  %gc_didt_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 33
  %163 = ptrtoint ptr %gc_didt_support.i to i32
  call void @__asan_load1_noabort(i32 %163)
  %164 = load i8, ptr %gc_didt_support.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %164)
  %tobool169.not.i = icmp eq i8 %164, 0
  br i1 %tobool169.not.i, label %if.end167.i.if.end174.i_crit_edge, label %if.then170.i

if.end167.i.if.end174.i_crit_edge:                ; preds = %if.end167.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end174.i

if.then170.i:                                     ; preds = %if.end167.i
  call void @__sanitizer_cov_trace_pc() #16
  %165 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i66.i = or i32 %166, 2097152
  store i32 %or.i66.i, ptr %arrayidx.i4.i, align 4
  br label %if.end174.i

if.end174.i:                                      ; preds = %if.then170.i, %if.end167.i.if.end174.i_crit_edge
  %psm_didt_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 34
  %167 = ptrtoint ptr %psm_didt_support.i to i32
  call void @__asan_load1_noabort(i32 %167)
  %168 = load i8, ptr %psm_didt_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %168)
  %tobool176.not.i = icmp eq i8 %168, 0
  br i1 %tobool176.not.i, label %if.end174.i.if.end182.i_crit_edge, label %if.then177.i

if.end174.i.if.end182.i_crit_edge:                ; preds = %if.end174.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end182.i

if.then177.i:                                     ; preds = %if.end174.i
  call void @__sanitizer_cov_trace_pc() #16
  %169 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i68.i = or i32 %170, 4194304
  store i32 %or.i68.i, ptr %arrayidx.i4.i, align 4
  br label %if.end182.i

if.end182.i:                                      ; preds = %if.then177.i, %if.end174.i.if.end182.i_crit_edge, %if.end89.i.if.end182.i_crit_edge
  %171 = ptrtoint ptr %arrayidx.i2.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %arrayidx.i2.i, align 4
  %or.i70.i = or i32 %172, 4
  store i32 %or.i70.i, ptr %arrayidx.i2.i, align 4
  %ac_dc_switch_gpio_support.i51 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 1
  %173 = ptrtoint ptr %ac_dc_switch_gpio_support.i51 to i32
  call void @__asan_load1_noabort(i32 %173)
  %174 = load i8, ptr %ac_dc_switch_gpio_support.i51, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %174)
  %tobool187.not.i = icmp eq i8 %174, 0
  br i1 %tobool187.not.i, label %if.end182.i.if.end195.i_crit_edge, label %if.then188.i

if.end182.i.if.end195.i_crit_edge:                ; preds = %if.end182.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end195.i

if.then188.i:                                     ; preds = %if.end182.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i71.i = or i32 %108, 1090650624
  %175 = ptrtoint ptr %platform_descriptor2.i to i32
  call void @__asan_store4_noabort(i32 %175)
  store i32 %or.i71.i, ptr %platform_descriptor2.i, align 4
  %176 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %arrayidx.i1.i, align 4
  %or.i73.i = or i32 %177, 2048
  store i32 %or.i73.i, ptr %arrayidx.i1.i, align 4
  br label %if.end195.i

if.end195.i:                                      ; preds = %if.then188.i, %if.end182.i.if.end195.i_crit_edge
  %quick_transition_support.i52 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 18
  %178 = ptrtoint ptr %quick_transition_support.i52 to i32
  call void @__asan_load1_noabort(i32 %178)
  %179 = load i8, ptr %quick_transition_support.i52, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %179)
  %tobool197.not.i = icmp eq i8 %179, 0
  br i1 %tobool197.not.i, label %if.end195.i.if.end208.i_crit_edge, label %if.then198.i

if.end195.i.if.end208.i_crit_edge:                ; preds = %if.end195.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end208.i

if.then198.i:                                     ; preds = %if.end195.i
  call void @__sanitizer_cov_trace_pc() #16
  %180 = ptrtoint ptr %platform_descriptor2.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %platform_descriptor2.i, align 4
  %and1.i74.i = and i32 %181, -16777217
  store i32 %and1.i74.i, ptr %platform_descriptor2.i, align 4
  %182 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %arrayidx.i1.i, align 4
  %and1.i76.i = and i32 %183, -2049
  store i32 %and1.i76.i, ptr %arrayidx.i1.i, align 4
  %184 = ptrtoint ptr %arrayidx.i10.i to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx.i10.i, align 4
  %or.i78.i = or i32 %185, -2147483648
  store i32 %or.i78.i, ptr %arrayidx.i10.i, align 4
  br label %if.end208.i

if.end208.i:                                      ; preds = %if.then198.i, %if.end195.i.if.end208.i_crit_edge
  %lowest_uclk_reserved_for_ulv.i53 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 25
  %186 = ptrtoint ptr %lowest_uclk_reserved_for_ulv.i53 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %lowest_uclk_reserved_for_ulv.i53, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %187)
  %cmp209.not.i = icmp eq i32 %187, -1
  br i1 %cmp209.not.i, label %if.end208.i.if.end223.i_crit_edge, label %if.then211.i

if.end208.i.if.end223.i_crit_edge:                ; preds = %if.end208.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end223.i

if.then211.i:                                     ; preds = %if.end208.i
  %188 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %arrayidx.i1.i, align 4
  %and1.i80.i = and i32 %189, -536870913
  store i32 %and1.i80.i, ptr %arrayidx.i1.i, align 4
  %190 = ptrtoint ptr %lowest_uclk_reserved_for_ulv.i53 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %lowest_uclk_reserved_for_ulv.i53, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %191)
  %cmp216.i = icmp eq i32 %191, 1
  br i1 %cmp216.i, label %if.then218.i, label %if.then211.i.if.end223.i_crit_edge

if.then211.i.if.end223.i_crit_edge:               ; preds = %if.then211.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end223.i

if.then218.i:                                     ; preds = %if.then211.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i82.i = or i32 %189, 536870912
  %192 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_store4_noabort(i32 %192)
  store i32 %or.i82.i, ptr %arrayidx.i1.i, align 4
  br label %if.end223.i

if.end223.i:                                      ; preds = %if.then218.i, %if.then211.i.if.end223.i_crit_edge, %if.end208.i.if.end223.i_crit_edge
  %custom_fan_support.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2, i32 63
  %193 = ptrtoint ptr %custom_fan_support.i to i32
  call void @__asan_load1_noabort(i32 %193)
  %194 = load i8, ptr %custom_fan_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %194)
  %tobool225.not.i = icmp eq i8 %194, 0
  br i1 %tobool225.not.i, label %if.end223.i.vega20_set_features_platform_caps.exit_crit_edge, label %if.then226.i

if.end223.i.vega20_set_features_platform_caps.exit_crit_edge: ; preds = %if.end223.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_set_features_platform_caps.exit

if.then226.i:                                     ; preds = %if.end223.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i84.i = or i32 %125, 3
  %195 = ptrtoint ptr %arrayidx.i23.i to i32
  call void @__asan_store4_noabort(i32 %195)
  store i32 %or.i84.i, ptr %arrayidx.i23.i, align 4
  br label %vega20_set_features_platform_caps.exit

vega20_set_features_platform_caps.exit:           ; preds = %if.then226.i, %if.end223.i.vega20_set_features_platform_caps.exit_crit_edge
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %top32.i) #14
  %196 = ptrtoint ptr %top32.i to i32
  call void @__asan_store4_noabort(i32 %196)
  store i32 -1, ptr %top32.i, align 4, !annotation !1042
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %bottom32.i) #14
  %197 = ptrtoint ptr %bottom32.i to i32
  call void @__asan_store4_noabort(i32 %197)
  store i32 -1, ptr %bottom32.i, align 4, !annotation !1042
  %smu_feature_id.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 0, i32 3
  %198 = ptrtoint ptr %smu_feature_id.i to i32
  call void @__asan_store4_noabort(i32 %198)
  store i32 0, ptr %smu_feature_id.i, align 4
  %smu_feature_id4.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 1, i32 3
  %199 = ptrtoint ptr %smu_feature_id4.i to i32
  call void @__asan_store4_noabort(i32 %199)
  store i32 1, ptr %smu_feature_id4.i, align 4
  %smu_feature_id7.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 2, i32 3
  %200 = ptrtoint ptr %smu_feature_id7.i to i32
  call void @__asan_store4_noabort(i32 %200)
  store i32 2, ptr %smu_feature_id7.i, align 4
  %smu_feature_id10.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 3, i32 3
  %201 = ptrtoint ptr %smu_feature_id10.i to i32
  call void @__asan_store4_noabort(i32 %201)
  store i32 3, ptr %smu_feature_id10.i, align 4
  %smu_feature_id13.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 4, i32 3
  %202 = ptrtoint ptr %smu_feature_id13.i to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 4, ptr %smu_feature_id13.i, align 4
  %smu_feature_id16.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 5, i32 3
  %203 = ptrtoint ptr %smu_feature_id16.i to i32
  call void @__asan_store4_noabort(i32 %203)
  store i32 5, ptr %smu_feature_id16.i, align 4
  %smu_feature_id19.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 6, i32 3
  %204 = ptrtoint ptr %smu_feature_id19.i to i32
  call void @__asan_store4_noabort(i32 %204)
  store i32 6, ptr %smu_feature_id19.i, align 4
  %smu_feature_id22.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 7, i32 3
  %205 = ptrtoint ptr %smu_feature_id22.i to i32
  call void @__asan_store4_noabort(i32 %205)
  store i32 7, ptr %smu_feature_id22.i, align 4
  %smu_feature_id25.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 8, i32 3
  %206 = ptrtoint ptr %smu_feature_id25.i to i32
  call void @__asan_store4_noabort(i32 %206)
  store i32 8, ptr %smu_feature_id25.i, align 4
  %smu_feature_id28.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 9, i32 3
  %207 = ptrtoint ptr %smu_feature_id28.i to i32
  call void @__asan_store4_noabort(i32 %207)
  store i32 9, ptr %smu_feature_id28.i, align 4
  %smu_feature_id31.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 10, i32 3
  %208 = ptrtoint ptr %smu_feature_id31.i to i32
  call void @__asan_store4_noabort(i32 %208)
  store i32 10, ptr %smu_feature_id31.i, align 4
  %smu_feature_id34.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 11, i32 3
  %209 = ptrtoint ptr %smu_feature_id34.i to i32
  call void @__asan_store4_noabort(i32 %209)
  store i32 11, ptr %smu_feature_id34.i, align 4
  %smu_feature_id37.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 12, i32 3
  %210 = ptrtoint ptr %smu_feature_id37.i to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 12, ptr %smu_feature_id37.i, align 4
  %smu_feature_id40.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 13, i32 3
  %211 = ptrtoint ptr %smu_feature_id40.i to i32
  call void @__asan_store4_noabort(i32 %211)
  store i32 13, ptr %smu_feature_id40.i, align 4
  %smu_feature_id43.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 14, i32 3
  %212 = ptrtoint ptr %smu_feature_id43.i to i32
  call void @__asan_store4_noabort(i32 %212)
  store i32 14, ptr %smu_feature_id43.i, align 4
  %smu_feature_id46.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 15, i32 3
  %213 = ptrtoint ptr %smu_feature_id46.i to i32
  call void @__asan_store4_noabort(i32 %213)
  store i32 15, ptr %smu_feature_id46.i, align 4
  %smu_feature_id49.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 16, i32 3
  %214 = ptrtoint ptr %smu_feature_id49.i to i32
  call void @__asan_store4_noabort(i32 %214)
  store i32 16, ptr %smu_feature_id49.i, align 4
  %smu_feature_id52.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 17, i32 3
  %215 = ptrtoint ptr %smu_feature_id52.i to i32
  call void @__asan_store4_noabort(i32 %215)
  store i32 17, ptr %smu_feature_id52.i, align 4
  %smu_feature_id55.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 18, i32 3
  %216 = ptrtoint ptr %smu_feature_id55.i to i32
  call void @__asan_store4_noabort(i32 %216)
  store i32 18, ptr %smu_feature_id55.i, align 4
  %smu_feature_id58.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 19, i32 3
  %217 = ptrtoint ptr %smu_feature_id58.i to i32
  call void @__asan_store4_noabort(i32 %217)
  store i32 19, ptr %smu_feature_id58.i, align 4
  %smu_feature_id61.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 20, i32 3
  %218 = ptrtoint ptr %smu_feature_id61.i to i32
  call void @__asan_store4_noabort(i32 %218)
  store i32 20, ptr %smu_feature_id61.i, align 4
  %smu_feature_id64.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 21, i32 3
  %219 = ptrtoint ptr %smu_feature_id64.i to i32
  call void @__asan_store4_noabort(i32 %219)
  store i32 21, ptr %smu_feature_id64.i, align 4
  %smu_feature_id67.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 22, i32 3
  %220 = ptrtoint ptr %smu_feature_id67.i to i32
  call void @__asan_store4_noabort(i32 %220)
  store i32 22, ptr %smu_feature_id67.i, align 4
  %smu_feature_id70.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 23, i32 3
  %221 = ptrtoint ptr %smu_feature_id70.i to i32
  call void @__asan_store4_noabort(i32 %221)
  store i32 23, ptr %smu_feature_id70.i, align 4
  %smu_feature_id73.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 24, i32 3
  %222 = ptrtoint ptr %smu_feature_id73.i to i32
  call void @__asan_store4_noabort(i32 %222)
  store i32 24, ptr %smu_feature_id73.i, align 4
  %smu_feature_id76.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 25, i32 3
  %223 = ptrtoint ptr %smu_feature_id76.i to i32
  call void @__asan_store4_noabort(i32 %223)
  store i32 25, ptr %smu_feature_id76.i, align 4
  %smu_feature_id79.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 26, i32 3
  %224 = ptrtoint ptr %smu_feature_id79.i to i32
  call void @__asan_store4_noabort(i32 %224)
  store i32 26, ptr %smu_feature_id79.i, align 4
  %smu_feature_id82.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 27, i32 3
  %225 = ptrtoint ptr %smu_feature_id82.i to i32
  call void @__asan_store4_noabort(i32 %225)
  store i32 27, ptr %smu_feature_id82.i, align 4
  %smu_feature_id85.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 28, i32 3
  %226 = ptrtoint ptr %smu_feature_id85.i to i32
  call void @__asan_store4_noabort(i32 %226)
  store i32 28, ptr %smu_feature_id85.i, align 4
  %smu_feature_id88.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 29, i32 3
  %227 = ptrtoint ptr %smu_feature_id88.i to i32
  call void @__asan_store4_noabort(i32 %227)
  store i32 29, ptr %smu_feature_id88.i, align 4
  %smu_feature_id91.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 30, i32 3
  %228 = ptrtoint ptr %smu_feature_id91.i to i32
  call void @__asan_store4_noabort(i32 %228)
  store i32 30, ptr %smu_feature_id91.i, align 4
  %smu_feature_id94.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 31, i32 3
  %229 = ptrtoint ptr %smu_feature_id94.i to i32
  call void @__asan_store4_noabort(i32 %229)
  store i32 31, ptr %smu_feature_id94.i, align 4
  %smu_feature_id97.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 32, i32 3
  %230 = ptrtoint ptr %smu_feature_id97.i to i32
  call void @__asan_store4_noabort(i32 %230)
  store i32 32, ptr %smu_feature_id97.i, align 4
  %smu_feature_id100.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 33, i32 3
  %231 = ptrtoint ptr %smu_feature_id100.i to i32
  call void @__asan_store4_noabort(i32 %231)
  store i32 33, ptr %smu_feature_id100.i, align 4
  %registry_data.i55 = getelementptr inbounds %struct.vega20_hwmgr, ptr %82, i32 0, i32 2
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %vega20_set_features_platform_caps.exit
  %i.0158.i = phi i32 [ 0, %vega20_set_features_platform_caps.exit ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  %smu_feature_id103.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 %i.0158.i, i32 3
  %232 = ptrtoint ptr %smu_feature_id103.i to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %smu_feature_id103.i, align 4
  %sh_prom.i = zext i32 %233 to i64
  %shl.i = shl nuw i64 1, %sh_prom.i
  %smu_feature_bitmap.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 %i.0158.i, i32 4
  %234 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_store8_noabort(i32 %234)
  store i64 %shl.i, ptr %smu_feature_bitmap.i, align 8
  %235 = ptrtoint ptr %registry_data.i55 to i32
  call void @__asan_load8_noabort(i32 %235)
  %236 = load i64, ptr %registry_data.i55, align 8
  %sh_prom106.i = zext i32 %i.0158.i to i64
  %237 = shl nuw i64 1, %sh_prom106.i
  %238 = and i64 %236, %237
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %238)
  %tobool.not.i56 = icmp eq i64 %238, 0
  %allowed.i = getelementptr %struct.vega20_hwmgr, ptr %82, i32 0, i32 56, i32 %i.0158.i, i32 2
  %frombool.i = zext i1 %tobool.not.i56 to i8
  %239 = ptrtoint ptr %allowed.i to i32
  call void @__asan_store1_noabort(i32 %239)
  store i8 %frombool.i, ptr %allowed.i, align 2
  %inc.i = add nuw nsw i32 %i.0158.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 34
  br i1 %exitcond.not.i, label %vega20_init_dpm_defaults.exit, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

vega20_init_dpm_defaults.exit:                    ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  %call.i57 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 73, ptr noundef nonnull %top32.i) #14
  %call110.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 74, ptr noundef nonnull %bottom32.i) #14
  %240 = ptrtoint ptr %bottom32.i to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %bottom32.i, align 4
  %conv.i = zext i32 %241 to i64
  %shl111.i = shl nuw i64 %conv.i, 32
  %242 = ptrtoint ptr %top32.i to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %top32.i, align 4
  %conv112.i = zext i32 %243 to i64
  %or.i58 = or i64 %shl111.i, %conv112.i
  %unique_id.i = getelementptr inbounds %struct.amdgpu_device, ptr %84, i32 0, i32 153
  %244 = ptrtoint ptr %unique_id.i to i32
  call void @__asan_store8_noabort(i32 %244)
  store i64 %or.i58, ptr %unique_id.i, align 8
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bottom32.i) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %top32.i) #14
  %is_tlu_enabled = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 18
  %245 = ptrtoint ptr %is_tlu_enabled to i32
  call void @__asan_store1_noabort(i32 %245)
  store i8 0, ptr %is_tlu_enabled, align 1
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %246 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %246)
  store i32 2, ptr %hardwareActivityPerformanceLevels, align 4
  %hardwarePerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 9
  %247 = ptrtoint ptr %hardwarePerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %247)
  store i32 2, ptr %hardwarePerformanceLevels, align 4
  %minimumClocksReductionPercentage = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 5
  %248 = ptrtoint ptr %minimumClocksReductionPercentage to i32
  call void @__asan_store4_noabort(i32 %248)
  store i32 50, ptr %minimumClocksReductionPercentage, align 4
  %vbiosInterruptId = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 1
  %249 = ptrtoint ptr %vbiosInterruptId to i32
  call void @__asan_store4_noabort(i32 %249)
  store i32 536871936, ptr %vbiosInterruptId, align 4
  %clockStep = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3
  %250 = ptrtoint ptr %clockStep to i32
  call void @__asan_store4_noabort(i32 %250)
  store i32 500, ptr %clockStep, align 4
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3, i32 1
  %251 = ptrtoint ptr %memoryClock to i32
  call void @__asan_store4_noabort(i32 %251)
  store i32 500, ptr %memoryClock, align 4
  %number = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 48, i32 5
  %252 = ptrtoint ptr %number to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %number, align 4
  %total_active_cus = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 21
  %254 = ptrtoint ptr %total_active_cus to i32
  call void @__asan_store4_noabort(i32 %254)
  store i32 %253, ptr %total_active_cus, align 16
  %is_custom_profile_set = getelementptr inbounds %struct.vega20_hwmgr, ptr %call1.i.i.i, i32 0, i32 66
  %255 = ptrtoint ptr %is_custom_profile_set to i32
  call void @__asan_store1_noabort(i32 %255)
  store i8 0, ptr %is_custom_profile_set, align 4
  br label %cleanup

cleanup:                                          ; preds = %vega20_init_dpm_defaults.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %vega20_init_dpm_defaults.exit ], [ -12, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_hwmgr_backend_fini(ptr nocapture noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  tail call void @kfree(ptr noundef %1) #14
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %backend, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_setup_asic_task(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %in_gpu_reset.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 141
  %call.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i, i32 noundef 4) #14
  %2 = ptrtoint ptr %in_gpu_reset.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load volatile i32, ptr %in_gpu_reset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not = icmp eq i32 %3, 0
  br i1 %tobool.not, label %entry.lor.rhs_crit_edge, label %land.lhs.true

entry.lor.rhs_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.rhs

land.lhs.true:                                    ; preds = %entry
  %asic_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 12
  %4 = ptrtoint ptr %asic_funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %asic_funcs, align 4
  %reset_method = getelementptr inbounds %struct.amdgpu_asic_funcs, ptr %5, i32 0, i32 5
  %6 = ptrtoint ptr %reset_method to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %reset_method, align 4
  %call2 = tail call i32 %7(ptr noundef %1) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %call2)
  %cmp = icmp eq i32 %call2, 4
  br i1 %cmp, label %if.then17.critedge, label %land.lhs.true.lor.rhs_crit_edge

land.lhs.true.lor.rhs_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.rhs

lor.rhs:                                          ; preds = %land.lhs.true.lor.rhs_crit_edge, %entry.lor.rhs_crit_edge
  %in_runpm = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 156
  %8 = ptrtoint ptr %in_runpm to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %in_runpm, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool3.not = icmp eq i8 %9, 0
  br i1 %tobool3.not, label %cleanup.critedge, label %land.rhs

land.rhs:                                         ; preds = %lor.rhs
  %asic_funcs4 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 12
  %10 = ptrtoint ptr %asic_funcs4 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %asic_funcs4, align 4
  %supports_baco = getelementptr inbounds %struct.amdgpu_asic_funcs, ptr %11, i32 0, i32 19
  %12 = ptrtoint ptr %supports_baco to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %supports_baco, align 4
  %call5 = tail call zeroext i1 %13(ptr noundef %1) #14
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %14 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %backend.i, align 4
  %low_sclk_interrupt_threshold.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %15, i32 0, i32 20
  %16 = ptrtoint ptr %low_sclk_interrupt_threshold.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 0, ptr %low_sclk_interrupt_threshold.i, align 4
  br i1 %call5, label %land.rhs.if.then17_crit_edge, label %land.rhs.cleanup_crit_edge

land.rhs.cleanup_crit_edge:                       ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.rhs.if.then17_crit_edge:                     ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then17

if.then17.critedge:                               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  %backend.i40 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %17 = ptrtoint ptr %backend.i40 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %backend.i40, align 4
  %low_sclk_interrupt_threshold.i41 = getelementptr inbounds %struct.vega20_hwmgr, ptr %18, i32 0, i32 20
  %19 = ptrtoint ptr %low_sclk_interrupt_threshold.i41 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 0, ptr %low_sclk_interrupt_threshold.i41, align 4
  br label %if.then17

if.then17:                                        ; preds = %if.then17.critedge, %land.rhs.if.then17_crit_edge
  %call18 = tail call i32 @vega20_baco_apply_vdci_flush_workaround(ptr noundef %hwmgr) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call18)
  %tobool19.not = icmp eq i32 %call18, 0
  br i1 %tobool19.not, label %if.then17.cleanup_crit_edge, label %do.end23

if.then17.cleanup_crit_edge:                      ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end23:                                         ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #16
  %call25 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.5) #18
  br label %cleanup

cleanup.critedge:                                 ; preds = %lor.rhs
  call void @__sanitizer_cov_trace_pc() #16
  %backend.i42 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %20 = ptrtoint ptr %backend.i42 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %backend.i42, align 4
  %low_sclk_interrupt_threshold.i43 = getelementptr inbounds %struct.vega20_hwmgr, ptr %21, i32 0, i32 20
  %22 = ptrtoint ptr %low_sclk_interrupt_threshold.i43 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 0, ptr %low_sclk_interrupt_threshold.i43, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.critedge, %do.end23, %if.then17.cleanup_crit_edge, %land.rhs.cleanup_crit_edge
  %ret.0 = phi i32 [ %call18, %do.end23 ], [ 0, %if.then17.cleanup_crit_edge ], [ 0, %land.rhs.cleanup_crit_edge ], [ 0, %cleanup.critedge ]
  ret i32 %ret.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_apply_clocks_adjust_rules(ptr nocapture noundef readonly %hwmgr) #2 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %2 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 4
  %4 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp = icmp ugt i32 %5, 1
  br i1 %cmp, label %land.lhs.true, label %entry.lor.rhs_crit_edge

entry.lor.rhs_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.rhs

land.lhs.true:                                    ; preds = %entry
  %multi_monitor_in_sync = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 14
  %6 = ptrtoint ptr %multi_monitor_in_sync to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %multi_monitor_in_sync, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  br i1 %tobool.not, label %land.lhs.true.lor.end_crit_edge, label %land.lhs.true.lor.rhs_crit_edge

land.lhs.true.lor.rhs_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.rhs

land.lhs.true.lor.end_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.end

lor.rhs:                                          ; preds = %land.lhs.true.lor.rhs_crit_edge, %entry.lor.rhs_crit_edge
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %land.lhs.true.lor.end_crit_edge
  %8 = phi i1 [ true, %land.lhs.true.lor.end_crit_edge ], [ false, %lor.rhs ]
  %dce_tolerable_mclk_in_active_latency = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 19
  %9 = ptrtoint ptr %dce_tolerable_mclk_in_active_latency to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %dce_tolerable_mclk_in_active_latency, align 4
  %gfx_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1
  %value = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 0, i32 1
  %11 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %value, align 4
  %dpm_state = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %13 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %dpm_state, align 4
  %soft_max_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 1
  %14 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 65535, ptr %soft_max_level, align 4
  %hard_min_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 2
  %15 = ptrtoint ptr %hard_min_level to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %12, ptr %hard_min_level, align 4
  %hard_max_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 3
  %16 = ptrtoint ptr %hard_max_level to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 65535, ptr %hard_max_level, align 4
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %17 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %18, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %lor.end.if.end53_crit_edge, label %if.then

lor.end.if.end53_crit_edge:                       ; preds = %lor.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end53

if.then:                                          ; preds = %lor.end
  %19 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %gfx_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %20)
  %cmp11 = icmp ugt i32 %20, 3
  br i1 %cmp11, label %if.then12, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then12:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %value15 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 3, i32 1
  %21 = ptrtoint ptr %value15 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %value15, align 4
  %23 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %dpm_state, align 4
  %24 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %22, ptr %soft_max_level, align 4
  br label %if.end

if.end:                                           ; preds = %if.then12, %if.then.if.end_crit_edge
  %dpm_level = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %25 = ptrtoint ptr %dpm_level to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %dpm_level, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %26)
  %cmp23 = icmp eq i32 %26, 32
  br i1 %cmp23, label %if.then24, label %if.end.if.end35_crit_edge

if.end.if.end35_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end35

if.then24:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %27 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %value, align 4
  %29 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %dpm_state, align 4
  %30 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %28, ptr %soft_max_level, align 4
  %31 = ptrtoint ptr %dpm_level to i32
  call void @__asan_load4_noabort(i32 %31)
  %.pr = load i32, ptr %dpm_level, align 4
  br label %if.end35

if.end35:                                         ; preds = %if.then24, %if.end.if.end35_crit_edge
  %32 = phi i32 [ %.pr, %if.then24 ], [ %26, %if.end.if.end35_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %32)
  %cmp37 = icmp eq i32 %32, 128
  br i1 %cmp37, label %if.then38, label %if.end35.if.end53_crit_edge

if.end35.if.end53_crit_edge:                      ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end53

if.then38:                                        ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #16
  %33 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %gfx_table, align 4
  %sub = add i32 %34, -1
  %value42 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub, i32 1
  %35 = ptrtoint ptr %value42 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %value42, align 4
  %37 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %dpm_state, align 4
  %38 = load i32, ptr %value42, align 4
  %39 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 %38, ptr %soft_max_level, align 4
  br label %if.end53

if.end53:                                         ; preds = %if.then38, %if.end35.if.end53_crit_edge, %lor.end.if.end53_crit_edge
  %mem_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %value57 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 0, i32 1
  %40 = ptrtoint ptr %value57 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %value57, align 4
  %dpm_state58 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %42 = ptrtoint ptr %dpm_state58 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %41, ptr %dpm_state58, align 4
  %soft_max_level61 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 1
  %43 = ptrtoint ptr %soft_max_level61 to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 65535, ptr %soft_max_level61, align 4
  %hard_min_level66 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 2
  %44 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %41, ptr %hard_min_level66, align 4
  %hard_max_level68 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 3
  %45 = ptrtoint ptr %hard_max_level68 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 65535, ptr %hard_max_level68, align 4
  %46 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx.i, align 4
  %and1.i609 = and i32 %47, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i609)
  %cmp.i610.not = icmp eq i32 %and1.i609, 0
  br i1 %cmp.i610.not, label %if.end53.if.end120_crit_edge, label %if.then73

if.end53.if.end120_crit_edge:                     ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end120

if.then73:                                        ; preds = %if.end53
  %48 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %mem_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %49)
  %cmp75 = icmp ugt i32 %49, 2
  br i1 %cmp75, label %if.then76, label %if.then73.if.end87_crit_edge

if.then73.if.end87_crit_edge:                     ; preds = %if.then73
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end87

if.then76:                                        ; preds = %if.then73
  call void @__sanitizer_cov_trace_pc() #16
  %value79 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 2, i32 1
  %50 = ptrtoint ptr %value79 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %value79, align 4
  %52 = ptrtoint ptr %dpm_state58 to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %dpm_state58, align 4
  %53 = ptrtoint ptr %soft_max_level61 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %51, ptr %soft_max_level61, align 4
  br label %if.end87

if.end87:                                         ; preds = %if.then76, %if.then73.if.end87_crit_edge
  %dpm_level88 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %54 = ptrtoint ptr %dpm_level88 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %dpm_level88, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 64, i32 %55)
  %cmp89 = icmp eq i32 %55, 64
  br i1 %cmp89, label %if.then90, label %if.end87.if.end101_crit_edge

if.end87.if.end101_crit_edge:                     ; preds = %if.end87
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end101

if.then90:                                        ; preds = %if.end87
  call void @__sanitizer_cov_trace_pc() #16
  %56 = ptrtoint ptr %value57 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %value57, align 4
  %58 = ptrtoint ptr %dpm_state58 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %57, ptr %dpm_state58, align 4
  %59 = ptrtoint ptr %soft_max_level61 to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 %57, ptr %soft_max_level61, align 4
  %60 = ptrtoint ptr %dpm_level88 to i32
  call void @__asan_load4_noabort(i32 %60)
  %.pr623 = load i32, ptr %dpm_level88, align 4
  br label %if.end101

if.end101:                                        ; preds = %if.then90, %if.end87.if.end101_crit_edge
  %61 = phi i32 [ %.pr623, %if.then90 ], [ %55, %if.end87.if.end101_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %61)
  %cmp103 = icmp eq i32 %61, 128
  br i1 %cmp103, label %if.then104, label %if.end101.if.end120_crit_edge

if.end101.if.end120_crit_edge:                    ; preds = %if.end101
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end120

if.then104:                                       ; preds = %if.end101
  call void @__sanitizer_cov_trace_pc() #16
  %62 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %mem_table, align 4
  %sub107 = add i32 %63, -1
  %value109 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub107, i32 1
  %64 = ptrtoint ptr %value109 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %value109, align 4
  %66 = ptrtoint ptr %dpm_state58 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %dpm_state58, align 4
  %67 = load i32, ptr %value109, align 4
  %68 = ptrtoint ptr %soft_max_level61 to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %67, ptr %soft_max_level61, align 4
  br label %if.end120

if.end120:                                        ; preds = %if.then104, %if.end101.if.end120_crit_edge, %if.end53.if.end120_crit_edge
  %69 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %hard_min_level66, align 4
  %71 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %display_config, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %72, i32 0, i32 7
  %73 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %min_mem_set_clock, align 4
  %div = udiv i32 %74, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %70, i32 %div)
  %cmp124 = icmp ult i32 %70, %div
  br i1 %cmp124, label %if.then125, label %if.end120.if.end131_crit_edge

if.end120.if.end131_crit_edge:                    ; preds = %if.end120
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end131

if.then125:                                       ; preds = %if.end120
  call void @__sanitizer_cov_trace_pc() #16
  %75 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 %div, ptr %hard_min_level66, align 4
  br label %if.end131

if.end131:                                        ; preds = %if.then125, %if.end120.if.end131_crit_edge
  br i1 %8, label %if.then133, label %if.end131.if.end164_crit_edge

if.end131.if.end164_crit_edge:                    ; preds = %if.end131
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end164

if.then133:                                       ; preds = %if.end131
  %76 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %mem_table, align 4
  %sub136 = add i32 %77, -1
  %value138 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub136, i32 1
  %78 = ptrtoint ptr %value138 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %value138, align 4
  %80 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %79, ptr %hard_min_level66, align 4
  %mclk_latency_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 4
  %81 = ptrtoint ptr %mclk_latency_table to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %mclk_latency_table, align 4
  %sub142 = add i32 %82, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub142)
  %cmp143624.not = icmp eq i32 %sub142, 0
  br i1 %cmp143624.not, label %if.then133.if.end164_crit_edge, label %if.then133.for.body_crit_edge

if.then133.for.body_crit_edge:                    ; preds = %if.then133
  br label %for.body

if.then133.if.end164_crit_edge:                   ; preds = %if.then133
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end164

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.then133.for.body_crit_edge
  %i.0625 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.then133.for.body_crit_edge ]
  %latency146 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 4, i32 1, i32 %i.0625, i32 1
  %83 = ptrtoint ptr %latency146 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %latency146, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %84, i32 %10)
  %cmp147.not = icmp ugt i32 %84, %10
  br i1 %cmp147.not, label %for.body.for.inc_crit_edge, label %if.then148

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc

if.then148:                                       ; preds = %for.body
  %value151 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %i.0625, i32 1
  %85 = ptrtoint ptr %value151 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %value151, align 4
  %87 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %display_config, align 4
  %min_mem_set_clock153 = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %88, i32 0, i32 7
  %89 = ptrtoint ptr %min_mem_set_clock153 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %min_mem_set_clock153, align 4
  %div154 = udiv i32 %90, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %86, i32 %div154)
  %cmp155.not = icmp ult i32 %86, %div154
  br i1 %cmp155.not, label %if.then148.for.inc_crit_edge, label %if.then156

if.then148.for.inc_crit_edge:                     ; preds = %if.then148
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc

if.then156:                                       ; preds = %if.then148
  call void @__sanitizer_cov_trace_pc() #16
  %91 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %86, ptr %hard_min_level66, align 4
  br label %if.end164

for.inc:                                          ; preds = %if.then148.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw i32 %i.0625, 1
  %exitcond.not = icmp eq i32 %inc, %sub142
  br i1 %exitcond.not, label %for.inc.if.end164_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.inc.if.end164_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end164

if.end164:                                        ; preds = %for.inc.if.end164_crit_edge, %if.then156, %if.then133.if.end164_crit_edge, %if.end131.if.end164_crit_edge
  %92 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %display_config, align 4
  %94 = ptrtoint ptr %93 to i32
  call void @__asan_load1_noabort(i32 %94)
  %95 = load i8, ptr %93, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %95)
  %tobool166.not = icmp eq i8 %95, 0
  br i1 %tobool166.not, label %if.end164.if.end175_crit_edge, label %if.then167

if.end164.if.end175_crit_edge:                    ; preds = %if.end164
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end175

if.then167:                                       ; preds = %if.end164
  call void @__sanitizer_cov_trace_pc() #16
  %96 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %mem_table, align 4
  %sub170 = add i32 %97, -1
  %value172 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub170, i32 1
  %98 = ptrtoint ptr %value172 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %value172, align 4
  %100 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %99, ptr %hard_min_level66, align 4
  br label %if.end175

if.end175:                                        ; preds = %if.then167, %if.end164.if.end175_crit_edge
  br i1 %8, label %land.lhs.true177, label %if.end175.lor.lhs.false_crit_edge

if.end175.lor.lhs.false_crit_edge:                ; preds = %if.end175
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false

land.lhs.true177:                                 ; preds = %if.end175
  %101 = ptrtoint ptr %hard_min_level66 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %hard_min_level66, align 4
  %103 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %mem_table, align 4
  %sub182 = add i32 %104, -1
  %value184 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub182, i32 1
  %105 = ptrtoint ptr %value184 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %value184, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %102, i32 %106)
  %cmp185 = icmp eq i32 %102, %106
  br i1 %cmp185, label %land.lhs.true177.if.end196_crit_edge, label %land.lhs.true177.lor.lhs.false_crit_edge

land.lhs.true177.lor.lhs.false_crit_edge:         ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false

land.lhs.true177.if.end196_crit_edge:             ; preds = %land.lhs.true177
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end196

lor.lhs.false:                                    ; preds = %land.lhs.true177.lor.lhs.false_crit_edge, %if.end175.lor.lhs.false_crit_edge
  %107 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %display_config, align 4
  %min_mem_set_clock187 = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %108, i32 0, i32 7
  %109 = ptrtoint ptr %min_mem_set_clock187 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %min_mem_set_clock187, align 4
  %div188 = udiv i32 %110, 100
  %111 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %mem_table, align 4
  %sub191 = add i32 %112, -1
  %value193 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub191, i32 1
  %113 = ptrtoint ptr %value193 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %value193, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %div188, i32 %114)
  %cmp194.not = icmp uge i32 %div188, %114
  br label %if.end196

if.end196:                                        ; preds = %lor.lhs.false, %land.lhs.true177.if.end196_crit_edge
  %disable_fclk_switching.0.off0 = phi i1 [ true, %land.lhs.true177.if.end196_crit_edge ], [ %cmp194.not, %lor.lhs.false ]
  %value200 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 0, i32 1
  %115 = ptrtoint ptr %value200 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %value200, align 4
  %dpm_state201 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1
  %117 = ptrtoint ptr %dpm_state201 to i32
  call void @__asan_store4_noabort(i32 %117)
  store i32 %116, ptr %dpm_state201, align 4
  %soft_max_level204 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 1
  %118 = ptrtoint ptr %soft_max_level204 to i32
  call void @__asan_store4_noabort(i32 %118)
  store i32 65535, ptr %soft_max_level204, align 4
  %hard_min_level209 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 2
  %119 = ptrtoint ptr %hard_min_level209 to i32
  call void @__asan_store4_noabort(i32 %119)
  store i32 %116, ptr %hard_min_level209, align 4
  %hard_max_level211 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 3
  %120 = ptrtoint ptr %hard_max_level211 to i32
  call void @__asan_store4_noabort(i32 %120)
  store i32 65535, ptr %hard_max_level211, align 4
  %121 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %display_config, align 4
  %123 = ptrtoint ptr %122 to i32
  call void @__asan_load1_noabort(i32 %123)
  %124 = load i8, ptr %122, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %124)
  %tobool214.not = icmp ne i8 %124, 0
  %brmerge = or i1 %disable_fclk_switching.0.off0, %tobool214.not
  br i1 %brmerge, label %if.then217, label %if.end196.if.end225_crit_edge

if.end196.if.end225_crit_edge:                    ; preds = %if.end196
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end225

if.then217:                                       ; preds = %if.end196
  call void @__sanitizer_cov_trace_pc() #16
  %fclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10
  %125 = ptrtoint ptr %fclk_table to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %fclk_table, align 4
  %sub220 = add i32 %126, -1
  %value222 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 %sub220, i32 1
  %127 = ptrtoint ptr %value222 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %value222, align 4
  %129 = ptrtoint ptr %dpm_state201 to i32
  call void @__asan_store4_noabort(i32 %129)
  store i32 %128, ptr %dpm_state201, align 4
  br label %if.end225

if.end225:                                        ; preds = %if.then217, %if.end196.if.end225_crit_edge
  %vclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4
  %value229 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 0, i32 1
  %130 = ptrtoint ptr %value229 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %value229, align 4
  %dpm_state230 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1
  %132 = ptrtoint ptr %dpm_state230 to i32
  call void @__asan_store4_noabort(i32 %132)
  store i32 %131, ptr %dpm_state230, align 4
  %soft_max_level233 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 1
  %133 = ptrtoint ptr %soft_max_level233 to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 65535, ptr %soft_max_level233, align 4
  %hard_min_level238 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 2
  %134 = ptrtoint ptr %hard_min_level238 to i32
  call void @__asan_store4_noabort(i32 %134)
  store i32 %131, ptr %hard_min_level238, align 4
  %hard_max_level240 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 3
  %135 = ptrtoint ptr %hard_max_level240 to i32
  call void @__asan_store4_noabort(i32 %135)
  store i32 65535, ptr %hard_max_level240, align 4
  %136 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx.i, align 4
  %and1.i612 = and i32 %137, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i612)
  %cmp.i613.not = icmp eq i32 %and1.i612, 0
  br i1 %cmp.i613.not, label %if.end225.if.end278_crit_edge, label %if.then245

if.end225.if.end278_crit_edge:                    ; preds = %if.end225
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end278

if.then245:                                       ; preds = %if.end225
  %138 = ptrtoint ptr %vclk_table to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %vclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %139)
  %cmp247 = icmp ugt i32 %139, 3
  br i1 %cmp247, label %if.then248, label %if.then245.if.end259_crit_edge

if.then245.if.end259_crit_edge:                   ; preds = %if.then245
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end259

if.then248:                                       ; preds = %if.then245
  call void @__sanitizer_cov_trace_pc() #16
  %value251 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 3, i32 1
  %140 = ptrtoint ptr %value251 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %value251, align 4
  %142 = ptrtoint ptr %dpm_state230 to i32
  call void @__asan_store4_noabort(i32 %142)
  store i32 %141, ptr %dpm_state230, align 4
  %143 = ptrtoint ptr %soft_max_level233 to i32
  call void @__asan_store4_noabort(i32 %143)
  store i32 %141, ptr %soft_max_level233, align 4
  br label %if.end259

if.end259:                                        ; preds = %if.then248, %if.then245.if.end259_crit_edge
  %dpm_level260 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %144 = ptrtoint ptr %dpm_level260 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %dpm_level260, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %145)
  %cmp261 = icmp eq i32 %145, 128
  br i1 %cmp261, label %if.then262, label %if.end259.if.end278_crit_edge

if.end259.if.end278_crit_edge:                    ; preds = %if.end259
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end278

if.then262:                                       ; preds = %if.end259
  call void @__sanitizer_cov_trace_pc() #16
  %146 = ptrtoint ptr %vclk_table to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %vclk_table, align 4
  %sub265 = add i32 %147, -1
  %value267 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 %sub265, i32 1
  %148 = ptrtoint ptr %value267 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %value267, align 4
  %150 = ptrtoint ptr %dpm_state230 to i32
  call void @__asan_store4_noabort(i32 %150)
  store i32 %149, ptr %dpm_state230, align 4
  %151 = load i32, ptr %value267, align 4
  %152 = ptrtoint ptr %soft_max_level233 to i32
  call void @__asan_store4_noabort(i32 %152)
  store i32 %151, ptr %soft_max_level233, align 4
  br label %if.end278

if.end278:                                        ; preds = %if.then262, %if.end259.if.end278_crit_edge, %if.end225.if.end278_crit_edge
  %dclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5
  %value282 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 0, i32 1
  %153 = ptrtoint ptr %value282 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %value282, align 4
  %dpm_state283 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1
  %155 = ptrtoint ptr %dpm_state283 to i32
  call void @__asan_store4_noabort(i32 %155)
  store i32 %154, ptr %dpm_state283, align 4
  %soft_max_level286 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 1
  %156 = ptrtoint ptr %soft_max_level286 to i32
  call void @__asan_store4_noabort(i32 %156)
  store i32 65535, ptr %soft_max_level286, align 4
  %hard_min_level291 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 2
  %157 = ptrtoint ptr %hard_min_level291 to i32
  call void @__asan_store4_noabort(i32 %157)
  store i32 %154, ptr %hard_min_level291, align 4
  %hard_max_level293 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 3
  %158 = ptrtoint ptr %hard_max_level293 to i32
  call void @__asan_store4_noabort(i32 %158)
  store i32 65535, ptr %hard_max_level293, align 4
  %159 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %arrayidx.i, align 4
  %and1.i615 = and i32 %160, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i615)
  %cmp.i616.not = icmp eq i32 %and1.i615, 0
  br i1 %cmp.i616.not, label %if.end278.if.end331_crit_edge, label %if.then298

if.end278.if.end331_crit_edge:                    ; preds = %if.end278
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end331

if.then298:                                       ; preds = %if.end278
  %161 = ptrtoint ptr %dclk_table to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %dclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %162)
  %cmp300 = icmp ugt i32 %162, 3
  br i1 %cmp300, label %if.then301, label %if.then298.if.end312_crit_edge

if.then298.if.end312_crit_edge:                   ; preds = %if.then298
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end312

if.then301:                                       ; preds = %if.then298
  call void @__sanitizer_cov_trace_pc() #16
  %value304 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 3, i32 1
  %163 = ptrtoint ptr %value304 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %value304, align 4
  %165 = ptrtoint ptr %dpm_state283 to i32
  call void @__asan_store4_noabort(i32 %165)
  store i32 %164, ptr %dpm_state283, align 4
  %166 = ptrtoint ptr %soft_max_level286 to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %164, ptr %soft_max_level286, align 4
  br label %if.end312

if.end312:                                        ; preds = %if.then301, %if.then298.if.end312_crit_edge
  %dpm_level313 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %167 = ptrtoint ptr %dpm_level313 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %dpm_level313, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %168)
  %cmp314 = icmp eq i32 %168, 128
  br i1 %cmp314, label %if.then315, label %if.end312.if.end331_crit_edge

if.end312.if.end331_crit_edge:                    ; preds = %if.end312
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end331

if.then315:                                       ; preds = %if.end312
  call void @__sanitizer_cov_trace_pc() #16
  %169 = ptrtoint ptr %dclk_table to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %dclk_table, align 4
  %sub318 = add i32 %170, -1
  %value320 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 %sub318, i32 1
  %171 = ptrtoint ptr %value320 to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %value320, align 4
  %173 = ptrtoint ptr %dpm_state283 to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 %172, ptr %dpm_state283, align 4
  %174 = load i32, ptr %value320, align 4
  %175 = ptrtoint ptr %soft_max_level286 to i32
  call void @__asan_store4_noabort(i32 %175)
  store i32 %174, ptr %soft_max_level286, align 4
  br label %if.end331

if.end331:                                        ; preds = %if.then315, %if.end312.if.end331_crit_edge, %if.end278.if.end331_crit_edge
  %value335 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 0, i32 1
  %176 = ptrtoint ptr %value335 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %value335, align 4
  %dpm_state336 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1
  %178 = ptrtoint ptr %dpm_state336 to i32
  call void @__asan_store4_noabort(i32 %178)
  store i32 %177, ptr %dpm_state336, align 4
  %soft_max_level339 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %179 = ptrtoint ptr %soft_max_level339 to i32
  call void @__asan_store4_noabort(i32 %179)
  store i32 65535, ptr %soft_max_level339, align 4
  %hard_min_level344 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 2
  %180 = ptrtoint ptr %hard_min_level344 to i32
  call void @__asan_store4_noabort(i32 %180)
  store i32 %177, ptr %hard_min_level344, align 4
  %hard_max_level346 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 3
  %181 = ptrtoint ptr %hard_max_level346 to i32
  call void @__asan_store4_noabort(i32 %181)
  store i32 65535, ptr %hard_max_level346, align 4
  %182 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %arrayidx.i, align 4
  %and1.i618 = and i32 %183, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i618)
  %cmp.i619.not = icmp eq i32 %and1.i618, 0
  br i1 %cmp.i619.not, label %if.end331.if.end384_crit_edge, label %if.then351

if.end331.if.end384_crit_edge:                    ; preds = %if.end331
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end384

if.then351:                                       ; preds = %if.end331
  %184 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %185)
  %cmp353 = icmp ugt i32 %185, 3
  br i1 %cmp353, label %if.then354, label %if.then351.if.end365_crit_edge

if.then351.if.end365_crit_edge:                   ; preds = %if.then351
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end365

if.then354:                                       ; preds = %if.then351
  call void @__sanitizer_cov_trace_pc() #16
  %value357 = getelementptr %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 3, i32 1
  %186 = ptrtoint ptr %value357 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %value357, align 4
  %188 = ptrtoint ptr %dpm_state336 to i32
  call void @__asan_store4_noabort(i32 %188)
  store i32 %187, ptr %dpm_state336, align 4
  %189 = ptrtoint ptr %soft_max_level339 to i32
  call void @__asan_store4_noabort(i32 %189)
  store i32 %187, ptr %soft_max_level339, align 4
  br label %if.end365

if.end365:                                        ; preds = %if.then354, %if.then351.if.end365_crit_edge
  %dpm_level366 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %190 = ptrtoint ptr %dpm_level366 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %dpm_level366, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %191)
  %cmp367 = icmp eq i32 %191, 128
  br i1 %cmp367, label %if.then368, label %if.end365.if.end384_crit_edge

if.end365.if.end384_crit_edge:                    ; preds = %if.end365
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end384

if.then368:                                       ; preds = %if.end365
  call void @__sanitizer_cov_trace_pc() #16
  %sub371 = add i32 %185, -1
  %value373 = getelementptr %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 %sub371, i32 1
  %192 = ptrtoint ptr %value373 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %value373, align 4
  %194 = ptrtoint ptr %dpm_state336 to i32
  call void @__asan_store4_noabort(i32 %194)
  store i32 %193, ptr %dpm_state336, align 4
  %195 = load i32, ptr %value373, align 4
  %196 = ptrtoint ptr %soft_max_level339 to i32
  call void @__asan_store4_noabort(i32 %196)
  store i32 %195, ptr %soft_max_level339, align 4
  br label %if.end384

if.end384:                                        ; preds = %if.then368, %if.end365.if.end384_crit_edge, %if.end331.if.end384_crit_edge
  %eclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3
  %value388 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 0, i32 1
  %197 = ptrtoint ptr %value388 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %value388, align 4
  %dpm_state389 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1
  %199 = ptrtoint ptr %dpm_state389 to i32
  call void @__asan_store4_noabort(i32 %199)
  store i32 %198, ptr %dpm_state389, align 4
  %soft_max_level392 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 1
  %200 = ptrtoint ptr %soft_max_level392 to i32
  call void @__asan_store4_noabort(i32 %200)
  store i32 65535, ptr %soft_max_level392, align 4
  %hard_min_level397 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 2
  %201 = ptrtoint ptr %hard_min_level397 to i32
  call void @__asan_store4_noabort(i32 %201)
  store i32 %198, ptr %hard_min_level397, align 4
  %hard_max_level399 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 3
  %202 = ptrtoint ptr %hard_max_level399 to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 65535, ptr %hard_max_level399, align 4
  %203 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx.i, align 4
  %and1.i621 = and i32 %204, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i621)
  %cmp.i622.not = icmp eq i32 %and1.i621, 0
  br i1 %cmp.i622.not, label %if.end384.if.end437_crit_edge, label %if.then404

if.end384.if.end437_crit_edge:                    ; preds = %if.end384
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end437

if.then404:                                       ; preds = %if.end384
  %205 = ptrtoint ptr %eclk_table to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %eclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %206)
  %cmp406 = icmp ugt i32 %206, 3
  br i1 %cmp406, label %if.then407, label %if.then404.if.end418_crit_edge

if.then404.if.end418_crit_edge:                   ; preds = %if.then404
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end418

if.then407:                                       ; preds = %if.then404
  call void @__sanitizer_cov_trace_pc() #16
  %value410 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 3, i32 1
  %207 = ptrtoint ptr %value410 to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %value410, align 4
  %209 = ptrtoint ptr %dpm_state389 to i32
  call void @__asan_store4_noabort(i32 %209)
  store i32 %208, ptr %dpm_state389, align 4
  %210 = ptrtoint ptr %soft_max_level392 to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 %208, ptr %soft_max_level392, align 4
  br label %if.end418

if.end418:                                        ; preds = %if.then407, %if.then404.if.end418_crit_edge
  %dpm_level419 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %211 = ptrtoint ptr %dpm_level419 to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %dpm_level419, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %212)
  %cmp420 = icmp eq i32 %212, 128
  br i1 %cmp420, label %if.then421, label %if.end418.if.end437_crit_edge

if.end418.if.end437_crit_edge:                    ; preds = %if.end418
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end437

if.then421:                                       ; preds = %if.end418
  call void @__sanitizer_cov_trace_pc() #16
  %213 = ptrtoint ptr %eclk_table to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %eclk_table, align 4
  %sub424 = add i32 %214, -1
  %value426 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 %sub424, i32 1
  %215 = ptrtoint ptr %value426 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %value426, align 4
  %217 = ptrtoint ptr %dpm_state389 to i32
  call void @__asan_store4_noabort(i32 %217)
  store i32 %216, ptr %dpm_state389, align 4
  %218 = load i32, ptr %value426, align 4
  %219 = ptrtoint ptr %soft_max_level392 to i32
  call void @__asan_store4_noabort(i32 %219)
  store i32 %218, ptr %soft_max_level392, align 4
  br label %if.end437

if.end437:                                        ; preds = %if.then421, %if.end418.if.end437_crit_edge, %if.end384.if.end437_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_dpm_force_dpm_level(ptr noundef %hwmgr, i32 noundef %level) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values)
  switch i32 %level, label %entry.cleanup_crit_edge [
    i32 8, label %sw.bb
    i32 4, label %sw.bb1
    i32 1, label %sw.bb3
    i32 16, label %entry.sw.bb5_crit_edge
    i32 32, label %entry.sw.bb5_crit_edge116
    i32 64, label %entry.sw.bb5_crit_edge117
    i32 128, label %entry.sw.bb5_crit_edge118
  ]

entry.sw.bb5_crit_edge118:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5

entry.sw.bb5_crit_edge117:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5

entry.sw.bb5_crit_edge116:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5

entry.sw.bb5_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %entry
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %1 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %backend.i, align 4
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 1
  %call.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %gfx_table.i) #14
  %value.i = getelementptr %struct.vega20_dpm_table, ptr %2, i32 0, i32 1, i32 2, i32 %call.i, i32 1
  %3 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %value.i, align 4
  %dpm_state.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 1, i32 1
  %soft_max_level.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 1, i32 1, i32 1
  %5 = ptrtoint ptr %soft_max_level.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %4, ptr %soft_max_level.i, align 4
  %6 = ptrtoint ptr %dpm_state.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %4, ptr %dpm_state.i, align 4
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 2
  %call9.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %mem_table.i) #14
  %value14.i = getelementptr %struct.vega20_dpm_table, ptr %2, i32 0, i32 2, i32 2, i32 %call9.i, i32 1
  %7 = ptrtoint ptr %value14.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %value14.i, align 4
  %dpm_state17.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 2, i32 1
  %soft_max_level18.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 2, i32 1, i32 1
  %9 = ptrtoint ptr %soft_max_level18.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %soft_max_level18.i, align 4
  %10 = ptrtoint ptr %dpm_state17.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %8, ptr %dpm_state17.i, align 4
  %call24.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %2) #14
  %value29.i = getelementptr %struct.vega20_single_dpm_table, ptr %2, i32 0, i32 2, i32 %call24.i, i32 1
  %11 = ptrtoint ptr %value29.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %value29.i, align 4
  %dpm_state32.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %2, i32 0, i32 1
  %soft_max_level33.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %2, i32 0, i32 1, i32 1
  %13 = ptrtoint ptr %soft_max_level33.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %soft_max_level33.i, align 4
  %14 = ptrtoint ptr %dpm_state32.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %12, ptr %dpm_state32.i, align 4
  %call38.i = tail call fastcc i32 @vega20_upload_dpm_min_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call38.i)
  %tobool.not.i = icmp eq i32 %call38.i, 0
  br i1 %tobool.not.i, label %do.end46.i, label %if.then.i

if.then.i:                                        ; preds = %sw.bb
  %call39.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_dpm_highest._rs, ptr noundef nonnull @__func__.vega20_force_dpm_highest) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call39.i)
  %tobool40.not.i = icmp eq i32 %call39.i, 0
  br i1 %tobool40.not.i, label %if.then.i.cleanup_crit_edge, label %if.then.i.cleanup.sink.split.i_crit_edge

if.then.i.cleanup.sink.split.i_crit_edge:         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.then.i.cleanup_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end46.i:                                       ; preds = %sw.bb
  %call47.i = tail call fastcc i32 @vega20_upload_dpm_max_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call47.i)
  %tobool49.not.i = icmp eq i32 %call47.i, 0
  br i1 %tobool49.not.i, label %do.end46.i.cleanup_crit_edge, label %if.then50.i

do.end46.i.cleanup_crit_edge:                     ; preds = %do.end46.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then50.i:                                      ; preds = %do.end46.i
  %call51.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_dpm_highest._rs.8, ptr noundef nonnull @__func__.vega20_force_dpm_highest) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call51.i)
  %tobool52.not.i = icmp eq i32 %call51.i, 0
  br i1 %tobool52.not.i, label %if.then50.i.cleanup_crit_edge, label %if.then50.i.cleanup.sink.split.i_crit_edge

if.then50.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.then50.i.cleanup_crit_edge:                    ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split.i:                             ; preds = %if.then50.i.cleanup.sink.split.i_crit_edge, %if.then.i.cleanup.sink.split.i_crit_edge
  %.str.11.sink.i = phi ptr [ @.str.7, %if.then.i.cleanup.sink.split.i_crit_edge ], [ @.str.11, %if.then50.i.cleanup.sink.split.i_crit_edge ]
  %retval.0.ph.i = phi i32 [ %call38.i, %if.then.i.cleanup.sink.split.i_crit_edge ], [ %call47.i, %if.then50.i.cleanup.sink.split.i_crit_edge ]
  %call58.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.11.sink.i) #18
  br label %cleanup

sw.bb1:                                           ; preds = %entry
  %backend.i25 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %15 = ptrtoint ptr %backend.i25 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %backend.i25, align 4
  %gfx_table.i26 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 1
  %17 = ptrtoint ptr %gfx_table.i26 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %gfx_table.i26, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %18)
  %cmp17.not.i.i = icmp eq i32 %18, 0
  br i1 %cmp17.not.i.i, label %sw.bb1.if.then3.i.i_crit_edge, label %sw.bb1.for.body.i.i_crit_edge

sw.bb1.for.body.i.i_crit_edge:                    ; preds = %sw.bb1
  br label %for.body.i.i

sw.bb1.if.then3.i.i_crit_edge:                    ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %sw.bb1.for.body.i.i_crit_edge
  %i.018.i.i = phi i32 [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %sw.bb1.for.body.i.i_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.vega20_dpm_table, ptr %16, i32 0, i32 1, i32 2, i32 %i.018.i.i
  %19 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx.i.i, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool.not.i.i = icmp eq i8 %20, 0
  br i1 %tobool.not.i.i, label %for.inc.i.i, label %for.body.i.i.vega20_find_lowest_dpm_level.exit.i_crit_edge

for.body.i.i.vega20_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit.i

for.inc.i.i:                                      ; preds = %for.body.i.i
  %inc.i.i = add nuw i32 %i.018.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %18
  br i1 %exitcond.not.i.i, label %for.inc.i.i.if.then3.i.i_crit_edge, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i.i

for.inc.i.i.if.then3.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i.i

if.then3.i.i:                                     ; preds = %for.inc.i.i.if.then3.i.i_crit_edge, %sw.bb1.if.then3.i.i_crit_edge
  %dpm_levels4.i.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 1, i32 2
  %21 = ptrtoint ptr %dpm_levels4.i.i to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 1, ptr %dpm_levels4.i.i, align 4
  br label %vega20_find_lowest_dpm_level.exit.i

vega20_find_lowest_dpm_level.exit.i:              ; preds = %if.then3.i.i, %for.body.i.i.vega20_find_lowest_dpm_level.exit.i_crit_edge
  %i.1.i.i = phi i32 [ 0, %if.then3.i.i ], [ %i.018.i.i, %for.body.i.i.vega20_find_lowest_dpm_level.exit.i_crit_edge ]
  %value.i27 = getelementptr %struct.vega20_dpm_table, ptr %16, i32 0, i32 1, i32 2, i32 %i.1.i.i, i32 1
  %22 = ptrtoint ptr %value.i27 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %value.i27, align 4
  %dpm_state.i28 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 1, i32 1
  %soft_max_level.i29 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 1, i32 1, i32 1
  %24 = ptrtoint ptr %soft_max_level.i29 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %23, ptr %soft_max_level.i29, align 4
  %25 = ptrtoint ptr %dpm_state.i28 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %23, ptr %dpm_state.i28, align 4
  %mem_table.i30 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 2
  %26 = ptrtoint ptr %mem_table.i30 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %mem_table.i30, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %27)
  %cmp17.not.i83.i = icmp eq i32 %27, 0
  br i1 %cmp17.not.i83.i, label %vega20_find_lowest_dpm_level.exit.i.if.then3.i92.i_crit_edge, label %vega20_find_lowest_dpm_level.exit.i.for.body.i87.i_crit_edge

vega20_find_lowest_dpm_level.exit.i.for.body.i87.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit.i
  br label %for.body.i87.i

vega20_find_lowest_dpm_level.exit.i.if.then3.i92.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i92.i

for.body.i87.i:                                   ; preds = %for.inc.i90.i.for.body.i87.i_crit_edge, %vega20_find_lowest_dpm_level.exit.i.for.body.i87.i_crit_edge
  %i.018.i84.i = phi i32 [ %inc.i88.i, %for.inc.i90.i.for.body.i87.i_crit_edge ], [ 0, %vega20_find_lowest_dpm_level.exit.i.for.body.i87.i_crit_edge ]
  %arrayidx.i85.i = getelementptr %struct.vega20_dpm_table, ptr %16, i32 0, i32 2, i32 2, i32 %i.018.i84.i
  %28 = ptrtoint ptr %arrayidx.i85.i to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %arrayidx.i85.i, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool.not.i86.i = icmp eq i8 %29, 0
  br i1 %tobool.not.i86.i, label %for.inc.i90.i, label %for.body.i87.i.vega20_find_lowest_dpm_level.exit94.i_crit_edge

for.body.i87.i.vega20_find_lowest_dpm_level.exit94.i_crit_edge: ; preds = %for.body.i87.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit94.i

for.inc.i90.i:                                    ; preds = %for.body.i87.i
  %inc.i88.i = add nuw i32 %i.018.i84.i, 1
  %exitcond.not.i89.i = icmp eq i32 %inc.i88.i, %27
  br i1 %exitcond.not.i89.i, label %for.inc.i90.i.if.then3.i92.i_crit_edge, label %for.inc.i90.i.for.body.i87.i_crit_edge

for.inc.i90.i.for.body.i87.i_crit_edge:           ; preds = %for.inc.i90.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i87.i

for.inc.i90.i.if.then3.i92.i_crit_edge:           ; preds = %for.inc.i90.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i92.i

if.then3.i92.i:                                   ; preds = %for.inc.i90.i.if.then3.i92.i_crit_edge, %vega20_find_lowest_dpm_level.exit.i.if.then3.i92.i_crit_edge
  %dpm_levels4.i91.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 2, i32 2
  %30 = ptrtoint ptr %dpm_levels4.i91.i to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 1, ptr %dpm_levels4.i91.i, align 4
  br label %vega20_find_lowest_dpm_level.exit94.i

vega20_find_lowest_dpm_level.exit94.i:            ; preds = %if.then3.i92.i, %for.body.i87.i.vega20_find_lowest_dpm_level.exit94.i_crit_edge
  %i.1.i93.i = phi i32 [ 0, %if.then3.i92.i ], [ %i.018.i84.i, %for.body.i87.i.vega20_find_lowest_dpm_level.exit94.i_crit_edge ]
  %value14.i31 = getelementptr %struct.vega20_dpm_table, ptr %16, i32 0, i32 2, i32 2, i32 %i.1.i93.i, i32 1
  %31 = ptrtoint ptr %value14.i31 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %value14.i31, align 4
  %dpm_state17.i32 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 2, i32 1
  %soft_max_level18.i33 = getelementptr inbounds %struct.vega20_dpm_table, ptr %16, i32 0, i32 2, i32 1, i32 1
  %33 = ptrtoint ptr %soft_max_level18.i33 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %32, ptr %soft_max_level18.i33, align 4
  %34 = ptrtoint ptr %dpm_state17.i32 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %32, ptr %dpm_state17.i32, align 4
  %35 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %16, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp17.not.i95.i = icmp eq i32 %36, 0
  br i1 %cmp17.not.i95.i, label %vega20_find_lowest_dpm_level.exit94.i.if.then3.i104.i_crit_edge, label %vega20_find_lowest_dpm_level.exit94.i.for.body.i99.i_crit_edge

vega20_find_lowest_dpm_level.exit94.i.for.body.i99.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit94.i
  br label %for.body.i99.i

vega20_find_lowest_dpm_level.exit94.i.if.then3.i104.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit94.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i104.i

for.body.i99.i:                                   ; preds = %for.inc.i102.i.for.body.i99.i_crit_edge, %vega20_find_lowest_dpm_level.exit94.i.for.body.i99.i_crit_edge
  %i.018.i96.i = phi i32 [ %inc.i100.i, %for.inc.i102.i.for.body.i99.i_crit_edge ], [ 0, %vega20_find_lowest_dpm_level.exit94.i.for.body.i99.i_crit_edge ]
  %arrayidx.i97.i = getelementptr %struct.vega20_single_dpm_table, ptr %16, i32 0, i32 2, i32 %i.018.i96.i
  %37 = ptrtoint ptr %arrayidx.i97.i to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %arrayidx.i97.i, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %tobool.not.i98.i = icmp eq i8 %38, 0
  br i1 %tobool.not.i98.i, label %for.inc.i102.i, label %for.body.i99.i.vega20_find_lowest_dpm_level.exit106.i_crit_edge

for.body.i99.i.vega20_find_lowest_dpm_level.exit106.i_crit_edge: ; preds = %for.body.i99.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit106.i

for.inc.i102.i:                                   ; preds = %for.body.i99.i
  %inc.i100.i = add nuw i32 %i.018.i96.i, 1
  %exitcond.not.i101.i = icmp eq i32 %inc.i100.i, %36
  br i1 %exitcond.not.i101.i, label %for.inc.i102.i.if.then3.i104.i_crit_edge, label %for.inc.i102.i.for.body.i99.i_crit_edge

for.inc.i102.i.for.body.i99.i_crit_edge:          ; preds = %for.inc.i102.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i99.i

for.inc.i102.i.if.then3.i104.i_crit_edge:         ; preds = %for.inc.i102.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i104.i

if.then3.i104.i:                                  ; preds = %for.inc.i102.i.if.then3.i104.i_crit_edge, %vega20_find_lowest_dpm_level.exit94.i.if.then3.i104.i_crit_edge
  %dpm_levels4.i103.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %16, i32 0, i32 2
  %39 = ptrtoint ptr %dpm_levels4.i103.i to i32
  call void @__asan_store1_noabort(i32 %39)
  store i8 1, ptr %dpm_levels4.i103.i, align 4
  br label %vega20_find_lowest_dpm_level.exit106.i

vega20_find_lowest_dpm_level.exit106.i:           ; preds = %if.then3.i104.i, %for.body.i99.i.vega20_find_lowest_dpm_level.exit106.i_crit_edge
  %i.1.i105.i = phi i32 [ 0, %if.then3.i104.i ], [ %i.018.i96.i, %for.body.i99.i.vega20_find_lowest_dpm_level.exit106.i_crit_edge ]
  %value29.i34 = getelementptr %struct.vega20_single_dpm_table, ptr %16, i32 0, i32 2, i32 %i.1.i105.i, i32 1
  %40 = ptrtoint ptr %value29.i34 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %value29.i34, align 4
  %dpm_state32.i35 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %16, i32 0, i32 1
  %soft_max_level33.i36 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %16, i32 0, i32 1, i32 1
  %42 = ptrtoint ptr %soft_max_level33.i36 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %41, ptr %soft_max_level33.i36, align 4
  %43 = ptrtoint ptr %dpm_state32.i35 to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %41, ptr %dpm_state32.i35, align 4
  %call38.i37 = tail call fastcc i32 @vega20_upload_dpm_min_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call38.i37)
  %tobool.not.i38 = icmp eq i32 %call38.i37, 0
  br i1 %tobool.not.i38, label %do.end46.i44, label %if.then.i41

if.then.i41:                                      ; preds = %vega20_find_lowest_dpm_level.exit106.i
  %call39.i39 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_dpm_lowest._rs, ptr noundef nonnull @__func__.vega20_force_dpm_lowest) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call39.i39)
  %tobool40.not.i40 = icmp eq i32 %call39.i39, 0
  br i1 %tobool40.not.i40, label %if.then.i41.cleanup_crit_edge, label %if.then.i41.cleanup.sink.split.i51_crit_edge

if.then.i41.cleanup.sink.split.i51_crit_edge:     ; preds = %if.then.i41
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i51

if.then.i41.cleanup_crit_edge:                    ; preds = %if.then.i41
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end46.i44:                                     ; preds = %vega20_find_lowest_dpm_level.exit106.i
  %call47.i42 = tail call fastcc i32 @vega20_upload_dpm_max_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call47.i42)
  %tobool49.not.i43 = icmp eq i32 %call47.i42, 0
  br i1 %tobool49.not.i43, label %do.end46.i44.cleanup_crit_edge, label %if.then50.i47

do.end46.i44.cleanup_crit_edge:                   ; preds = %do.end46.i44
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then50.i47:                                    ; preds = %do.end46.i44
  %call51.i45 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_dpm_lowest._rs.75, ptr noundef nonnull @__func__.vega20_force_dpm_lowest) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call51.i45)
  %tobool52.not.i46 = icmp eq i32 %call51.i45, 0
  br i1 %tobool52.not.i46, label %if.then50.i47.cleanup_crit_edge, label %if.then50.i47.cleanup.sink.split.i51_crit_edge

if.then50.i47.cleanup.sink.split.i51_crit_edge:   ; preds = %if.then50.i47
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i51

if.then50.i47.cleanup_crit_edge:                  ; preds = %if.then50.i47
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split.i51:                           ; preds = %if.then50.i47.cleanup.sink.split.i51_crit_edge, %if.then.i41.cleanup.sink.split.i51_crit_edge
  %.str.11.sink.i48 = phi ptr [ @.str.7, %if.then.i41.cleanup.sink.split.i51_crit_edge ], [ @.str.11, %if.then50.i47.cleanup.sink.split.i51_crit_edge ]
  %retval.0.ph.i49 = phi i32 [ %call38.i37, %if.then.i41.cleanup.sink.split.i51_crit_edge ], [ %call47.i42, %if.then50.i47.cleanup.sink.split.i51_crit_edge ]
  %call58.i50 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.11.sink.i48) #18
  br label %cleanup

sw.bb3:                                           ; preds = %entry
  %backend.i53 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %44 = ptrtoint ptr %backend.i53 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %backend.i53, align 4
  %gfx_table.i54 = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 1
  %46 = ptrtoint ptr %gfx_table.i54 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %gfx_table.i54, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %47)
  %cmp17.not.i.i55 = icmp eq i32 %47, 0
  br i1 %cmp17.not.i.i55, label %sw.bb3.if.then3.i.i64_crit_edge, label %sw.bb3.for.body.i.i59_crit_edge

sw.bb3.for.body.i.i59_crit_edge:                  ; preds = %sw.bb3
  br label %for.body.i.i59

sw.bb3.if.then3.i.i64_crit_edge:                  ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i.i64

for.body.i.i59:                                   ; preds = %for.inc.i.i62.for.body.i.i59_crit_edge, %sw.bb3.for.body.i.i59_crit_edge
  %i.018.i.i56 = phi i32 [ %inc.i.i60, %for.inc.i.i62.for.body.i.i59_crit_edge ], [ 0, %sw.bb3.for.body.i.i59_crit_edge ]
  %arrayidx.i.i57 = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 2, i32 %i.018.i.i56
  %48 = ptrtoint ptr %arrayidx.i.i57 to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %arrayidx.i.i57, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %49)
  %tobool.not.i.i58 = icmp eq i8 %49, 0
  br i1 %tobool.not.i.i58, label %for.inc.i.i62, label %for.body.i.i59.vega20_find_lowest_dpm_level.exit.i69_crit_edge

for.body.i.i59.vega20_find_lowest_dpm_level.exit.i69_crit_edge: ; preds = %for.body.i.i59
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit.i69

for.inc.i.i62:                                    ; preds = %for.body.i.i59
  %inc.i.i60 = add nuw i32 %i.018.i.i56, 1
  %exitcond.not.i.i61 = icmp eq i32 %inc.i.i60, %47
  br i1 %exitcond.not.i.i61, label %for.inc.i.i62.if.then3.i.i64_crit_edge, label %for.inc.i.i62.for.body.i.i59_crit_edge

for.inc.i.i62.for.body.i.i59_crit_edge:           ; preds = %for.inc.i.i62
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i.i59

for.inc.i.i62.if.then3.i.i64_crit_edge:           ; preds = %for.inc.i.i62
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i.i64

if.then3.i.i64:                                   ; preds = %for.inc.i.i62.if.then3.i.i64_crit_edge, %sw.bb3.if.then3.i.i64_crit_edge
  %dpm_levels4.i.i63 = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 2
  %50 = ptrtoint ptr %dpm_levels4.i.i63 to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 1, ptr %dpm_levels4.i.i63, align 4
  br label %vega20_find_lowest_dpm_level.exit.i69

vega20_find_lowest_dpm_level.exit.i69:            ; preds = %if.then3.i.i64, %for.body.i.i59.vega20_find_lowest_dpm_level.exit.i69_crit_edge
  %i.1.i.i65 = phi i32 [ 0, %if.then3.i.i64 ], [ %i.018.i.i56, %for.body.i.i59.vega20_find_lowest_dpm_level.exit.i69_crit_edge ]
  %call3.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %gfx_table.i54) #14
  %value.i66 = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 2, i32 %i.1.i.i65, i32 1
  %51 = ptrtoint ptr %value.i66 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %value.i66, align 4
  %dpm_state.i67 = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 1
  %53 = ptrtoint ptr %dpm_state.i67 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %52, ptr %dpm_state.i67, align 4
  %value13.i = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 2, i32 %call3.i, i32 1
  %54 = ptrtoint ptr %value13.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %value13.i, align 4
  %soft_max_level17.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 1, i32 1, i32 1
  %56 = ptrtoint ptr %soft_max_level17.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %55, ptr %soft_max_level17.i, align 4
  %mem_table.i68 = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 2
  %57 = ptrtoint ptr %mem_table.i68 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %mem_table.i68, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %58)
  %cmp17.not.i118.i = icmp eq i32 %58, 0
  br i1 %cmp17.not.i118.i, label %vega20_find_lowest_dpm_level.exit.i69.if.then3.i127.i_crit_edge, label %vega20_find_lowest_dpm_level.exit.i69.for.body.i122.i_crit_edge

vega20_find_lowest_dpm_level.exit.i69.for.body.i122.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit.i69
  br label %for.body.i122.i

vega20_find_lowest_dpm_level.exit.i69.if.then3.i127.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit.i69
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i127.i

for.body.i122.i:                                  ; preds = %for.inc.i125.i.for.body.i122.i_crit_edge, %vega20_find_lowest_dpm_level.exit.i69.for.body.i122.i_crit_edge
  %i.018.i119.i = phi i32 [ %inc.i123.i, %for.inc.i125.i.for.body.i122.i_crit_edge ], [ 0, %vega20_find_lowest_dpm_level.exit.i69.for.body.i122.i_crit_edge ]
  %arrayidx.i120.i = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 2, i32 %i.018.i119.i
  %59 = ptrtoint ptr %arrayidx.i120.i to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %arrayidx.i120.i, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %60)
  %tobool.not.i121.i = icmp eq i8 %60, 0
  br i1 %tobool.not.i121.i, label %for.inc.i125.i, label %for.body.i122.i.vega20_find_lowest_dpm_level.exit129.i_crit_edge

for.body.i122.i.vega20_find_lowest_dpm_level.exit129.i_crit_edge: ; preds = %for.body.i122.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit129.i

for.inc.i125.i:                                   ; preds = %for.body.i122.i
  %inc.i123.i = add nuw i32 %i.018.i119.i, 1
  %exitcond.not.i124.i = icmp eq i32 %inc.i123.i, %58
  br i1 %exitcond.not.i124.i, label %for.inc.i125.i.if.then3.i127.i_crit_edge, label %for.inc.i125.i.for.body.i122.i_crit_edge

for.inc.i125.i.for.body.i122.i_crit_edge:         ; preds = %for.inc.i125.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i122.i

for.inc.i125.i.if.then3.i127.i_crit_edge:         ; preds = %for.inc.i125.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i127.i

if.then3.i127.i:                                  ; preds = %for.inc.i125.i.if.then3.i127.i_crit_edge, %vega20_find_lowest_dpm_level.exit.i69.if.then3.i127.i_crit_edge
  %dpm_levels4.i126.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 2
  %61 = ptrtoint ptr %dpm_levels4.i126.i to i32
  call void @__asan_store1_noabort(i32 %61)
  store i8 1, ptr %dpm_levels4.i126.i, align 4
  br label %vega20_find_lowest_dpm_level.exit129.i

vega20_find_lowest_dpm_level.exit129.i:           ; preds = %if.then3.i127.i, %for.body.i122.i.vega20_find_lowest_dpm_level.exit129.i_crit_edge
  %i.1.i128.i = phi i32 [ 0, %if.then3.i127.i ], [ %i.018.i119.i, %for.body.i122.i.vega20_find_lowest_dpm_level.exit129.i_crit_edge ]
  %call22.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %mem_table.i68) #14
  %value27.i = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 2, i32 %i.1.i128.i, i32 1
  %62 = ptrtoint ptr %value27.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %value27.i, align 4
  %dpm_state30.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 1
  %64 = ptrtoint ptr %dpm_state30.i to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %63, ptr %dpm_state30.i, align 4
  %value36.i = getelementptr %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 2, i32 %call22.i, i32 1
  %65 = ptrtoint ptr %value36.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %value36.i, align 4
  %soft_max_level40.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %45, i32 0, i32 2, i32 1, i32 1
  %67 = ptrtoint ptr %soft_max_level40.i to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 %66, ptr %soft_max_level40.i, align 4
  %68 = ptrtoint ptr %45 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %45, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %69)
  %cmp17.not.i130.i = icmp eq i32 %69, 0
  br i1 %cmp17.not.i130.i, label %vega20_find_lowest_dpm_level.exit129.i.if.then3.i139.i_crit_edge, label %vega20_find_lowest_dpm_level.exit129.i.for.body.i134.i_crit_edge

vega20_find_lowest_dpm_level.exit129.i.for.body.i134.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit129.i
  br label %for.body.i134.i

vega20_find_lowest_dpm_level.exit129.i.if.then3.i139.i_crit_edge: ; preds = %vega20_find_lowest_dpm_level.exit129.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i139.i

for.body.i134.i:                                  ; preds = %for.inc.i137.i.for.body.i134.i_crit_edge, %vega20_find_lowest_dpm_level.exit129.i.for.body.i134.i_crit_edge
  %i.018.i131.i = phi i32 [ %inc.i135.i, %for.inc.i137.i.for.body.i134.i_crit_edge ], [ 0, %vega20_find_lowest_dpm_level.exit129.i.for.body.i134.i_crit_edge ]
  %arrayidx.i132.i = getelementptr %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 2, i32 %i.018.i131.i
  %70 = ptrtoint ptr %arrayidx.i132.i to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %arrayidx.i132.i, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %71)
  %tobool.not.i133.i = icmp eq i8 %71, 0
  br i1 %tobool.not.i133.i, label %for.inc.i137.i, label %for.body.i134.i.vega20_find_lowest_dpm_level.exit141.i_crit_edge

for.body.i134.i.vega20_find_lowest_dpm_level.exit141.i_crit_edge: ; preds = %for.body.i134.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_find_lowest_dpm_level.exit141.i

for.inc.i137.i:                                   ; preds = %for.body.i134.i
  %inc.i135.i = add nuw i32 %i.018.i131.i, 1
  %exitcond.not.i136.i = icmp eq i32 %inc.i135.i, %69
  br i1 %exitcond.not.i136.i, label %for.inc.i137.i.if.then3.i139.i_crit_edge, label %for.inc.i137.i.for.body.i134.i_crit_edge

for.inc.i137.i.for.body.i134.i_crit_edge:         ; preds = %for.inc.i137.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i134.i

for.inc.i137.i.if.then3.i139.i_crit_edge:         ; preds = %for.inc.i137.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then3.i139.i

if.then3.i139.i:                                  ; preds = %for.inc.i137.i.if.then3.i139.i_crit_edge, %vega20_find_lowest_dpm_level.exit129.i.if.then3.i139.i_crit_edge
  %dpm_levels4.i138.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 2
  %72 = ptrtoint ptr %dpm_levels4.i138.i to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 1, ptr %dpm_levels4.i138.i, align 4
  br label %vega20_find_lowest_dpm_level.exit141.i

vega20_find_lowest_dpm_level.exit141.i:           ; preds = %if.then3.i139.i, %for.body.i134.i.vega20_find_lowest_dpm_level.exit141.i_crit_edge
  %i.1.i140.i = phi i32 [ 0, %if.then3.i139.i ], [ %i.018.i131.i, %for.body.i134.i.vega20_find_lowest_dpm_level.exit141.i_crit_edge ]
  %call45.i = tail call fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %45) #14
  %value50.i = getelementptr %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 2, i32 %i.1.i140.i, i32 1
  %73 = ptrtoint ptr %value50.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %value50.i, align 4
  %dpm_state53.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 1
  %75 = ptrtoint ptr %dpm_state53.i to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 %74, ptr %dpm_state53.i, align 4
  %value59.i = getelementptr %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 2, i32 %call45.i, i32 1
  %76 = ptrtoint ptr %value59.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %value59.i, align 4
  %soft_max_level63.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %45, i32 0, i32 1, i32 1
  %78 = ptrtoint ptr %soft_max_level63.i to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %77, ptr %soft_max_level63.i, align 4
  %call64.i = tail call fastcc i32 @vega20_upload_dpm_min_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call64.i)
  %tobool.not.i70 = icmp eq i32 %call64.i, 0
  br i1 %tobool.not.i70, label %do.end72.i, label %if.then.i71

if.then.i71:                                      ; preds = %vega20_find_lowest_dpm_level.exit141.i
  %call65.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_unforce_dpm_levels._rs, ptr noundef nonnull @__func__.vega20_unforce_dpm_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call65.i)
  %tobool66.not.i = icmp eq i32 %call65.i, 0
  br i1 %tobool66.not.i, label %if.then.i71.cleanup_crit_edge, label %if.then.i71.cleanup.sink.split.i73_crit_edge

if.then.i71.cleanup.sink.split.i73_crit_edge:     ; preds = %if.then.i71
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i73

if.then.i71.cleanup_crit_edge:                    ; preds = %if.then.i71
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end72.i:                                       ; preds = %vega20_find_lowest_dpm_level.exit141.i
  %call73.i = tail call fastcc i32 @vega20_upload_dpm_max_level(ptr noundef %hwmgr, i32 noundef 14) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call73.i)
  %tobool75.not.i = icmp eq i32 %call73.i, 0
  br i1 %tobool75.not.i, label %do.end72.i.cleanup_crit_edge, label %if.then76.i

do.end72.i.cleanup_crit_edge:                     ; preds = %do.end72.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then76.i:                                      ; preds = %do.end72.i
  %call77.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_unforce_dpm_levels._rs.79, ptr noundef nonnull @__func__.vega20_unforce_dpm_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call77.i)
  %tobool78.not.i = icmp eq i32 %call77.i, 0
  br i1 %tobool78.not.i, label %if.then76.i.cleanup_crit_edge, label %if.then76.i.cleanup.sink.split.i73_crit_edge

if.then76.i.cleanup.sink.split.i73_crit_edge:     ; preds = %if.then76.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i73

if.then76.i.cleanup_crit_edge:                    ; preds = %if.then76.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split.i73:                           ; preds = %if.then76.i.cleanup.sink.split.i73_crit_edge, %if.then.i71.cleanup.sink.split.i73_crit_edge
  %.str.82.sink.i = phi ptr [ @.str.78, %if.then.i71.cleanup.sink.split.i73_crit_edge ], [ @.str.82, %if.then76.i.cleanup.sink.split.i73_crit_edge ]
  %retval.0.ph.i72 = phi i32 [ %call64.i, %if.then.i71.cleanup.sink.split.i73_crit_edge ], [ %call73.i, %if.then76.i.cleanup.sink.split.i73_crit_edge ]
  %call84.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.82.sink.i) #18
  br label %cleanup

sw.bb5:                                           ; preds = %entry.sw.bb5_crit_edge, %entry.sw.bb5_crit_edge116, %entry.sw.bb5_crit_edge117, %entry.sw.bb5_crit_edge118
  %backend.i75 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %79 = ptrtoint ptr %backend.i75 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %backend.i75, align 4
  %gfx_table.i76 = getelementptr inbounds %struct.vega20_dpm_table, ptr %80, i32 0, i32 1
  %mem_table.i77 = getelementptr inbounds %struct.vega20_dpm_table, ptr %80, i32 0, i32 2
  %81 = ptrtoint ptr %gfx_table.i76 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %gfx_table.i76, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %82)
  %cmp.i = icmp ugt i32 %82, 3
  br i1 %cmp.i, label %land.lhs.true.i, label %sw.bb5.if.end.i_crit_edge

sw.bb5.if.end.i_crit_edge:                        ; preds = %sw.bb5
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %sw.bb5
  %83 = ptrtoint ptr %mem_table.i77 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %mem_table.i77, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %84)
  %cmp4.i = icmp ugt i32 %84, 2
  br i1 %cmp4.i, label %land.lhs.true5.i, label %land.lhs.true.i.if.end.i_crit_edge

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

land.lhs.true5.i:                                 ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  %85 = ptrtoint ptr %80 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %80, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %86)
  %cmp7.i = icmp ugt i32 %86, 3
  %spec.select = select i1 %cmp7.i, i32 3, i32 0
  %spec.select79 = select i1 %cmp7.i, i32 2, i32 0
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true5.i, %land.lhs.true.i.if.end.i_crit_edge, %sw.bb5.if.end.i_crit_edge
  %sclk_mask.0 = phi i32 [ 0, %land.lhs.true.i.if.end.i_crit_edge ], [ 0, %sw.bb5.if.end.i_crit_edge ], [ %spec.select, %land.lhs.true5.i ]
  %mclk_mask.0 = phi i32 [ 0, %land.lhs.true.i.if.end.i_crit_edge ], [ 0, %sw.bb5.if.end.i_crit_edge ], [ %spec.select79, %land.lhs.true5.i ]
  %87 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %87, ptr @__sancov_gen_cov_switch_values.561)
  switch i32 %level, label %if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge [
    i32 32, label %if.then9.i
    i32 64, label %if.then11.i
    i32 128, label %if.then14.i
  ]

if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_get_profiling_clk_mask.exit

if.then9.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_get_profiling_clk_mask.exit

if.then11.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_get_profiling_clk_mask.exit

if.then14.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %sub.i = add i32 %82, -1
  %88 = ptrtoint ptr %mem_table.i77 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %mem_table.i77, align 4
  %sub17.i = add i32 %89, -1
  %90 = ptrtoint ptr %80 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %80, align 4
  %sub19.i = add i32 %91, -1
  br label %vega20_get_profiling_clk_mask.exit

vega20_get_profiling_clk_mask.exit:               ; preds = %if.then14.i, %if.then11.i, %if.then9.i, %if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge
  %sclk_mask.1 = phi i32 [ %sclk_mask.0, %if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge ], [ %sub.i, %if.then14.i ], [ %sclk_mask.0, %if.then11.i ], [ 0, %if.then9.i ]
  %mclk_mask.1 = phi i32 [ %mclk_mask.0, %if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge ], [ %sub17.i, %if.then14.i ], [ 0, %if.then11.i ], [ %mclk_mask.0, %if.then9.i ]
  %soc_mask.1 = phi i32 [ %sclk_mask.0, %if.end.i.vega20_get_profiling_clk_mask.exit_crit_edge ], [ %sub19.i, %if.then14.i ], [ %sclk_mask.0, %if.then11.i ], [ %sclk_mask.0, %if.then9.i ]
  %shl = shl nuw i32 1, %sclk_mask.1
  %call7 = tail call i32 @vega20_force_clock_level(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %shl)
  %shl8 = shl nuw i32 1, %mclk_mask.1
  %call9 = tail call i32 @vega20_force_clock_level(ptr noundef %hwmgr, i32 noundef 1, i32 noundef %shl8)
  %shl10 = shl nuw i32 1, %soc_mask.1
  %call11 = tail call i32 @vega20_force_clock_level(ptr noundef %hwmgr, i32 noundef 3, i32 noundef %shl10)
  br label %cleanup

cleanup:                                          ; preds = %vega20_get_profiling_clk_mask.exit, %cleanup.sink.split.i73, %if.then76.i.cleanup_crit_edge, %do.end72.i.cleanup_crit_edge, %if.then.i71.cleanup_crit_edge, %cleanup.sink.split.i51, %if.then50.i47.cleanup_crit_edge, %do.end46.i44.cleanup_crit_edge, %if.then.i41.cleanup_crit_edge, %cleanup.sink.split.i, %if.then50.i.cleanup_crit_edge, %do.end46.i.cleanup_crit_edge, %if.then.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %ret.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %vega20_get_profiling_clk_mask.exit ], [ %call38.i, %if.then.i.cleanup_crit_edge ], [ %call47.i, %if.then50.i.cleanup_crit_edge ], [ 0, %do.end46.i.cleanup_crit_edge ], [ %retval.0.ph.i, %cleanup.sink.split.i ], [ %call38.i37, %if.then.i41.cleanup_crit_edge ], [ %call47.i42, %if.then50.i47.cleanup_crit_edge ], [ 0, %do.end46.i44.cleanup_crit_edge ], [ %retval.0.ph.i49, %cleanup.sink.split.i51 ], [ %call64.i, %if.then.i71.cleanup_crit_edge ], [ %call73.i, %if.then76.i.cleanup_crit_edge ], [ 0, %do.end72.i.cleanup_crit_edge ], [ %retval.0.ph.i72, %cleanup.sink.split.i73 ]
  ret i32 %ret.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_enable_dpm_tasks(ptr noundef %hwmgr) #1 align 64 {
entry:
  %boot_up_values.i = alloca %struct.pp_atomfwctrl_bios_boot_up_values, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 71, i32 noundef 0, ptr noundef null) #14
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %entry
  %i.063.i = phi i32 [ 0, %entry ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %allowed_features_high.062.i = phi i32 [ 0, %entry ], [ %allowed_features_high.1.i, %for.inc.i.for.body.i_crit_edge ]
  %allowed_features_low.061.i = phi i32 [ 0, %entry ], [ %allowed_features_low.1.i, %for.inc.i.for.body.i_crit_edge ]
  %allowed.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.063.i, i32 2
  %2 = ptrtoint ptr %allowed.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %allowed.i, align 2, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not.i = icmp eq i8 %3, 0
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %if.then.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc.i

if.then.i:                                        ; preds = %for.body.i
  %smu_feature_id.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.063.i, i32 3
  %4 = ptrtoint ptr %smu_feature_id.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %smu_feature_id.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %5)
  %cmp3.i = icmp ugt i32 %5, 31
  %smu_feature_bitmap.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.063.i, i32 4
  %6 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %smu_feature_bitmap.i, align 8
  br i1 %cmp3.i, label %cond.true.i, label %cond.false.i

cond.true.i:                                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %shr.i = lshr i64 %7, 32
  %8 = trunc i64 %shr.i to i32
  %conv6.i = or i32 %allowed_features_high.062.i, %8
  br label %for.inc.i

cond.false.i:                                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %9 = trunc i64 %7 to i32
  %conv14.i = or i32 %allowed_features_low.061.i, %9
  br label %for.inc.i

for.inc.i:                                        ; preds = %cond.false.i, %cond.true.i, %for.body.i.for.inc.i_crit_edge
  %allowed_features_low.1.i = phi i32 [ %allowed_features_low.061.i, %cond.true.i ], [ %conv14.i, %cond.false.i ], [ %allowed_features_low.061.i, %for.body.i.for.inc.i_crit_edge ]
  %allowed_features_high.1.i = phi i32 [ %conv6.i, %cond.true.i ], [ %allowed_features_high.062.i, %cond.false.i ], [ %allowed_features_high.062.i, %for.body.i.for.inc.i_crit_edge ]
  %inc.i = add nuw nsw i32 %i.063.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 34
  br i1 %exitcond.not.i, label %for.end.i, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.end.i:                                        ; preds = %for.inc.i
  %call.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 5, i32 noundef %allowed_features_high.1.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool15.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool15.not.i, label %do.end25.i, label %if.then16.i

if.then16.i:                                      ; preds = %for.end.i
  %call17.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_allowed_featuresmask._rs, ptr noundef nonnull @__func__.vega20_set_allowed_featuresmask) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i)
  %tobool18.not.i = icmp eq i32 %call17.i, 0
  br i1 %tobool18.not.i, label %if.then16.i.if.then_crit_edge, label %if.then16.i.cleanup.sink.split.i_crit_edge

if.then16.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.then16.i.if.then_crit_edge:                    ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then

do.end25.i:                                       ; preds = %for.end.i
  %call26.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 4, i32 noundef %allowed_features_low.1.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26.i)
  %tobool28.not.i = icmp eq i32 %call26.i, 0
  br i1 %tobool28.not.i, label %do.end9, label %if.then29.i

if.then29.i:                                      ; preds = %do.end25.i
  %call30.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_allowed_featuresmask._rs.137, ptr noundef nonnull @__func__.vega20_set_allowed_featuresmask) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i)
  %tobool31.not.i = icmp eq i32 %call30.i, 0
  br i1 %tobool31.not.i, label %if.then29.i.if.then_crit_edge, label %if.then29.i.cleanup.sink.split.i_crit_edge

if.then29.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.then29.i.if.then_crit_edge:                    ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then

cleanup.sink.split.i:                             ; preds = %if.then29.i.cleanup.sink.split.i_crit_edge, %if.then16.i.cleanup.sink.split.i_crit_edge
  %.str.140.sink.i = phi ptr [ @.str.136, %if.then16.i.cleanup.sink.split.i_crit_edge ], [ @.str.140, %if.then29.i.cleanup.sink.split.i_crit_edge ]
  %retval.0.ph.i = phi i32 [ %call.i, %if.then16.i.cleanup.sink.split.i_crit_edge ], [ %call26.i, %if.then29.i.cleanup.sink.split.i_crit_edge ]
  %call37.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.140.sink.i) #18
  br label %if.then

if.then:                                          ; preds = %cleanup.sink.split.i, %if.then29.i.if.then_crit_edge, %if.then16.i.if.then_crit_edge
  %retval.0.i.ph = phi i32 [ %retval.0.ph.i, %cleanup.sink.split.i ], [ %call26.i, %if.then29.i.if.then_crit_edge ], [ %call.i, %if.then16.i.if.then_crit_edge ]
  %call2 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool3.not = icmp eq i32 %call2, 0
  br i1 %tobool3.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call6 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.83) #18
  br label %cleanup

do.end9:                                          ; preds = %do.end25.i
  %10 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %backend.i, align 4
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %boot_up_values.i) #14
  %12 = call ptr @memset(ptr %boot_up_values.i, i32 255, i32 48)
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %13 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %pptable.i, align 4
  %call.i265 = call i32 @pp_atomfwctrl_get_vbios_bootup_values(ptr noundef %hwmgr, ptr noundef nonnull %boot_up_values.i) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i265)
  %tobool.not.i266 = icmp eq i32 %call.i265, 0
  br i1 %tobool.not.i266, label %do.end9.i, label %if.then.i267

if.then.i267:                                     ; preds = %do.end9
  %call2.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_init_smc_table._rs, ptr noundef nonnull @__func__.vega20_init_smc_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then.i267.if.then13_crit_edge, label %if.then.i267.cleanup.sink.split.i269_crit_edge

if.then.i267.cleanup.sink.split.i269_crit_edge:   ; preds = %if.then.i267
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i269

if.then.i267.if.then13_crit_edge:                 ; preds = %if.then.i267
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then13

do.end9.i:                                        ; preds = %do.end9
  %pp_table1.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 57, i32 13
  %usVddc.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 9
  %15 = ptrtoint ptr %usVddc.i to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %usVddc.i, align 4
  %vbios_boot_state.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3
  %vddc.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 1
  %17 = ptrtoint ptr %vddc.i to i32
  call void @__asan_store2_noabort(i32 %17)
  store i16 %16, ptr %vddc.i, align 2
  %usVddci.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 10
  %18 = ptrtoint ptr %usVddci.i to i32
  call void @__asan_load2_noabort(i32 %18)
  %19 = load i16, ptr %usVddci.i, align 2
  %vddci.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 2
  %20 = ptrtoint ptr %vddci.i to i32
  call void @__asan_store2_noabort(i32 %20)
  store i16 %19, ptr %vddci.i, align 4
  %usMvddc.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 11
  %21 = ptrtoint ptr %usMvddc.i to i32
  call void @__asan_load2_noabort(i32 %21)
  %22 = load i16, ptr %usMvddc.i, align 4
  %mvddc.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 3
  %23 = ptrtoint ptr %mvddc.i to i32
  call void @__asan_store2_noabort(i32 %23)
  store i16 %22, ptr %mvddc.i, align 2
  %ulGfxClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 1
  %24 = ptrtoint ptr %ulGfxClk.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %ulGfxClk.i, align 4
  %gfx_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 5
  %26 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %gfx_clock.i, align 4
  %ulUClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 2
  %27 = ptrtoint ptr %ulUClk.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %ulUClk.i, align 4
  %mem_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 6
  %29 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %mem_clock.i, align 8
  %ulSocClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 3
  %30 = ptrtoint ptr %ulSocClk.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %ulSocClk.i, align 4
  %soc_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 7
  %32 = ptrtoint ptr %soc_clock.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %soc_clock.i, align 4
  %ulDCEFClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 4
  %33 = ptrtoint ptr %ulDCEFClk.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %ulDCEFClk.i, align 4
  %dcef_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 8
  %35 = ptrtoint ptr %dcef_clock.i to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %dcef_clock.i, align 8
  %ulEClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 5
  %36 = ptrtoint ptr %ulEClk.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %ulEClk.i, align 4
  %eclock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 9
  %38 = ptrtoint ptr %eclock.i to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %eclock.i, align 4
  %ulVClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 6
  %39 = ptrtoint ptr %ulVClk.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %ulVClk.i, align 4
  %vclock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 11
  %41 = ptrtoint ptr %vclock.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %vclock.i, align 4
  %ulDClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 7
  %42 = ptrtoint ptr %ulDClk.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %ulDClk.i, align 4
  %dclock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 10
  %44 = ptrtoint ptr %dclock.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %43, ptr %dclock.i, align 8
  %ulFClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 8
  %45 = ptrtoint ptr %ulFClk.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %ulFClk.i, align 4
  %fclock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %11, i32 0, i32 3, i32 12
  %47 = ptrtoint ptr %fclock.i to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %fclock.i, align 8
  %ucCoolingID.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 13
  %48 = ptrtoint ptr %ucCoolingID.i to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %ucCoolingID.i, align 4
  %50 = ptrtoint ptr %vbios_boot_state.i to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 %49, ptr %vbios_boot_state.i, align 8
  %div.i = udiv i32 %34, 100
  %call23.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 54, i32 noundef %div.i, ptr noundef null) #14
  %smc_pptable.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %14, i32 0, i32 12
  %51 = ptrtoint ptr %smc_pptable.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %smc_pptable.i, align 4
  %53 = call ptr @memcpy(ptr %pp_table1.i, ptr %52, i32 1256)
  %call24.i = call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %pp_table1.i, i16 noundef zeroext 0, i1 noundef zeroext false) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24.i)
  %tobool26.not.i = icmp eq i32 %call24.i, 0
  br i1 %tobool26.not.i, label %do.end25, label %if.then27.i

if.then27.i:                                      ; preds = %do.end9.i
  %call28.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_init_smc_table._rs.142, ptr noundef nonnull @__func__.vega20_init_smc_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i)
  %tobool29.not.i = icmp eq i32 %call28.i, 0
  br i1 %tobool29.not.i, label %if.then27.i.if.then13_crit_edge, label %if.then27.i.cleanup.sink.split.i269_crit_edge

if.then27.i.cleanup.sink.split.i269_crit_edge:    ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i269

if.then27.i.if.then13_crit_edge:                  ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then13

cleanup.sink.split.i269:                          ; preds = %if.then27.i.cleanup.sink.split.i269_crit_edge, %if.then.i267.cleanup.sink.split.i269_crit_edge
  %.str.145.sink.i = phi ptr [ @.str.141, %if.then.i267.cleanup.sink.split.i269_crit_edge ], [ @.str.145, %if.then27.i.cleanup.sink.split.i269_crit_edge ]
  %retval.0.ph.i268 = phi i32 [ %call.i265, %if.then.i267.cleanup.sink.split.i269_crit_edge ], [ %call24.i, %if.then27.i.cleanup.sink.split.i269_crit_edge ]
  %call35.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.145.sink.i) #18
  br label %if.then13

if.then13:                                        ; preds = %cleanup.sink.split.i269, %if.then27.i.if.then13_crit_edge, %if.then.i267.if.then13_crit_edge
  %retval.0.i270.ph = phi i32 [ %retval.0.ph.i268, %cleanup.sink.split.i269 ], [ %call24.i, %if.then27.i.if.then13_crit_edge ], [ %call.i265, %if.then.i267.if.then13_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %boot_up_values.i) #14
  %call14 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.84, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.cleanup_crit_edge, label %do.end19

if.then13.cleanup_crit_edge:                      ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  %call21 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.87) #18
  br label %cleanup

do.end25:                                         ; preds = %do.end9.i
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %boot_up_values.i) #14
  %call.i271 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 24, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i271)
  %tobool28.not = icmp eq i32 %call.i271, 0
  br i1 %tobool28.not, label %do.end41, label %if.then29

if.then29:                                        ; preds = %do.end25
  %call30 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.88, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.cleanup_crit_edge, label %do.end35

if.then29.cleanup_crit_edge:                      ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  %call37 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.91) #18
  br label %cleanup

do.end41:                                         ; preds = %do.end25
  %call.i272 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 87, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i272)
  %tobool44.not = icmp eq i32 %call.i272, 0
  br i1 %tobool44.not, label %do.end57, label %if.then45

if.then45:                                        ; preds = %do.end41
  %call46 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.92, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46)
  %tobool47.not = icmp eq i32 %call46, 0
  br i1 %tobool47.not, label %if.then45.cleanup_crit_edge, label %do.end51

if.then45.cleanup_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end51:                                         ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  %call53 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.95) #18
  br label %cleanup

do.end57:                                         ; preds = %do.end41
  %call58 = call fastcc i32 @vega20_enable_all_smu_features(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool60.not = icmp eq i32 %call58, 0
  br i1 %tobool60.not, label %do.end73, label %if.then61

if.then61:                                        ; preds = %do.end57
  %call62 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.96, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62)
  %tobool63.not = icmp eq i32 %call62, 0
  br i1 %tobool63.not, label %if.then61.cleanup_crit_edge, label %do.end67

if.then61.cleanup_crit_edge:                      ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end67:                                         ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #16
  %call69 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.99) #18
  br label %cleanup

do.end73:                                         ; preds = %do.end57
  %call74 = call fastcc i32 @vega20_override_pcie_parameters(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call74)
  %tobool76.not = icmp eq i32 %call74, 0
  br i1 %tobool76.not, label %do.end89, label %if.then77

if.then77:                                        ; preds = %do.end73
  %call78 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.100, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call78)
  %tobool79.not = icmp eq i32 %call78, 0
  br i1 %tobool79.not, label %if.then77.cleanup_crit_edge, label %do.end83

if.then77.cleanup_crit_edge:                      ; preds = %if.then77
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end83:                                         ; preds = %if.then77
  call void @__sanitizer_cov_trace_pc() #16
  %call85 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.103) #18
  br label %cleanup

do.end89:                                         ; preds = %do.end73
  %54 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %backend.i, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %55, i32 0, i32 56, i32 2, i32 1
  %56 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %56)
  %57 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %57)
  %tobool.not.i274 = icmp eq i8 %57, 0
  br i1 %tobool.not.i274, label %do.end89.do.end105_crit_edge, label %vega20_notify_smc_display_change.exit

do.end89.do.end105_crit_edge:                     ; preds = %do.end89
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end105

vega20_notify_smc_display_change.exit:            ; preds = %do.end89
  %call.i275 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 57, i32 noundef 1, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i275)
  %tobool92.not = icmp eq i32 %call.i275, 0
  br i1 %tobool92.not, label %vega20_notify_smc_display_change.exit.do.end105_crit_edge, label %if.then93

vega20_notify_smc_display_change.exit.do.end105_crit_edge: ; preds = %vega20_notify_smc_display_change.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end105

if.then93:                                        ; preds = %vega20_notify_smc_display_change.exit
  %call94 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.104, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call94)
  %tobool95.not = icmp eq i32 %call94, 0
  br i1 %tobool95.not, label %if.then93.cleanup_crit_edge, label %do.end99

if.then93.cleanup_crit_edge:                      ; preds = %if.then93
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end99:                                         ; preds = %if.then93
  call void @__sanitizer_cov_trace_pc() #16
  %call101 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.107) #18
  br label %cleanup

do.end105:                                        ; preds = %vega20_notify_smc_display_change.exit.do.end105_crit_edge, %do.end89.do.end105_crit_edge
  %58 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %backend.i, align 4
  %fclk_gfxclk_ratio.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %59, i32 0, i32 2, i32 59
  %60 = ptrtoint ptr %fclk_gfxclk_ratio.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %fclk_gfxclk_ratio.i, align 8
  %call.i279 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 78, i32 noundef %61, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i279)
  %tobool108.not = icmp eq i32 %call.i279, 0
  br i1 %tobool108.not, label %do.end121, label %if.then109

if.then109:                                       ; preds = %do.end105
  %call110 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.108, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call110)
  %tobool111.not = icmp eq i32 %call110, 0
  br i1 %tobool111.not, label %if.then109.cleanup_crit_edge, label %do.end115

if.then109.cleanup_crit_edge:                     ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end115:                                        ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #16
  %call117 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.111) #18
  br label %cleanup

do.end121:                                        ; preds = %do.end105
  %62 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %backend.i, align 4
  %uvd_power_gated.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %63, i32 0, i32 44
  %64 = ptrtoint ptr %uvd_power_gated.i to i32
  call void @__asan_store1_noabort(i32 %64)
  store i8 1, ptr %uvd_power_gated.i, align 8
  %vce_power_gated.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %63, i32 0, i32 45
  %65 = ptrtoint ptr %vce_power_gated.i to i32
  call void @__asan_store1_noabort(i32 %65)
  store i8 1, ptr %vce_power_gated.i, align 1
  %call122 = call fastcc i32 @vega20_setup_default_dpm_tables(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call122)
  %tobool124.not = icmp eq i32 %call122, 0
  br i1 %tobool124.not, label %do.end137, label %if.then125

if.then125:                                       ; preds = %do.end121
  %call126 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.112, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call126)
  %tobool127.not = icmp eq i32 %call126, 0
  br i1 %tobool127.not, label %if.then125.cleanup_crit_edge, label %do.end131

if.then125.cleanup_crit_edge:                     ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end131:                                        ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #16
  %call133 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.115) #18
  br label %cleanup

do.end137:                                        ; preds = %do.end121
  %call138 = call fastcc i32 @vega20_init_max_sustainable_clocks(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call138)
  %tobool140.not = icmp eq i32 %call138, 0
  br i1 %tobool140.not, label %do.end153, label %if.then141

if.then141:                                       ; preds = %do.end137
  %call142 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.116, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call142)
  %tobool143.not = icmp eq i32 %call142, 0
  br i1 %tobool143.not, label %if.then141.cleanup_crit_edge, label %do.end147

if.then141.cleanup_crit_edge:                     ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end147:                                        ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  %call149 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.119) #18
  br label %cleanup

do.end153:                                        ; preds = %do.end137
  %call154 = call i32 @vega20_power_control_set_level(ptr noundef %hwmgr) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call154)
  %tobool156.not = icmp eq i32 %call154, 0
  br i1 %tobool156.not, label %do.end169, label %if.then157

if.then157:                                       ; preds = %do.end153
  %call158 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.120, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call158)
  %tobool159.not = icmp eq i32 %call158, 0
  br i1 %tobool159.not, label %if.then157.cleanup_crit_edge, label %do.end163

if.then157.cleanup_crit_edge:                     ; preds = %if.then157
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end163:                                        ; preds = %if.then157
  call void @__sanitizer_cov_trace_pc() #16
  %call165 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.123) #18
  br label %cleanup

do.end169:                                        ; preds = %do.end153
  %call170 = call fastcc i32 @vega20_od8_initialize_default_settings(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call170)
  %tobool172.not = icmp eq i32 %call170, 0
  br i1 %tobool172.not, label %do.end185, label %if.then173

if.then173:                                       ; preds = %do.end169
  %call174 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.124, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call174)
  %tobool175.not = icmp eq i32 %call174, 0
  br i1 %tobool175.not, label %if.then173.cleanup_crit_edge, label %do.end179

if.then173.cleanup_crit_edge:                     ; preds = %if.then173
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end179:                                        ; preds = %if.then173
  call void @__sanitizer_cov_trace_pc() #16
  %call181 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.127) #18
  br label %cleanup

do.end185:                                        ; preds = %do.end169
  call fastcc void @vega20_populate_umdpstate_clocks(ptr noundef %hwmgr)
  %default_power_limit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 55
  %call202 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 83, i32 noundef 0, ptr noundef %default_power_limit) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call202)
  %tobool204.not = icmp eq i32 %call202, 0
  br i1 %tobool204.not, label %do.end217, label %if.then205

if.then205:                                       ; preds = %do.end185
  %call206 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_dpm_tasks._rs.132, ptr noundef nonnull @__func__.vega20_enable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call206)
  %tobool207.not = icmp eq i32 %call206, 0
  br i1 %tobool207.not, label %if.then205.cleanup_crit_edge, label %do.end211

if.then205.cleanup_crit_edge:                     ; preds = %if.then205
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end211:                                        ; preds = %if.then205
  call void @__sanitizer_cov_trace_pc() #16
  %call213 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.135) #18
  br label %cleanup

do.end217:                                        ; preds = %do.end185
  call void @__sanitizer_cov_trace_pc() #16
  %66 = ptrtoint ptr %default_power_limit to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %default_power_limit, align 4
  %power_limit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 54
  %68 = ptrtoint ptr %power_limit to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %67, ptr %power_limit, align 4
  br label %cleanup

cleanup:                                          ; preds = %do.end217, %do.end211, %if.then205.cleanup_crit_edge, %do.end179, %if.then173.cleanup_crit_edge, %do.end163, %if.then157.cleanup_crit_edge, %do.end147, %if.then141.cleanup_crit_edge, %do.end131, %if.then125.cleanup_crit_edge, %do.end115, %if.then109.cleanup_crit_edge, %do.end99, %if.then93.cleanup_crit_edge, %do.end83, %if.then77.cleanup_crit_edge, %do.end67, %if.then61.cleanup_crit_edge, %do.end51, %if.then45.cleanup_crit_edge, %do.end35, %if.then29.cleanup_crit_edge, %do.end19, %if.then13.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end217 ], [ %retval.0.i.ph, %do.end ], [ %retval.0.i.ph, %if.then.cleanup_crit_edge ], [ %retval.0.i270.ph, %do.end19 ], [ %retval.0.i270.ph, %if.then13.cleanup_crit_edge ], [ %call.i271, %do.end35 ], [ %call.i271, %if.then29.cleanup_crit_edge ], [ %call.i272, %do.end51 ], [ %call.i272, %if.then45.cleanup_crit_edge ], [ %call58, %do.end67 ], [ %call58, %if.then61.cleanup_crit_edge ], [ %call74, %do.end83 ], [ %call74, %if.then77.cleanup_crit_edge ], [ %call.i275, %do.end99 ], [ %call.i275, %if.then93.cleanup_crit_edge ], [ %call.i279, %do.end115 ], [ %call.i279, %if.then109.cleanup_crit_edge ], [ %call122, %do.end131 ], [ %call122, %if.then125.cleanup_crit_edge ], [ %call138, %do.end147 ], [ %call138, %if.then141.cleanup_crit_edge ], [ %call154, %do.end163 ], [ %call154, %if.then157.cleanup_crit_edge ], [ %call170, %do.end179 ], [ %call170, %if.then173.cleanup_crit_edge ], [ %call202, %do.end211 ], [ %call202, %if.then205.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_disable_dpm_tasks(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend.i, align 4
  %call.i = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 7, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp.i = icmp eq i32 %call.i, 0
  br i1 %cmp.i, label %vega20_disable_all_smu_features.exit, label %if.then.i

if.then.i:                                        ; preds = %entry
  %call1.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_disable_all_smu_features._rs, ptr noundef nonnull @__func__.vega20_disable_all_smu_features) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %if.then.i.if.then_crit_edge, label %do.end.i

if.then.i.if.then_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.244) #18
  br label %if.then

vega20_disable_all_smu_features.exit:             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 0, i32 1
  %2 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 0, ptr %enabled.i, align 1
  %enabled.1.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 1, i32 1
  %3 = ptrtoint ptr %enabled.1.i to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 0, ptr %enabled.1.i, align 1
  %enabled.2.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %4 = ptrtoint ptr %enabled.2.i to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 0, ptr %enabled.2.i, align 1
  %enabled.3.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3, i32 1
  %5 = ptrtoint ptr %enabled.3.i to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 0, ptr %enabled.3.i, align 1
  %enabled.4.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 1
  %6 = ptrtoint ptr %enabled.4.i to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 0, ptr %enabled.4.i, align 1
  %enabled.5.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 5, i32 1
  %7 = ptrtoint ptr %enabled.5.i to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 0, ptr %enabled.5.i, align 1
  %enabled.6.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 6, i32 1
  %8 = ptrtoint ptr %enabled.6.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 0, ptr %enabled.6.i, align 1
  %enabled.7.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 7, i32 1
  %9 = ptrtoint ptr %enabled.7.i to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 0, ptr %enabled.7.i, align 1
  %enabled.8.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 8, i32 1
  %10 = ptrtoint ptr %enabled.8.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 0, ptr %enabled.8.i, align 1
  %enabled.9.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %11 = ptrtoint ptr %enabled.9.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %enabled.9.i, align 1
  %enabled.10.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 10, i32 1
  %12 = ptrtoint ptr %enabled.10.i to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %enabled.10.i, align 1
  %enabled.11.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 11, i32 1
  %13 = ptrtoint ptr %enabled.11.i to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 0, ptr %enabled.11.i, align 1
  %enabled.12.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 12, i32 1
  %14 = ptrtoint ptr %enabled.12.i to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 0, ptr %enabled.12.i, align 1
  %enabled.13.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 13, i32 1
  %15 = ptrtoint ptr %enabled.13.i to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 0, ptr %enabled.13.i, align 1
  %enabled.14.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 14, i32 1
  %16 = ptrtoint ptr %enabled.14.i to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 0, ptr %enabled.14.i, align 1
  %enabled.15.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 15, i32 1
  %17 = ptrtoint ptr %enabled.15.i to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 0, ptr %enabled.15.i, align 1
  %enabled.16.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 16, i32 1
  %18 = ptrtoint ptr %enabled.16.i to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 0, ptr %enabled.16.i, align 1
  %enabled.17.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 17, i32 1
  %19 = ptrtoint ptr %enabled.17.i to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 0, ptr %enabled.17.i, align 1
  %enabled.18.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 18, i32 1
  %20 = ptrtoint ptr %enabled.18.i to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 0, ptr %enabled.18.i, align 1
  %enabled.19.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 19, i32 1
  %21 = ptrtoint ptr %enabled.19.i to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 0, ptr %enabled.19.i, align 1
  %enabled.20.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 20, i32 1
  %22 = ptrtoint ptr %enabled.20.i to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 0, ptr %enabled.20.i, align 1
  %enabled.21.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 21, i32 1
  %23 = ptrtoint ptr %enabled.21.i to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 0, ptr %enabled.21.i, align 1
  %enabled.22.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 22, i32 1
  %24 = ptrtoint ptr %enabled.22.i to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 0, ptr %enabled.22.i, align 1
  %enabled.23.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 23, i32 1
  %25 = ptrtoint ptr %enabled.23.i to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 0, ptr %enabled.23.i, align 1
  %enabled.24.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 24, i32 1
  %26 = ptrtoint ptr %enabled.24.i to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 0, ptr %enabled.24.i, align 1
  %enabled.25.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 25, i32 1
  %27 = ptrtoint ptr %enabled.25.i to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 0, ptr %enabled.25.i, align 1
  %enabled.26.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 26, i32 1
  %28 = ptrtoint ptr %enabled.26.i to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 0, ptr %enabled.26.i, align 1
  %enabled.27.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 27, i32 1
  %29 = ptrtoint ptr %enabled.27.i to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 0, ptr %enabled.27.i, align 1
  %enabled.28.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 28, i32 1
  %30 = ptrtoint ptr %enabled.28.i to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 0, ptr %enabled.28.i, align 1
  %enabled.29.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 29, i32 1
  %31 = ptrtoint ptr %enabled.29.i to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 0, ptr %enabled.29.i, align 1
  %enabled.30.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 30, i32 1
  %32 = ptrtoint ptr %enabled.30.i to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 0, ptr %enabled.30.i, align 1
  %enabled.31.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 31, i32 1
  %33 = ptrtoint ptr %enabled.31.i to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 0, ptr %enabled.31.i, align 1
  %enabled.32.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 32, i32 1
  %34 = ptrtoint ptr %enabled.32.i to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 0, ptr %enabled.32.i, align 1
  %enabled.33.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 33, i32 1
  %35 = ptrtoint ptr %enabled.33.i to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 0, ptr %enabled.33.i, align 1
  br label %cleanup

if.then:                                          ; preds = %do.end.i, %if.then.i.if.then_crit_edge
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_disable_dpm_tasks._rs, ptr noundef nonnull @__func__.vega20_disable_dpm_tasks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.243) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then.cleanup_crit_edge, %vega20_disable_all_smu_features.exit
  ret i32 %call.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega20_power_gate_vce(ptr noundef %hwmgr, i1 noundef zeroext %bgate) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %vce_power_gated = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 45
  %2 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %vce_power_gated, align 1, !range !1043
  %4 = zext i1 %bgate to i8
  call void @__sanitizer_cov_trace_cmp1(i8 %3, i8 %4)
  %cmp = icmp eq i8 %3, %4
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %4, ptr %vce_power_gated, align 1
  br i1 %bgate, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.end
  %6 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %backend, align 4
  %arrayidx.i = getelementptr %struct.vega20_hwmgr, ptr %7, i32 0, i32 56, i32 5
  %8 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx.i, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not.i = icmp eq i8 %9, 0
  br i1 %tobool.not.i, label %if.then8.vega20_enable_disable_vce_dpm.exit_crit_edge, label %if.then.i

if.then8.vega20_enable_disable_vce_dpm.exit_crit_edge: ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_enable_disable_vce_dpm.exit

if.then.i:                                        ; preds = %if.then8
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %7, i32 0, i32 56, i32 5, i32 1
  %10 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %cmp.i = icmp eq i8 %11, 0
  br i1 %cmp.i, label %if.then7.i, label %if.then.i.if.end38.i_crit_edge

if.then.i.if.end38.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end38.i

if.then7.i:                                       ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug344, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_power_gate_vce, %if.then31.i)) #14
          to label %if.end38.i [label %if.then31.i], !srcloc !1044

if.then31.i:                                      ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug344, ptr noundef nonnull @.str.250) #14
  br label %if.end38.i

if.end38.i:                                       ; preds = %if.then31.i, %if.then7.i, %if.then.i.if.end38.i_crit_edge
  %smu_feature_bitmap.i = getelementptr %struct.vega20_hwmgr, ptr %7, i32 0, i32 56, i32 5, i32 4
  %12 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %smu_feature_bitmap.i, align 8
  %call42.i = tail call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i64 noundef %13) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call42.i)
  %tobool44.not.i = icmp eq i32 %call42.i, 0
  br i1 %tobool44.not.i, label %do.end57.i, label %if.then45.i

if.then45.i:                                      ; preds = %if.end38.i
  %call46.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_disable_vce_dpm._rs, ptr noundef nonnull @.str.246) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46.i)
  %tobool47.not.i = icmp eq i32 %call46.i, 0
  br i1 %tobool47.not.i, label %if.then45.i.vega20_enable_disable_vce_dpm.exit_crit_edge, label %do.end51.i

if.then45.i.vega20_enable_disable_vce_dpm.exit_crit_edge: ; preds = %if.then45.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_enable_disable_vce_dpm.exit

do.end51.i:                                       ; preds = %if.then45.i
  call void @__sanitizer_cov_trace_pc() #16
  %call53.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.251) #18
  br label %vega20_enable_disable_vce_dpm.exit

do.end57.i:                                       ; preds = %if.end38.i
  call void @__sanitizer_cov_trace_pc() #16
  %14 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 0, ptr %enabled.i, align 1
  br label %vega20_enable_disable_vce_dpm.exit

vega20_enable_disable_vce_dpm.exit:               ; preds = %do.end57.i, %do.end51.i, %if.then45.i.vega20_enable_disable_vce_dpm.exit_crit_edge, %if.then8.vega20_enable_disable_vce_dpm.exit_crit_edge
  %15 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %hwmgr, align 4
  %call10 = tail call i32 @amdgpu_device_ip_set_powergating_state(ptr noundef %16, i32 noundef 9, i32 noundef 0) #14
  br label %cleanup

if.else:                                          ; preds = %if.end
  %17 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %hwmgr, align 4
  %call12 = tail call i32 @amdgpu_device_ip_set_powergating_state(ptr noundef %18, i32 noundef 9, i32 noundef 1) #14
  %19 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %backend, align 4
  %arrayidx.i27 = getelementptr %struct.vega20_hwmgr, ptr %20, i32 0, i32 56, i32 5
  %21 = ptrtoint ptr %arrayidx.i27 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx.i27, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %22)
  %tobool.not.i28 = icmp eq i8 %22, 0
  br i1 %tobool.not.i28, label %if.else.cleanup_crit_edge, label %if.then.i31

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then.i31:                                      ; preds = %if.else
  %enabled.i29 = getelementptr %struct.vega20_hwmgr, ptr %20, i32 0, i32 56, i32 5, i32 1
  %23 = ptrtoint ptr %enabled.i29 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %enabled.i29, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %24)
  %cmp.i30 = icmp eq i8 %24, 1
  br i1 %cmp.i30, label %if.then7.i32, label %if.then.i31.if.end38.i36_crit_edge

if.then.i31.if.end38.i36_crit_edge:               ; preds = %if.then.i31
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end38.i36

if.then7.i32:                                     ; preds = %if.then.i31
  call void @__sanitizer_cov_trace_pc() #16
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug343, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_power_gate_vce, %if.then15.i)) #14
          to label %if.end38.i36 [label %if.then15.i], !srcloc !1044

if.then15.i:                                      ; preds = %if.then7.i32
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug343, ptr noundef nonnull @.str.248) #14
  br label %if.end38.i36

if.end38.i36:                                     ; preds = %if.then15.i, %if.then7.i32, %if.then.i31.if.end38.i36_crit_edge
  %smu_feature_bitmap.i33 = getelementptr %struct.vega20_hwmgr, ptr %20, i32 0, i32 56, i32 5, i32 4
  %25 = ptrtoint ptr %smu_feature_bitmap.i33 to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %smu_feature_bitmap.i33, align 8
  %call42.i34 = tail call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i64 noundef %26) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call42.i34)
  %tobool44.not.i35 = icmp eq i32 %call42.i34, 0
  br i1 %tobool44.not.i35, label %do.end57.i42, label %if.then45.i39

if.then45.i39:                                    ; preds = %if.end38.i36
  %call46.i37 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_disable_vce_dpm._rs, ptr noundef nonnull @.str.246) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46.i37)
  %tobool47.not.i38 = icmp eq i32 %call46.i37, 0
  br i1 %tobool47.not.i38, label %if.then45.i39.cleanup_crit_edge, label %do.end51.i41

if.then45.i39.cleanup_crit_edge:                  ; preds = %if.then45.i39
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end51.i41:                                     ; preds = %if.then45.i39
  call void @__sanitizer_cov_trace_pc() #16
  %call53.i40 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.251) #18
  br label %cleanup

do.end57.i42:                                     ; preds = %if.end38.i36
  call void @__sanitizer_cov_trace_pc() #16
  %27 = ptrtoint ptr %enabled.i29 to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 1, ptr %enabled.i29, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end57.i42, %do.end51.i41, %if.then45.i39.cleanup_crit_edge, %if.else.cleanup_crit_edge, %vega20_enable_disable_vce_dpm.exit, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega20_power_gate_uvd(ptr noundef %hwmgr, i1 noundef zeroext %bgate) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %uvd_power_gated = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 44
  %2 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %uvd_power_gated, align 8, !range !1043
  %4 = zext i1 %bgate to i8
  call void @__sanitizer_cov_trace_cmp1(i8 %3, i8 %4)
  %cmp = icmp eq i8 %3, %4
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %5 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %4, ptr %uvd_power_gated, align 8
  %lnot = xor i1 %bgate, true
  tail call fastcc void @vega20_enable_disable_uvd_dpm(ptr noundef %hwmgr, i1 noundef zeroext %lnot)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_dpm_get_mclk(ptr noundef %hwmgr, i1 noundef zeroext %low) #1 align 64 {
entry:
  %mem_clk = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mem_clk) #14
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %do.end7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_mclk._rs, ptr noundef nonnull @__func__.vega20_dpm_get_mclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.258) #18
  br label %cleanup

do.end7:                                          ; preds = %entry
  %4 = ptrtoint ptr %mem_clk to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %mem_clk, align 4
  br i1 %low, label %if.then9, label %if.else

if.then9:                                         ; preds = %do.end7
  %call12.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 42, i32 noundef 327680, ptr noundef nonnull %mem_clk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i)
  %cmp13.i = icmp eq i32 %call12.i, 0
  br i1 %cmp13.i, label %if.then9.if.end42_crit_edge, label %if.then14.i

if.then9.if.end42_crit_edge:                      ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end42

if.then14.i:                                      ; preds = %if.then9
  %call15.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_clock_ranges._rs.268, ptr noundef nonnull @__func__.vega20_get_clock_ranges) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15.i)
  %tobool16.not.i = icmp eq i32 %call15.i, 0
  br i1 %tobool16.not.i, label %if.then14.i.if.then13_crit_edge, label %cleanup.sink.split.i

if.then14.i.if.then13_crit_edge:                  ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then13

cleanup.sink.split.i:                             ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #16
  %call22.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.271) #18
  br label %if.then13

if.then13:                                        ; preds = %cleanup.sink.split.i, %if.then14.i.if.then13_crit_edge
  %call14 = call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_mclk._rs.259, ptr noundef nonnull @__func__.vega20_dpm_get_mclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.cleanup_crit_edge, label %do.end19

if.then13.cleanup_crit_edge:                      ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  %call21 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.262) #18
  br label %cleanup

if.else:                                          ; preds = %do.end7
  %call.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 43, i32 noundef 327680, ptr noundef nonnull %mem_clk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp.i = icmp eq i32 %call.i, 0
  br i1 %cmp.i, label %if.else.if.end42_crit_edge, label %if.then1.i

if.else.if.end42_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end42

if.then1.i:                                       ; preds = %if.else
  %call2.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_clock_ranges._rs, ptr noundef nonnull @__func__.vega20_get_clock_ranges) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then1.i.if.then29_crit_edge, label %cleanup.sink.split.i51

if.then1.i.if.then29_crit_edge:                   ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then29

cleanup.sink.split.i51:                           ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  %call22.i50 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.267) #18
  br label %if.then29

if.then29:                                        ; preds = %cleanup.sink.split.i51, %if.then1.i.if.then29_crit_edge
  %call30 = call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_mclk._rs.263, ptr noundef nonnull @__func__.vega20_dpm_get_mclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.cleanup_crit_edge, label %do.end35

if.then29.cleanup_crit_edge:                      ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  %call37 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.266) #18
  br label %cleanup

if.end42:                                         ; preds = %if.else.if.end42_crit_edge, %if.then9.if.end42_crit_edge
  %5 = ptrtoint ptr %mem_clk to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %mem_clk, align 4
  %mul = mul i32 %6, 100
  br label %cleanup

cleanup:                                          ; preds = %if.end42, %do.end35, %if.then29.cleanup_crit_edge, %do.end19, %if.then13.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %mul, %if.end42 ], [ -1, %do.end ], [ -1, %if.then.cleanup_crit_edge ], [ %call12.i, %do.end19 ], [ %call12.i, %if.then13.cleanup_crit_edge ], [ %call.i, %do.end35 ], [ %call.i, %if.then29.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mem_clk) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_dpm_get_sclk(ptr noundef %hwmgr, i1 noundef zeroext %low) #1 align 64 {
entry:
  %gfx_clk = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %gfx_clk) #14
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 1, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %do.end7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_sclk._rs, ptr noundef nonnull @__func__.vega20_dpm_get_sclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.272) #18
  br label %cleanup

do.end7:                                          ; preds = %entry
  %4 = ptrtoint ptr %gfx_clk to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %gfx_clk, align 4
  br i1 %low, label %if.then9, label %if.else

if.then9:                                         ; preds = %do.end7
  %call12.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 42, i32 noundef 0, ptr noundef nonnull %gfx_clk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i)
  %cmp13.i = icmp eq i32 %call12.i, 0
  br i1 %cmp13.i, label %if.then9.if.end42_crit_edge, label %if.then14.i

if.then9.if.end42_crit_edge:                      ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end42

if.then14.i:                                      ; preds = %if.then9
  %call15.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_clock_ranges._rs.268, ptr noundef nonnull @__func__.vega20_get_clock_ranges) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15.i)
  %tobool16.not.i = icmp eq i32 %call15.i, 0
  br i1 %tobool16.not.i, label %if.then14.i.if.then13_crit_edge, label %cleanup.sink.split.i

if.then14.i.if.then13_crit_edge:                  ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then13

cleanup.sink.split.i:                             ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #16
  %call22.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.271) #18
  br label %if.then13

if.then13:                                        ; preds = %cleanup.sink.split.i, %if.then14.i.if.then13_crit_edge
  %call14 = call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_sclk._rs.273, ptr noundef nonnull @__func__.vega20_dpm_get_sclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.cleanup_crit_edge, label %do.end19

if.then13.cleanup_crit_edge:                      ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #16
  %call21 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.276) #18
  br label %cleanup

if.else:                                          ; preds = %do.end7
  %call.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 43, i32 noundef 0, ptr noundef nonnull %gfx_clk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp.i = icmp eq i32 %call.i, 0
  br i1 %cmp.i, label %if.else.if.end42_crit_edge, label %if.then1.i

if.else.if.end42_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end42

if.then1.i:                                       ; preds = %if.else
  %call2.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_clock_ranges._rs, ptr noundef nonnull @__func__.vega20_get_clock_ranges) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then1.i.if.then29_crit_edge, label %cleanup.sink.split.i51

if.then1.i.if.then29_crit_edge:                   ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then29

cleanup.sink.split.i51:                           ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  %call22.i50 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.267) #18
  br label %if.then29

if.then29:                                        ; preds = %cleanup.sink.split.i51, %if.then1.i.if.then29_crit_edge
  %call30 = call i32 @___ratelimit(ptr noundef nonnull @vega20_dpm_get_sclk._rs.277, ptr noundef nonnull @__func__.vega20_dpm_get_sclk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.cleanup_crit_edge, label %do.end35

if.then29.cleanup_crit_edge:                      ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  %call37 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.280) #18
  br label %cleanup

if.end42:                                         ; preds = %if.else.if.end42_crit_edge, %if.then9.if.end42_crit_edge
  %5 = ptrtoint ptr %gfx_clk to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %gfx_clk, align 4
  %mul = mul i32 %6, 100
  br label %cleanup

cleanup:                                          ; preds = %if.end42, %do.end35, %if.then29.cleanup_crit_edge, %do.end19, %if.then13.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %mul, %if.end42 ], [ -1, %do.end ], [ -1, %if.then.cleanup_crit_edge ], [ %call12.i, %do.end19 ], [ %call12.i, %if.then13.cleanup_crit_edge ], [ %call.i, %do.end35 ], [ %call.i, %if.then29.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %gfx_clk) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_notify_smc_display_config_after_ps_adjustment(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %2 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %display_config, align 4
  %min_dcef_deep_sleep_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 21
  %4 = ptrtoint ptr %min_dcef_deep_sleep_set_clk to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %min_dcef_deep_sleep_set_clk, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 7
  %6 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %min_mem_set_clock, align 4
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not = icmp eq i8 %9, 0
  br i1 %tobool.not, label %entry.if.end30_crit_edge, label %if.then

entry.if.end30_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end30

if.then:                                          ; preds = %entry
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %10 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not.i = icmp eq i8 %11, 0
  br i1 %tobool.not.i, label %if.then.if.then6_crit_edge, label %vega20_display_clock_voltage_request.exit

if.then.if.then6_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then6

vega20_display_clock_voltage_request.exit:        ; preds = %if.then
  %min_dcef_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %3, i32 0, i32 20
  %12 = ptrtoint ptr %min_dcef_set_clk to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %min_dcef_set_clk, align 4
  %mul = mul i32 %13, 10
  %div.i = udiv i32 %mul, 1000
  %or.i = or i32 %div.i, 393216
  %call6.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i)
  %tobool5.not = icmp eq i32 %call6.i, 0
  br i1 %tobool5.not, label %vega20_display_clock_voltage_request.exit.if.then6_crit_edge, label %do.end26

vega20_display_clock_voltage_request.exit.if.then6_crit_edge: ; preds = %vega20_display_clock_voltage_request.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then6

if.then6:                                         ; preds = %vega20_display_clock_voltage_request.exit.if.then6_crit_edge, %if.then.if.then6_crit_edge
  %arrayidx8 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 18
  %14 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %arrayidx8, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool10.not = icmp eq i8 %15, 0
  br i1 %tobool10.not, label %if.then6.if.end30_crit_edge, label %do.body

if.then6.if.end30_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end30

do.body:                                          ; preds = %if.then6
  %div = udiv i32 %5, 100
  %call13 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 54, i32 noundef %div, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %cmp = icmp eq i32 %call13, 0
  br i1 %cmp, label %do.body.if.end30_crit_edge, label %if.then14

do.body.if.end30_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end30

if.then14:                                        ; preds = %do.body
  %call15 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_notify_smc_display_config_after_ps_adjustment._rs, ptr noundef nonnull @__func__.vega20_notify_smc_display_config_after_ps_adjustment) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.then14.cleanup_crit_edge, label %if.then14.cleanup.sink.split_crit_edge

if.then14.cleanup.sink.split_crit_edge:           ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then14.cleanup_crit_edge:                      ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end26:                                         ; preds = %vega20_display_clock_voltage_request.exit
  call void @__sanitizer_cov_trace_pc() #16
  %call28 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.283) #18
  br label %if.end30

if.end30:                                         ; preds = %do.end26, %do.body.if.end30_crit_edge, %if.then6.if.end30_crit_edge, %entry.if.end30_crit_edge
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %16 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool33.not = icmp eq i8 %17, 0
  br i1 %tobool33.not, label %if.end30.cleanup_crit_edge, label %if.then34

if.end30.cleanup_crit_edge:                       ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then34:                                        ; preds = %if.end30
  %div36 = udiv i32 %7, 100
  %hard_min_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 2
  %18 = ptrtoint ptr %hard_min_level to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %div36, ptr %hard_min_level, align 4
  %or = or i32 %div36, 327680
  %call40 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call40)
  %tobool41.not = icmp eq i32 %call40, 0
  br i1 %tobool41.not, label %if.then34.cleanup_crit_edge, label %if.then42

if.then34.cleanup_crit_edge:                      ; preds = %if.then34
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then42:                                        ; preds = %if.then34
  %call43 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_notify_smc_display_config_after_ps_adjustment._rs.285, ptr noundef nonnull @__func__.vega20_notify_smc_display_config_after_ps_adjustment) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43)
  %tobool44.not = icmp eq i32 %call43, 0
  br i1 %tobool44.not, label %if.then42.cleanup_crit_edge, label %if.then42.cleanup.sink.split_crit_edge

if.then42.cleanup.sink.split_crit_edge:           ; preds = %if.then42
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then42.cleanup_crit_edge:                      ; preds = %if.then42
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then42.cleanup.sink.split_crit_edge, %if.then14.cleanup.sink.split_crit_edge
  %.str.288.sink = phi ptr [ @.str.281, %if.then14.cleanup.sink.split_crit_edge ], [ @.str.288, %if.then42.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call13, %if.then14.cleanup.sink.split_crit_edge ], [ %call40, %if.then42.cleanup.sink.split_crit_edge ]
  %call50 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.288.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then42.cleanup_crit_edge, %if.then34.cleanup_crit_edge, %if.end30.cleanup_crit_edge, %if.then14.cleanup_crit_edge
  %retval.0 = phi i32 [ %call13, %if.then14.cleanup_crit_edge ], [ %call40, %if.then42.cleanup_crit_edge ], [ 0, %if.then34.cleanup_crit_edge ], [ 0, %if.end30.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_pre_display_configuration_changed_task(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 71, i32 noundef 0, ptr noundef null) #14
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 2, i32 1
  %4 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not.i = icmp eq i8 %5, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %do.body.i

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

do.body.i:                                        ; preds = %entry
  %mem_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %6 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp.not.i = icmp eq i32 %7, 0
  br i1 %cmp.not.i, label %if.then1.i, label %do.body9.i

if.then1.i:                                       ; preds = %do.body.i
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_uclk_to_highest_dpm_level._rs, ptr noundef nonnull @__func__.vega20_set_uclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %if.then1.i.cleanup_crit_edge, label %if.then1.i.cleanup.sink.split_crit_edge

if.then1.i.cleanup.sink.split_crit_edge:          ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then1.i.cleanup_crit_edge:                     ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body9.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %7)
  %cmp11.i = icmp ult i32 %7, 5
  br i1 %cmp11.i, label %do.end24.i, label %if.then12.i

if.then12.i:                                      ; preds = %do.body9.i
  %call13.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_uclk_to_highest_dpm_level._rs.290, ptr noundef nonnull @__func__.vega20_set_uclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13.i)
  %tobool14.not.i = icmp eq i32 %call13.i, 0
  br i1 %tobool14.not.i, label %if.then12.i.cleanup_crit_edge, label %if.then12.i.cleanup.sink.split_crit_edge

if.then12.i.cleanup.sink.split_crit_edge:         ; preds = %if.then12.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then12.i.cleanup_crit_edge:                    ; preds = %if.then12.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end24.i:                                       ; preds = %do.body9.i
  %sub.i = add nsw i32 %7, -1
  %value.i = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub.i, i32 1
  %8 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value.i, align 4
  %hard_min_level.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 2
  %10 = ptrtoint ptr %hard_min_level.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %hard_min_level.i, align 4
  %or.i = or i32 %9, 327680
  %call30.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i)
  %tobool31.not.i = icmp eq i32 %call30.i, 0
  br i1 %tobool31.not.i, label %do.end24.i.if.end_crit_edge, label %if.then32.i

do.end24.i.if.end_crit_edge:                      ; preds = %do.end24.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then32.i:                                      ; preds = %do.end24.i
  %call33.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_uclk_to_highest_dpm_level._rs.294, ptr noundef nonnull @__func__.vega20_set_uclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i)
  %tobool34.not.i = icmp eq i32 %call33.i, 0
  br i1 %tobool34.not.i, label %if.then32.i.cleanup_crit_edge, label %if.then32.i.cleanup.sink.split_crit_edge

if.then32.i.cleanup.sink.split_crit_edge:         ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then32.i.cleanup_crit_edge:                    ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %do.end24.i.if.end_crit_edge, %entry.if.end_crit_edge
  %11 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %backend, align 4
  %enabled.i9 = getelementptr %struct.vega20_hwmgr, ptr %12, i32 0, i32 56, i32 28, i32 1
  %13 = ptrtoint ptr %enabled.i9 to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %enabled.i9, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool.not.i10 = icmp eq i8 %14, 0
  br i1 %tobool.not.i10, label %if.end.cleanup_crit_edge, label %do.body.i12

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body.i12:                                      ; preds = %if.end
  %fclk_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %12, i32 0, i32 10
  %15 = ptrtoint ptr %fclk_table.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %fclk_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp.not.i11 = icmp eq i32 %16, 0
  br i1 %cmp.not.i11, label %if.then2.i, label %do.body10.i

if.then2.i:                                       ; preds = %do.body.i12
  %call.i13 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_fclk_to_highest_dpm_level._rs, ptr noundef nonnull @__func__.vega20_set_fclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i13)
  %tobool3.not.i = icmp eq i32 %call.i13, 0
  br i1 %tobool3.not.i, label %if.then2.i.cleanup_crit_edge, label %if.then2.i.cleanup.sink.split_crit_edge

if.then2.i.cleanup.sink.split_crit_edge:          ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then2.i.cleanup_crit_edge:                     ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body10.i:                                      ; preds = %do.body.i12
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %16)
  %cmp12.i = icmp ult i32 %16, 9
  br i1 %cmp12.i, label %do.end25.i, label %if.then13.i

if.then13.i:                                      ; preds = %do.body10.i
  %call14.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_fclk_to_highest_dpm_level._rs.299, ptr noundef nonnull @__func__.vega20_set_fclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i)
  %tobool15.not.i = icmp eq i32 %call14.i, 0
  br i1 %tobool15.not.i, label %if.then13.i.cleanup_crit_edge, label %if.then13.i.cleanup.sink.split_crit_edge

if.then13.i.cleanup.sink.split_crit_edge:         ; preds = %if.then13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then13.i.cleanup_crit_edge:                    ; preds = %if.then13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end25.i:                                       ; preds = %do.body10.i
  %sub.i14 = add nsw i32 %16, -1
  %value.i15 = getelementptr %struct.vega20_dpm_table, ptr %12, i32 0, i32 10, i32 2, i32 %sub.i14, i32 1
  %17 = ptrtoint ptr %value.i15 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %value.i15, align 4
  %dpm_state.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %12, i32 0, i32 10, i32 1
  %19 = ptrtoint ptr %dpm_state.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %18, ptr %dpm_state.i, align 4
  %or.i16 = or i32 %18, 655360
  %call31.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or.i16, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i)
  %tobool32.not.i = icmp eq i32 %call31.i, 0
  br i1 %tobool32.not.i, label %do.end25.i.cleanup_crit_edge, label %if.then33.i

do.end25.i.cleanup_crit_edge:                     ; preds = %do.end25.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then33.i:                                      ; preds = %do.end25.i
  %call34.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_fclk_to_highest_dpm_level._rs.303, ptr noundef nonnull @__func__.vega20_set_fclk_to_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.i)
  %tobool35.not.i = icmp eq i32 %call34.i, 0
  br i1 %tobool35.not.i, label %if.then33.i.cleanup_crit_edge, label %if.then33.i.cleanup.sink.split_crit_edge

if.then33.i.cleanup.sink.split_crit_edge:         ; preds = %if.then33.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then33.i.cleanup_crit_edge:                    ; preds = %if.then33.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then33.i.cleanup.sink.split_crit_edge, %if.then13.i.cleanup.sink.split_crit_edge, %if.then2.i.cleanup.sink.split_crit_edge, %if.then32.i.cleanup.sink.split_crit_edge, %if.then12.i.cleanup.sink.split_crit_edge, %if.then1.i.cleanup.sink.split_crit_edge
  %.str.297.sink.i.sink = phi ptr [ @.str.289, %if.then1.i.cleanup.sink.split_crit_edge ], [ @.str.293, %if.then12.i.cleanup.sink.split_crit_edge ], [ @.str.297, %if.then32.i.cleanup.sink.split_crit_edge ], [ @.str.298, %if.then2.i.cleanup.sink.split_crit_edge ], [ @.str.302, %if.then13.i.cleanup.sink.split_crit_edge ], [ @.str.306, %if.then33.i.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ -22, %if.then1.i.cleanup.sink.split_crit_edge ], [ -22, %if.then12.i.cleanup.sink.split_crit_edge ], [ %call30.i, %if.then32.i.cleanup.sink.split_crit_edge ], [ -22, %if.then2.i.cleanup.sink.split_crit_edge ], [ -22, %if.then13.i.cleanup.sink.split_crit_edge ], [ %call31.i, %if.then33.i.cleanup.sink.split_crit_edge ]
  %call40.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.297.sink.i.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then33.i.cleanup_crit_edge, %do.end25.i.cleanup_crit_edge, %if.then13.i.cleanup_crit_edge, %if.then2.i.cleanup_crit_edge, %if.end.cleanup_crit_edge, %if.then32.i.cleanup_crit_edge, %if.then12.i.cleanup_crit_edge, %if.then1.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.then2.i.cleanup_crit_edge ], [ -22, %if.then13.i.cleanup_crit_edge ], [ %call31.i, %if.then33.i.cleanup_crit_edge ], [ 0, %do.end25.i.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ], [ %call30.i, %if.then32.i.cleanup_crit_edge ], [ -22, %if.then12.i.cleanup_crit_edge ], [ -22, %if.then1.i.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_display_configuration_changed_task(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %water_marks_bitmap = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 22
  %2 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %water_marks_bitmap, align 4
  %4 = and i32 %3, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %4)
  %5 = icmp eq i32 %4, 1
  br i1 %5, label %if.then, label %entry.if.end15_crit_edge

entry.if.end15_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end15

if.then:                                          ; preds = %entry
  %water_marks_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 14
  %call = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %water_marks_table, i16 noundef zeroext 1, i1 noundef zeroext false) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %do.end13, label %if.then5

if.then5:                                         ; preds = %if.then
  %call6 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_display_configuration_changed_task._rs, ptr noundef nonnull @__func__.vega20_display_configuration_changed_task) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.then5.cleanup_crit_edge, label %do.end

if.then5.cleanup_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #16
  %call10 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.307) #18
  br label %cleanup

do.end13:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %6 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %water_marks_bitmap, align 4
  %or = or i32 %7, 2
  store i32 %or, ptr %water_marks_bitmap, align 4
  br label %if.end15

if.end15:                                         ; preds = %do.end13, %entry.if.end15_crit_edge
  %8 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %water_marks_bitmap, align 4
  %and17 = and i32 %9, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17)
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %if.end15.cleanup_crit_edge, label %land.lhs.true19

if.end15.cleanup_crit_edge:                       ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true19:                                  ; preds = %if.end15
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %arrayidx, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool20.not = icmp eq i8 %11, 0
  br i1 %tobool20.not, label %land.lhs.true19.cleanup_crit_edge, label %land.lhs.true21

land.lhs.true19.cleanup_crit_edge:                ; preds = %land.lhs.true19
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true21:                                  ; preds = %land.lhs.true19
  %arrayidx23 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3
  %12 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %arrayidx23, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool25.not = icmp eq i8 %13, 0
  br i1 %tobool25.not, label %land.lhs.true21.cleanup_crit_edge, label %if.then26

land.lhs.true21.cleanup_crit_edge:                ; preds = %land.lhs.true21
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then26:                                        ; preds = %land.lhs.true21
  call void @__sanitizer_cov_trace_pc() #16
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %14 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %15, i32 0, i32 4
  %16 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %num_display, align 4
  %call27 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 71, i32 noundef %17, ptr noundef null) #14
  br label %cleanup

cleanup:                                          ; preds = %if.then26, %land.lhs.true21.cleanup_crit_edge, %land.lhs.true19.cleanup_crit_edge, %if.end15.cleanup_crit_edge, %do.end, %if.then5.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then5.cleanup_crit_edge ], [ %call27, %if.then26 ], [ 0, %land.lhs.true21.cleanup_crit_edge ], [ 0, %land.lhs.true19.cleanup_crit_edge ], [ 0, %if.end15.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_thermal_stop_thermal_controller(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_get_fan_speed_info(ptr noundef, ptr noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega20_set_fan_control_mode(ptr noundef %hwmgr, i32 noundef %mode) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %mode to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.562)
  switch i32 %mode, label %entry.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb4
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call = tail call i32 @vega20_fan_ctrl_set_fan_speed_pwm(ptr noundef %hwmgr, i32 noundef 255) #14
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %1 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %2, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %sw.bb1.sw.epilog_crit_edge, label %if.then

sw.bb1.sw.epilog_crit_edge:                       ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

if.then:                                          ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #16
  %call3 = tail call i32 @vega20_fan_ctrl_stop_smc_fan_control(ptr noundef %hwmgr) #14
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  %arrayidx.i16 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %3 = ptrtoint ptr %arrayidx.i16 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %arrayidx.i16, align 4
  %and1.i17 = and i32 %4, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i17)
  %cmp.i18.not = icmp eq i32 %and1.i17, 0
  br i1 %cmp.i18.not, label %sw.bb4.sw.epilog_crit_edge, label %if.then9

sw.bb4.sw.epilog_crit_edge:                       ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

if.then9:                                         ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #16
  %call10 = tail call i32 @vega20_fan_ctrl_start_smc_fan_control(ptr noundef %hwmgr) #14
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then9, %sw.bb4.sw.epilog_crit_edge, %if.then, %sw.bb1.sw.epilog_crit_edge, %sw.bb, %entry.sw.epilog_crit_edge
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_fan_control_mode(ptr nocapture noundef readonly %hwmgr) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 24, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp = icmp eq i8 %3, 0
  %. = select i1 %cmp, i32 1, i32 2
  ret i32 %.
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_set_fan_speed_pwm(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_get_fan_speed_pwm(ptr noundef, ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_set_fan_speed_rpm(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_get_fan_speed_rpm(ptr noundef, ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu9_register_irq_handlers(ptr noundef) #3

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @vega20_check_smc_update_required_for_display_configuration(ptr nocapture noundef readonly %hwmgr) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %num_existing_displays = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 23, i32 1
  %2 = ptrtoint ptr %num_existing_displays to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_existing_displays, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %4 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %7)
  %cmp.not = icmp ne i32 %3, %7
  %gfx_clk_deep_sleep_support = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 2, i32 21
  %8 = ptrtoint ptr %gfx_clk_deep_sleep_support to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %gfx_clk_deep_sleep_support, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not = icmp eq i8 %9, 0
  br i1 %tobool.not, label %entry.if.end6_crit_edge, label %land.lhs.true

entry.if.end6_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end6

land.lhs.true:                                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %display_timing = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 23
  %10 = ptrtoint ptr %display_timing to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %display_timing, align 8
  %min_core_set_clock_in_sr = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 10
  %12 = ptrtoint ptr %min_core_set_clock_in_sr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %min_core_set_clock_in_sr, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %13)
  %cmp3.not = icmp ne i32 %11, %13
  %spec.select = select i1 %cmp3.not, i1 true, i1 %cmp.not
  br label %if.end6

if.end6:                                          ; preds = %land.lhs.true, %entry.if.end6_crit_edge
  %is_update_required.1.off0 = phi i1 [ %cmp.not, %entry.if.end6_crit_edge ], [ %spec.select, %land.lhs.true ]
  ret i1 %is_update_required.1.off0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_dal_power_level(ptr nocapture noundef readnone %hwmgr, ptr nocapture noundef readnone %info) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_performance_level(ptr nocapture noundef readnone %hwmgr, ptr nocapture noundef readnone %state, i32 noundef %designation, i32 noundef %index, ptr nocapture noundef readnone %level) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_get_clock_by_type_with_latency(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr nocapture noundef writeonly %clocks) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.563)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 2, label %sw.bb
    i32 3, label %sw.bb1
    i32 4, label %sw.bb3
    i32 5, label %sw.bb5
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %entry
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %1 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %backend.i, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %2, i32 0, i32 56, i32 1, i32 1
  %3 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not.i = icmp eq i8 %4, 0
  br i1 %tobool.not.i, label %sw.bb.cleanup_crit_edge, label %if.end.i

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end.i:                                         ; preds = %sw.bb
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %2, i32 0, i32 1
  %5 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %gfx_table.i, align 4
  %7 = tail call i32 @llvm.umin.i32(i32 %6, i32 16) #14
  %8 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %7, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp423.not.i = icmp eq i32 %7, 0
  br i1 %cmp423.not.i, label %if.end.i.cleanup_crit_edge, label %if.end.i.for.body.i_crit_edge

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  br label %for.body.i

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %if.end.i.for.body.i_crit_edge
  %i.024.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %if.end.i.for.body.i_crit_edge ]
  %value.i = getelementptr %struct.vega20_dpm_table, ptr %2, i32 0, i32 1, i32 2, i32 %i.024.i, i32 1
  %9 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %value.i, align 4
  %mul.i = mul i32 %10, 1000
  %arrayidx7.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i
  %11 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %mul.i, ptr %arrayidx7.i, align 4
  %latency_in_us.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i, i32 1
  %12 = ptrtoint ptr %latency_in_us.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 0, ptr %latency_in_us.i, align 4
  %inc.i = add nuw nsw i32 %i.024.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %7
  br i1 %exitcond.not.i, label %for.body.i.cleanup_crit_edge, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.body.i.cleanup_crit_edge:                     ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb1:                                           ; preds = %entry
  %backend.i13 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %13 = ptrtoint ptr %backend.i13 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend.i13, align 4
  %enabled.i14 = getelementptr %struct.vega20_hwmgr, ptr %14, i32 0, i32 56, i32 2, i32 1
  %15 = ptrtoint ptr %enabled.i14 to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %enabled.i14, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i15 = icmp eq i8 %16, 0
  br i1 %tobool.not.i15, label %sw.bb1.cleanup_crit_edge, label %if.end.i16

sw.bb1.cleanup_crit_edge:                         ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end.i16:                                       ; preds = %sw.bb1
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %14, i32 0, i32 2
  %17 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %mem_table.i, align 4
  %19 = tail call i32 @llvm.umin.i32(i32 %18, i32 16) #14
  %mclk_latency_table.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %14, i32 0, i32 4
  %20 = ptrtoint ptr %mclk_latency_table.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %mclk_latency_table.i, align 4
  %21 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %19, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp540.not.i = icmp eq i32 %19, 0
  br i1 %cmp540.not.i, label %if.end.i16.cleanup_crit_edge, label %if.end.i16.for.body.i22_crit_edge

if.end.i16.for.body.i22_crit_edge:                ; preds = %if.end.i16
  br label %for.body.i22

if.end.i16.cleanup_crit_edge:                     ; preds = %if.end.i16
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i22:                                     ; preds = %for.body.i22.for.body.i22_crit_edge, %if.end.i16.for.body.i22_crit_edge
  %i.041.i = phi i32 [ %inc.i20, %for.body.i22.for.body.i22_crit_edge ], [ 0, %if.end.i16.for.body.i22_crit_edge ]
  %value.i17 = getelementptr %struct.vega20_dpm_table, ptr %14, i32 0, i32 2, i32 2, i32 %i.041.i, i32 1
  %22 = ptrtoint ptr %value.i17 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %value.i17, align 4
  %mul.i18 = mul i32 %23, 1000
  %arrayidx8.i = getelementptr %struct.vega20_hwmgr, ptr %14, i32 0, i32 4, i32 1, i32 %i.041.i
  %24 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %mul.i18, ptr %arrayidx8.i, align 4
  %arrayidx10.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.041.i
  %25 = ptrtoint ptr %arrayidx10.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %mul.i18, ptr %arrayidx10.i, align 4
  %latency.i = getelementptr %struct.vega20_hwmgr, ptr %14, i32 0, i32 4, i32 1, i32 %i.041.i, i32 1
  %26 = ptrtoint ptr %latency.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 25, ptr %latency.i, align 4
  %latency_in_us.i19 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.041.i, i32 1
  %27 = ptrtoint ptr %latency_in_us.i19 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 25, ptr %latency_in_us.i19, align 4
  %inc.i20 = add nuw nsw i32 %i.041.i, 1
  %exitcond.not.i21 = icmp eq i32 %inc.i20, %19
  br i1 %exitcond.not.i21, label %for.body.i22.cleanup_crit_edge, label %for.body.i22.for.body.i22_crit_edge

for.body.i22.for.body.i22_crit_edge:              ; preds = %for.body.i22
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i22

for.body.i22.cleanup_crit_edge:                   ; preds = %for.body.i22
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb3:                                           ; preds = %entry
  %backend.i24 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %28 = ptrtoint ptr %backend.i24 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %backend.i24, align 4
  %enabled.i25 = getelementptr %struct.vega20_hwmgr, ptr %29, i32 0, i32 56, i32 9, i32 1
  %30 = ptrtoint ptr %enabled.i25 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %enabled.i25, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %31)
  %tobool.not.i26 = icmp eq i8 %31, 0
  br i1 %tobool.not.i26, label %sw.bb3.cleanup_crit_edge, label %if.end.i28

sw.bb3.cleanup_crit_edge:                         ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end.i28:                                       ; preds = %sw.bb3
  %dcef_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %29, i32 0, i32 6
  %32 = ptrtoint ptr %dcef_table.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %dcef_table.i, align 4
  %34 = tail call i32 @llvm.umin.i32(i32 %33, i32 16) #14
  %35 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp423.not.i27 = icmp eq i32 %34, 0
  br i1 %cmp423.not.i27, label %if.end.i28.cleanup_crit_edge, label %if.end.i28.for.body.i36_crit_edge

if.end.i28.for.body.i36_crit_edge:                ; preds = %if.end.i28
  br label %for.body.i36

if.end.i28.cleanup_crit_edge:                     ; preds = %if.end.i28
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i36:                                     ; preds = %for.body.i36.for.body.i36_crit_edge, %if.end.i28.for.body.i36_crit_edge
  %i.024.i29 = phi i32 [ %inc.i34, %for.body.i36.for.body.i36_crit_edge ], [ 0, %if.end.i28.for.body.i36_crit_edge ]
  %value.i30 = getelementptr %struct.vega20_dpm_table, ptr %29, i32 0, i32 6, i32 2, i32 %i.024.i29, i32 1
  %36 = ptrtoint ptr %value.i30 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %value.i30, align 4
  %mul.i31 = mul i32 %37, 1000
  %arrayidx7.i32 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i29
  %38 = ptrtoint ptr %arrayidx7.i32 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %mul.i31, ptr %arrayidx7.i32, align 4
  %latency_in_us.i33 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i29, i32 1
  %39 = ptrtoint ptr %latency_in_us.i33 to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 0, ptr %latency_in_us.i33, align 4
  %inc.i34 = add nuw nsw i32 %i.024.i29, 1
  %exitcond.not.i35 = icmp eq i32 %inc.i34, %34
  br i1 %exitcond.not.i35, label %for.body.i36.cleanup_crit_edge, label %for.body.i36.for.body.i36_crit_edge

for.body.i36.for.body.i36_crit_edge:              ; preds = %for.body.i36
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i36

for.body.i36.cleanup_crit_edge:                   ; preds = %for.body.i36
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb5:                                           ; preds = %entry
  %backend.i38 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %40 = ptrtoint ptr %backend.i38 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %backend.i38, align 4
  %enabled.i39 = getelementptr %struct.vega20_hwmgr, ptr %41, i32 0, i32 56, i32 3, i32 1
  %42 = ptrtoint ptr %enabled.i39 to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %enabled.i39, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %43)
  %tobool.not.i40 = icmp eq i8 %43, 0
  br i1 %tobool.not.i40, label %sw.bb5.cleanup_crit_edge, label %if.end.i42

sw.bb5.cleanup_crit_edge:                         ; preds = %sw.bb5
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end.i42:                                       ; preds = %sw.bb5
  %44 = ptrtoint ptr %41 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %41, align 4
  %46 = tail call i32 @llvm.umin.i32(i32 %45, i32 16) #14
  %47 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %cmp423.not.i41 = icmp eq i32 %46, 0
  br i1 %cmp423.not.i41, label %if.end.i42.cleanup_crit_edge, label %if.end.i42.for.body.i50_crit_edge

if.end.i42.for.body.i50_crit_edge:                ; preds = %if.end.i42
  br label %for.body.i50

if.end.i42.cleanup_crit_edge:                     ; preds = %if.end.i42
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i50:                                     ; preds = %for.body.i50.for.body.i50_crit_edge, %if.end.i42.for.body.i50_crit_edge
  %i.024.i43 = phi i32 [ %inc.i48, %for.body.i50.for.body.i50_crit_edge ], [ 0, %if.end.i42.for.body.i50_crit_edge ]
  %value.i44 = getelementptr %struct.vega20_single_dpm_table, ptr %41, i32 0, i32 2, i32 %i.024.i43, i32 1
  %48 = ptrtoint ptr %value.i44 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %value.i44, align 4
  %mul.i45 = mul i32 %49, 1000
  %arrayidx7.i46 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i43
  %50 = ptrtoint ptr %arrayidx7.i46 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %mul.i45, ptr %arrayidx7.i46, align 4
  %latency_in_us.i47 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i43, i32 1
  %51 = ptrtoint ptr %latency_in_us.i47 to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 0, ptr %latency_in_us.i47, align 4
  %inc.i48 = add nuw nsw i32 %i.024.i43, 1
  %exitcond.not.i49 = icmp eq i32 %inc.i48, %46
  br i1 %exitcond.not.i49, label %for.body.i50.cleanup_crit_edge, label %for.body.i50.for.body.i50_crit_edge

for.body.i50.for.body.i50_crit_edge:              ; preds = %for.body.i50
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i50

for.body.i50.cleanup_crit_edge:                   ; preds = %for.body.i50
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %for.body.i50.cleanup_crit_edge, %if.end.i42.cleanup_crit_edge, %sw.bb5.cleanup_crit_edge, %for.body.i36.cleanup_crit_edge, %if.end.i28.cleanup_crit_edge, %sw.bb3.cleanup_crit_edge, %for.body.i22.cleanup_crit_edge, %if.end.i16.cleanup_crit_edge, %sw.bb1.cleanup_crit_edge, %for.body.i.cleanup_crit_edge, %if.end.i.cleanup_crit_edge, %sw.bb.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -1, %sw.bb.cleanup_crit_edge ], [ 0, %if.end.i.cleanup_crit_edge ], [ -1, %sw.bb1.cleanup_crit_edge ], [ 0, %if.end.i16.cleanup_crit_edge ], [ -1, %sw.bb3.cleanup_crit_edge ], [ 0, %if.end.i28.cleanup_crit_edge ], [ -1, %sw.bb5.cleanup_crit_edge ], [ 0, %if.end.i42.cleanup_crit_edge ], [ 0, %for.body.i.cleanup_crit_edge ], [ 0, %for.body.i22.cleanup_crit_edge ], [ 0, %for.body.i36.cleanup_crit_edge ], [ 0, %for.body.i50.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define internal i32 @vega20_get_clock_by_type_with_voltage(ptr nocapture noundef readnone %hwmgr, i32 noundef %type, ptr nocapture noundef writeonly %clocks) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %clocks, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_watermarks_for_clocks_ranges(ptr nocapture noundef readonly %hwmgr, ptr noundef %clock_ranges) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %water_marks_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 14
  %disable_water_mark = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 2, i32 41
  %2 = ptrtoint ptr %disable_water_mark to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %disable_water_mark, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %land.lhs.true, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool1.not = icmp eq i8 %5, 0
  br i1 %tobool1.not, label %land.lhs.true.if.end_crit_edge, label %land.lhs.true2

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

land.lhs.true2:                                   ; preds = %land.lhs.true
  %arrayidx4 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3
  %6 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx4, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool6.not = icmp eq i8 %7, 0
  br i1 %tobool6.not, label %land.lhs.true2.if.end_crit_edge, label %if.then

land.lhs.true2.if.end_crit_edge:                  ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #16
  %call = tail call i32 @smu_set_watermarks_for_clocks_ranges(ptr noundef %water_marks_table, ptr noundef %clock_ranges) #14
  %water_marks_bitmap = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 22
  %8 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %water_marks_bitmap, align 4
  %or = and i32 %9, -4
  %and = or i32 %or, 1
  store i32 %and, ptr %water_marks_bitmap, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true2.if.end_crit_edge, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_display_clock_voltage_request(ptr noundef %hwmgr, ptr nocapture noundef readonly %clock_req) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %clock_freq_in_khz = getelementptr inbounds %struct.pp_display_clock_request, ptr %clock_req, i32 0, i32 1
  %2 = ptrtoint ptr %clock_freq_in_khz to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %clock_freq_in_khz, align 4
  %div = udiv i32 %3, 1000
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %4 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %tobool.not, label %entry.if.end7_crit_edge, label %if.then

entry.if.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end7

if.then:                                          ; preds = %entry
  %6 = ptrtoint ptr %clock_req to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %clock_req, align 4
  %switch.tableidx = add i32 %7, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %switch.tableidx)
  %8 = icmp ult i32 %switch.tableidx, 7
  br i1 %8, label %switch.hole_check, label %if.then.sw.epilog_crit_edge

if.then.sw.epilog_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.hole_check.sw.epilog_crit_edge, %if.then.sw.epilog_crit_edge
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.308) #18
  br label %if.end7

switch.hole_check:                                ; preds = %if.then
  %switch.maskindex = trunc i32 %switch.tableidx to i8
  %switch.shifted = lshr i8 105, %switch.maskindex
  %9 = and i8 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %switch.lobit.not = icmp eq i8 %9, 0
  br i1 %switch.lobit.not, label %switch.hole_check.sw.epilog_crit_edge, label %switch.lookup

switch.hole_check.sw.epilog_crit_edge:            ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

switch.lookup:                                    ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [7 x i32], ptr @switch.table.vega20_display_clock_voltage_request, i32 0, i32 %switch.tableidx
  %10 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %10)
  %switch.load = load i32, ptr %switch.gep, align 4
  %or = or i32 %switch.load, %div
  %call6 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or, ptr noundef null) #14
  br label %if.end7

if.end7:                                          ; preds = %switch.lookup, %sw.epilog, %entry.if.end7_crit_edge
  %result.1 = phi i32 [ -22, %sw.epilog ], [ %call6, %switch.lookup ], [ 0, %entry.if.end7_crit_edge ]
  ret i32 %result.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_power_off_asic(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %call = tail call i32 @vega20_disable_dpm_tasks(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %entry.do.end7_crit_edge, label %if.then

entry.do.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end7

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_power_off_asic._rs, ptr noundef nonnull @__func__.vega20_power_off_asic) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.then.do.end7_crit_edge, label %do.end

if.then.do.end7_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end7

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.310) #18
  br label %do.end7

do.end7:                                          ; preds = %do.end, %if.then.do.end7_crit_edge, %entry.do.end7_crit_edge
  %water_marks_bitmap = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 22
  %2 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %water_marks_bitmap, align 4
  %and = and i32 %3, -3
  store i32 %and, ptr %water_marks_bitmap, align 4
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_force_clock_level(ptr noundef %hwmgr, i32 noundef %type, i32 noundef %mask) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.564)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb58
    i32 3, label %sw.bb138
    i32 4, label %sw.bb218
    i32 5, label %sw.bb298
    i32 2, label %sw.bb346
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool.not = icmp eq i32 %mask, 0
  %3 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #14, !range !1045
  %sub3 = sub nsw i32 31, %3
  %cond6 = select i1 %tobool.not, i32 0, i32 %sub3
  %gfx_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %gfx_table, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %cond6, i32 %5)
  %cmp.not = icmp ult i32 %cond6, %5
  br i1 %cmp.not, label %if.end, label %do.end

do.end:                                           ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  %sub10 = add i32 %5, -1
  %call11 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.311, i32 noundef %cond6, i32 noundef %sub10) #18
  br label %cleanup

if.end:                                           ; preds = %sw.bb
  %6 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select = select i1 %tobool.not, i32 0, i32 %6
  %value = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %spec.select, i32 1
  %7 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %value, align 4
  %dpm_state = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %9 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %dpm_state, align 4
  %value21 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %cond6, i32 1
  %10 = ptrtoint ptr %value21 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %value21, align 4
  %soft_max_level25 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 1
  %12 = ptrtoint ptr %soft_max_level25 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %11, ptr %soft_max_level25, align 4
  %13 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %14, i32 0, i32 56, i32 1, i32 1
  %15 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i = icmp eq i8 %16, 0
  br i1 %tobool.not.i, label %if.end.do.end41_crit_edge, label %if.then.i

if.end.do.end41_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end41

if.then.i:                                        ; preds = %if.end
  %dpm_state.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %14, i32 0, i32 1, i32 1
  %17 = ptrtoint ptr %dpm_state.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %dpm_state.i, align 4
  %and2.i = and i32 %18, 65535
  %call.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %and2.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool3.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool3.not.i, label %if.then.i.do.end41_crit_edge, label %if.then4.i

if.then.i.do.end41_crit_edge:                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end41

if.then4.i:                                       ; preds = %if.then.i
  %call5.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %if.then4.i.if.then29_crit_edge, label %cleanup.sink.split.i

if.then4.i.if.then29_crit_edge:                   ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then29

cleanup.sink.split.i:                             ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #16
  %call208.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.21) #18
  br label %if.then29

if.then29:                                        ; preds = %cleanup.sink.split.i, %if.then4.i.if.then29_crit_edge
  %call30 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.cleanup_crit_edge, label %do.end35

if.then29.cleanup_crit_edge:                      ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  %call37 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #18
  br label %cleanup

do.end41:                                         ; preds = %if.then.i.do.end41_crit_edge, %if.end.do.end41_crit_edge
  %19 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %backend, align 4
  %enabled.i496 = getelementptr %struct.vega20_hwmgr, ptr %20, i32 0, i32 56, i32 1, i32 1
  %21 = ptrtoint ptr %enabled.i496 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %enabled.i496, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %22)
  %tobool.not.i497 = icmp eq i8 %22, 0
  br i1 %tobool.not.i497, label %do.end41.cleanup_crit_edge, label %if.then.i501

do.end41.cleanup_crit_edge:                       ; preds = %do.end41
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then.i501:                                     ; preds = %do.end41
  %soft_max_level.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %20, i32 0, i32 1, i32 1, i32 1
  %23 = ptrtoint ptr %soft_max_level.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %soft_max_level.i, align 4
  %and2.i498 = and i32 %24, 65535
  %call.i499 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %and2.i498, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i499)
  %tobool3.not.i500 = icmp eq i32 %call.i499, 0
  br i1 %tobool3.not.i500, label %if.then.i501.cleanup_crit_edge, label %if.then4.i504

if.then.i501.cleanup_crit_edge:                   ; preds = %if.then.i501
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then4.i504:                                    ; preds = %if.then.i501
  %call5.i502 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i502)
  %tobool6.not.i503 = icmp eq i32 %call5.i502, 0
  br i1 %tobool6.not.i503, label %if.then4.i504.if.then45_crit_edge, label %cleanup.sink.split.i516

if.then4.i504.if.then45_crit_edge:                ; preds = %if.then4.i504
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then45

cleanup.sink.split.i516:                          ; preds = %if.then4.i504
  call void @__sanitizer_cov_trace_pc() #16
  %call179.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.50) #18
  br label %if.then45

if.then45:                                        ; preds = %cleanup.sink.split.i516, %if.then4.i504.if.then45_crit_edge
  %call46 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.316, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46)
  %tobool47.not = icmp eq i32 %call46, 0
  br i1 %tobool47.not, label %if.then45.cleanup_crit_edge, label %do.end51

if.then45.cleanup_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end51:                                         ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  %call53 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.11) #18
  br label %cleanup

sw.bb58:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool59.not = icmp eq i32 %mask, 0
  %25 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #14, !range !1045
  %sub70 = sub nsw i32 31, %25
  %cond73 = select i1 %tobool59.not, i32 0, i32 %sub70
  %mem_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %26 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %mem_table, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %cond73, i32 %27)
  %cmp76.not = icmp ult i32 %cond73, %27
  br i1 %cmp76.not, label %if.end87, label %do.end80

do.end80:                                         ; preds = %sw.bb58
  call void @__sanitizer_cov_trace_pc() #16
  %sub85 = add i32 %27, -1
  %call86 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.311, i32 noundef %cond73, i32 noundef %sub85) #18
  br label %cleanup

if.end87:                                         ; preds = %sw.bb58
  %28 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select486 = select i1 %tobool59.not, i32 0, i32 %28
  %value92 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %spec.select486, i32 1
  %29 = ptrtoint ptr %value92 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %value92, align 4
  %dpm_state95 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %31 = ptrtoint ptr %dpm_state95 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %dpm_state95, align 4
  %value101 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %cond73, i32 1
  %32 = ptrtoint ptr %value101 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %value101, align 4
  %soft_max_level105 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 1
  %34 = ptrtoint ptr %soft_max_level105 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %soft_max_level105, align 4
  %35 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %backend, align 4
  %enabled16.i521 = getelementptr %struct.vega20_hwmgr, ptr %36, i32 0, i32 56, i32 2, i32 1
  %37 = ptrtoint ptr %enabled16.i521 to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %enabled16.i521, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %tobool17.not.i522 = icmp eq i8 %38, 0
  br i1 %tobool17.not.i522, label %if.end87.do.end121_crit_edge, label %if.then21.i

if.end87.do.end121_crit_edge:                     ; preds = %if.end87
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end121

if.then21.i:                                      ; preds = %if.end87
  %dpm_state23.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %36, i32 0, i32 2, i32 1
  %39 = ptrtoint ptr %dpm_state23.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %dpm_state23.i, align 4
  %and26.i = and i32 %40, 65535
  %or27.i = or i32 %and26.i, 327680
  %call28.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or27.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i)
  %tobool29.not.i = icmp eq i32 %call28.i, 0
  br i1 %tobool29.not.i, label %if.then21.i.do.end121_crit_edge, label %if.then30.i

if.then21.i.do.end121_crit_edge:                  ; preds = %if.then21.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end121

if.then30.i:                                      ; preds = %if.then21.i
  %call31.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.22, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i)
  %tobool32.not.i = icmp eq i32 %call31.i, 0
  br i1 %tobool32.not.i, label %if.then30.i.if.then109_crit_edge, label %cleanup.sink.split.i535

if.then30.i.if.then109_crit_edge:                 ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then109

cleanup.sink.split.i535:                          ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #16
  %call208.i534 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.25) #18
  br label %if.then109

if.then109:                                       ; preds = %cleanup.sink.split.i535, %if.then30.i.if.then109_crit_edge
  %call110 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.321, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call110)
  %tobool111.not = icmp eq i32 %call110, 0
  br i1 %tobool111.not, label %if.then109.cleanup_crit_edge, label %do.end115

if.then109.cleanup_crit_edge:                     ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end115:                                        ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #16
  %call117 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #18
  br label %cleanup

do.end121:                                        ; preds = %if.then21.i.do.end121_crit_edge, %if.end87.do.end121_crit_edge
  %41 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %backend, align 4
  %enabled16.i541 = getelementptr %struct.vega20_hwmgr, ptr %42, i32 0, i32 56, i32 2, i32 1
  %43 = ptrtoint ptr %enabled16.i541 to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %enabled16.i541, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %44)
  %tobool17.not.i542 = icmp eq i8 %44, 0
  br i1 %tobool17.not.i542, label %do.end121.cleanup_crit_edge, label %if.then21.i548

do.end121.cleanup_crit_edge:                      ; preds = %do.end121
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then21.i548:                                   ; preds = %do.end121
  %soft_max_level24.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %42, i32 0, i32 2, i32 1, i32 1
  %45 = ptrtoint ptr %soft_max_level24.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %soft_max_level24.i, align 4
  %and26.i544 = and i32 %46, 65535
  %or27.i545 = or i32 %and26.i544, 327680
  %call28.i546 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or27.i545, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i546)
  %tobool29.not.i547 = icmp eq i32 %call28.i546, 0
  br i1 %tobool29.not.i547, label %if.then21.i548.cleanup_crit_edge, label %if.then30.i551

if.then21.i548.cleanup_crit_edge:                 ; preds = %if.then21.i548
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then30.i551:                                   ; preds = %if.then21.i548
  %call31.i549 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.51, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i549)
  %tobool32.not.i550 = icmp eq i32 %call31.i549, 0
  br i1 %tobool32.not.i550, label %if.then30.i551.if.then125_crit_edge, label %cleanup.sink.split.i562

if.then30.i551.if.then125_crit_edge:              ; preds = %if.then30.i551
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then125

cleanup.sink.split.i562:                          ; preds = %if.then30.i551
  call void @__sanitizer_cov_trace_pc() #16
  %call179.i561 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.54) #18
  br label %if.then125

if.then125:                                       ; preds = %cleanup.sink.split.i562, %if.then30.i551.if.then125_crit_edge
  %call126 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.324, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call126)
  %tobool127.not = icmp eq i32 %call126, 0
  br i1 %tobool127.not, label %if.then125.cleanup_crit_edge, label %do.end131

if.then125.cleanup_crit_edge:                     ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end131:                                        ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #16
  %call133 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.11) #18
  br label %cleanup

sw.bb138:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool139.not = icmp eq i32 %mask, 0
  %47 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #14, !range !1045
  %sub150 = sub nsw i32 31, %47
  %cond153 = select i1 %tobool139.not, i32 0, i32 %sub150
  %48 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %1, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %cond153, i32 %49)
  %cmp156.not = icmp ult i32 %cond153, %49
  br i1 %cmp156.not, label %if.end167, label %do.end160

do.end160:                                        ; preds = %sw.bb138
  call void @__sanitizer_cov_trace_pc() #16
  %sub165 = add i32 %49, -1
  %call166 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.311, i32 noundef %cond153, i32 noundef %sub165) #18
  br label %cleanup

if.end167:                                        ; preds = %sw.bb138
  %50 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select487 = select i1 %tobool139.not, i32 0, i32 %50
  %value172 = getelementptr %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 %spec.select487, i32 1
  %51 = ptrtoint ptr %value172 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %value172, align 4
  %dpm_state175 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1
  %53 = ptrtoint ptr %dpm_state175 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %52, ptr %dpm_state175, align 4
  %value181 = getelementptr %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 %cond153, i32 1
  %54 = ptrtoint ptr %value181 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %value181, align 4
  %soft_max_level185 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %56 = ptrtoint ptr %soft_max_level185 to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %55, ptr %soft_max_level185, align 4
  %57 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %backend, align 4
  %enabled127.i576 = getelementptr %struct.vega20_hwmgr, ptr %58, i32 0, i32 56, i32 3, i32 1
  %59 = ptrtoint ptr %enabled127.i576 to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %enabled127.i576, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %60)
  %tobool128.not.i577 = icmp eq i8 %60, 0
  br i1 %tobool128.not.i577, label %if.end167.do.end201_crit_edge, label %if.then132.i

if.end167.do.end201_crit_edge:                    ; preds = %if.end167
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end201

if.then132.i:                                     ; preds = %if.end167
  %dpm_state134.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %58, i32 0, i32 1
  %61 = ptrtoint ptr %dpm_state134.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %dpm_state134.i, align 4
  %and137.i = and i32 %62, 65535
  %or138.i = or i32 %and137.i, 262144
  %call139.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or138.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call139.i)
  %tobool140.not.i = icmp eq i32 %call139.i, 0
  br i1 %tobool140.not.i, label %if.then132.i.do.end201_crit_edge, label %if.then141.i

if.then132.i.do.end201_crit_edge:                 ; preds = %if.then132.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end201

if.then141.i:                                     ; preds = %if.then132.i
  %call142.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.38, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call142.i)
  %tobool143.not.i = icmp eq i32 %call142.i, 0
  br i1 %tobool143.not.i, label %if.then141.i.if.then189_crit_edge, label %cleanup.sink.split.i583

if.then141.i.if.then189_crit_edge:                ; preds = %if.then141.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then189

cleanup.sink.split.i583:                          ; preds = %if.then141.i
  call void @__sanitizer_cov_trace_pc() #16
  %call208.i582 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.41) #18
  br label %if.then189

if.then189:                                       ; preds = %cleanup.sink.split.i583, %if.then141.i.if.then189_crit_edge
  %call190 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.329, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call190)
  %tobool191.not = icmp eq i32 %call190, 0
  br i1 %tobool191.not, label %if.then189.cleanup_crit_edge, label %do.end195

if.then189.cleanup_crit_edge:                     ; preds = %if.then189
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end195:                                        ; preds = %if.then189
  call void @__sanitizer_cov_trace_pc() #16
  %call197 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #18
  br label %cleanup

do.end201:                                        ; preds = %if.then132.i.do.end201_crit_edge, %if.end167.do.end201_crit_edge
  %63 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %backend, align 4
  %enabled127.i597 = getelementptr %struct.vega20_hwmgr, ptr %64, i32 0, i32 56, i32 3, i32 1
  %65 = ptrtoint ptr %enabled127.i597 to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %enabled127.i597, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %66)
  %tobool128.not.i598 = icmp eq i8 %66, 0
  br i1 %tobool128.not.i598, label %do.end201.cleanup_crit_edge, label %if.then132.i603

do.end201.cleanup_crit_edge:                      ; preds = %do.end201
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then132.i603:                                  ; preds = %do.end201
  %soft_max_level135.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %64, i32 0, i32 1, i32 1
  %67 = ptrtoint ptr %soft_max_level135.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %soft_max_level135.i, align 4
  %and137.i599 = and i32 %68, 65535
  %or138.i600 = or i32 %and137.i599, 262144
  %call139.i601 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or138.i600, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call139.i601)
  %tobool140.not.i602 = icmp eq i32 %call139.i601, 0
  br i1 %tobool140.not.i602, label %if.then132.i603.cleanup_crit_edge, label %if.then141.i606

if.then132.i603.cleanup_crit_edge:                ; preds = %if.then132.i603
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then141.i606:                                  ; preds = %if.then132.i603
  %call142.i604 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.67, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call142.i604)
  %tobool143.not.i605 = icmp eq i32 %call142.i604, 0
  br i1 %tobool143.not.i605, label %if.then141.i606.if.then205_crit_edge, label %cleanup.sink.split.i611

if.then141.i606.if.then205_crit_edge:             ; preds = %if.then141.i606
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then205

cleanup.sink.split.i611:                          ; preds = %if.then141.i606
  call void @__sanitizer_cov_trace_pc() #16
  %call179.i610 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.70) #18
  br label %if.then205

if.then205:                                       ; preds = %cleanup.sink.split.i611, %if.then141.i606.if.then205_crit_edge
  %call206 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.332, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call206)
  %tobool207.not = icmp eq i32 %call206, 0
  br i1 %tobool207.not, label %if.then205.cleanup_crit_edge, label %do.end211

if.then205.cleanup_crit_edge:                     ; preds = %if.then205
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end211:                                        ; preds = %if.then205
  call void @__sanitizer_cov_trace_pc() #16
  %call213 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.11) #18
  br label %cleanup

sw.bb218:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool219.not = icmp eq i32 %mask, 0
  %69 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #14, !range !1045
  %sub230 = sub nsw i32 31, %69
  %cond233 = select i1 %tobool219.not, i32 0, i32 %sub230
  %fclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10
  %70 = ptrtoint ptr %fclk_table to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %fclk_table, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %cond233, i32 %71)
  %cmp236.not = icmp ult i32 %cond233, %71
  br i1 %cmp236.not, label %if.end247, label %do.end240

do.end240:                                        ; preds = %sw.bb218
  call void @__sanitizer_cov_trace_pc() #16
  %sub245 = add i32 %71, -1
  %call246 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.311, i32 noundef %cond233, i32 noundef %sub245) #18
  br label %cleanup

if.end247:                                        ; preds = %sw.bb218
  %72 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select488 = select i1 %tobool219.not, i32 0, i32 %72
  %value252 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 %spec.select488, i32 1
  %73 = ptrtoint ptr %value252 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %value252, align 4
  %dpm_state255 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1
  %75 = ptrtoint ptr %dpm_state255 to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 %74, ptr %dpm_state255, align 4
  %value261 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 %cond233, i32 1
  %76 = ptrtoint ptr %value261 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %value261, align 4
  %soft_max_level265 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 1
  %78 = ptrtoint ptr %soft_max_level265 to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %77, ptr %soft_max_level265, align 4
  %79 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %backend, align 4
  %enabled157.i627 = getelementptr %struct.vega20_hwmgr, ptr %80, i32 0, i32 56, i32 28, i32 1
  %81 = ptrtoint ptr %enabled157.i627 to i32
  call void @__asan_load1_noabort(i32 %81)
  %82 = load i8, ptr %enabled157.i627, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %82)
  %tobool158.not.i628 = icmp eq i8 %82, 0
  br i1 %tobool158.not.i628, label %if.end247.do.end281_crit_edge, label %if.then162.i

if.end247.do.end281_crit_edge:                    ; preds = %if.end247
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end281

if.then162.i:                                     ; preds = %if.end247
  %dpm_state164.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %80, i32 0, i32 10, i32 1
  %83 = ptrtoint ptr %dpm_state164.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %dpm_state164.i, align 4
  %and167.i = and i32 %84, 65535
  %or168.i = or i32 %and167.i, 655360
  %call169.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or168.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call169.i)
  %tobool170.not.i = icmp eq i32 %call169.i, 0
  br i1 %tobool170.not.i, label %if.then162.i.do.end281_crit_edge, label %if.then171.i

if.then162.i.do.end281_crit_edge:                 ; preds = %if.then162.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end281

if.then171.i:                                     ; preds = %if.then162.i
  %call172.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.42, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call172.i)
  %tobool173.not.i = icmp eq i32 %call172.i, 0
  br i1 %tobool173.not.i, label %if.then171.i.if.then269_crit_edge, label %cleanup.sink.split.i633

if.then171.i.if.then269_crit_edge:                ; preds = %if.then171.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then269

cleanup.sink.split.i633:                          ; preds = %if.then171.i
  call void @__sanitizer_cov_trace_pc() #16
  %call208.i632 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.45) #18
  br label %if.then269

if.then269:                                       ; preds = %cleanup.sink.split.i633, %if.then171.i.if.then269_crit_edge
  %call270 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.337, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call270)
  %tobool271.not = icmp eq i32 %call270, 0
  br i1 %tobool271.not, label %if.then269.cleanup_crit_edge, label %do.end275

if.then269.cleanup_crit_edge:                     ; preds = %if.then269
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end275:                                        ; preds = %if.then269
  call void @__sanitizer_cov_trace_pc() #16
  %call277 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #18
  br label %cleanup

do.end281:                                        ; preds = %if.then162.i.do.end281_crit_edge, %if.end247.do.end281_crit_edge
  %85 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %backend, align 4
  %enabled157.i649 = getelementptr %struct.vega20_hwmgr, ptr %86, i32 0, i32 56, i32 28, i32 1
  %87 = ptrtoint ptr %enabled157.i649 to i32
  call void @__asan_load1_noabort(i32 %87)
  %88 = load i8, ptr %enabled157.i649, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %88)
  %tobool158.not.i650 = icmp eq i8 %88, 0
  br i1 %tobool158.not.i650, label %do.end281.cleanup_crit_edge, label %if.then162.i656

do.end281.cleanup_crit_edge:                      ; preds = %do.end281
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then162.i656:                                  ; preds = %do.end281
  %soft_max_level165.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %86, i32 0, i32 10, i32 1, i32 1
  %89 = ptrtoint ptr %soft_max_level165.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %soft_max_level165.i, align 4
  %and167.i652 = and i32 %90, 65535
  %or168.i653 = or i32 %and167.i652, 655360
  %call169.i654 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or168.i653, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call169.i654)
  %tobool170.not.i655 = icmp eq i32 %call169.i654, 0
  br i1 %tobool170.not.i655, label %if.then162.i656.cleanup_crit_edge, label %if.then171.i659

if.then162.i656.cleanup_crit_edge:                ; preds = %if.then162.i656
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then171.i659:                                  ; preds = %if.then162.i656
  %call172.i657 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.71, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call172.i657)
  %tobool173.not.i658 = icmp eq i32 %call172.i657, 0
  br i1 %tobool173.not.i658, label %if.then171.i659.if.then285_crit_edge, label %cleanup.sink.split.i661

if.then171.i659.if.then285_crit_edge:             ; preds = %if.then171.i659
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then285

cleanup.sink.split.i661:                          ; preds = %if.then171.i659
  call void @__sanitizer_cov_trace_pc() #16
  %call179.i660 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.74) #18
  br label %if.then285

if.then285:                                       ; preds = %cleanup.sink.split.i661, %if.then171.i659.if.then285_crit_edge
  %call286 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.340, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call286)
  %tobool287.not = icmp eq i32 %call286, 0
  br i1 %tobool287.not, label %if.then285.cleanup_crit_edge, label %do.end291

if.then285.cleanup_crit_edge:                     ; preds = %if.then285
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end291:                                        ; preds = %if.then285
  call void @__sanitizer_cov_trace_pc() #16
  %call293 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.11) #18
  br label %cleanup

sw.bb298:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool299.not = icmp eq i32 %mask, 0
  %91 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select489 = select i1 %tobool299.not, i32 0, i32 %91
  %dcef_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6
  %92 = ptrtoint ptr %dcef_table to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %dcef_table, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %spec.select489, i32 %93)
  %cmp309.not = icmp ult i32 %spec.select489, %93
  br i1 %cmp309.not, label %if.end320, label %do.end313

do.end313:                                        ; preds = %sw.bb298
  call void @__sanitizer_cov_trace_pc() #16
  %sub318 = add i32 %93, -1
  %call319 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.311, i32 noundef %spec.select489, i32 noundef %sub318) #18
  br label %cleanup

if.end320:                                        ; preds = %sw.bb298
  %value325 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 2, i32 %spec.select489, i32 1
  %94 = ptrtoint ptr %value325 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %value325, align 4
  %hard_min_level329 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1, i32 2
  %96 = ptrtoint ptr %hard_min_level329 to i32
  call void @__asan_store4_noabort(i32 %96)
  store i32 %95, ptr %hard_min_level329, align 4
  %97 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %backend, align 4
  %enabled187.i680 = getelementptr %struct.vega20_hwmgr, ptr %98, i32 0, i32 56, i32 9, i32 1
  %99 = ptrtoint ptr %enabled187.i680 to i32
  call void @__asan_load1_noabort(i32 %99)
  %100 = load i8, ptr %enabled187.i680, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %100)
  %tobool188.not.i681 = icmp eq i8 %100, 0
  br i1 %tobool188.not.i681, label %if.end320.cleanup_crit_edge, label %if.then192.i

if.end320.cleanup_crit_edge:                      ; preds = %if.end320
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then192.i:                                     ; preds = %if.end320
  %hard_min_level.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %98, i32 0, i32 6, i32 1, i32 2
  %101 = ptrtoint ptr %hard_min_level.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %hard_min_level.i, align 4
  %and196.i = and i32 %102, 65535
  %or197.i = or i32 %and196.i, 393216
  %call198.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or197.i, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call198.i)
  %tobool199.not.i = icmp eq i32 %call198.i, 0
  br i1 %tobool199.not.i, label %if.then192.i.cleanup_crit_edge, label %if.then200.i

if.then192.i.cleanup_crit_edge:                   ; preds = %if.then192.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then200.i:                                     ; preds = %if.then192.i
  %call201.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.46, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call201.i)
  %tobool202.not.i = icmp eq i32 %call201.i, 0
  br i1 %tobool202.not.i, label %if.then200.i.if.then333_crit_edge, label %cleanup.sink.split.i684

if.then200.i.if.then333_crit_edge:                ; preds = %if.then200.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then333

cleanup.sink.split.i684:                          ; preds = %if.then200.i
  call void @__sanitizer_cov_trace_pc() #16
  %call208.i683 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.49) #18
  br label %if.then333

if.then333:                                       ; preds = %cleanup.sink.split.i684, %if.then200.i.if.then333_crit_edge
  %call334 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.345, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call334)
  %tobool335.not = icmp eq i32 %call334, 0
  br i1 %tobool335.not, label %if.then333.cleanup_crit_edge, label %do.end339

if.then333.cleanup_crit_edge:                     ; preds = %if.then333
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end339:                                        ; preds = %if.then333
  call void @__sanitizer_cov_trace_pc() #16
  %call341 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #18
  br label %cleanup

sw.bb346:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool347.not = icmp eq i32 %mask, 0
  %103 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !1045
  %spec.select490 = select i1 %tobool347.not, i32 0, i32 %103
  %104 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #14, !range !1045
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %spec.select490)
  %cmp362 = icmp ugt i32 %spec.select490, 1
  %105 = and i32 %104, 62
  call void @__sanitizer_cov_trace_const_cmp4(i32 30, i32 %105)
  %cmp363712 = icmp ne i32 %105, 30
  %not.tobool347.not = xor i1 %tobool347.not, true
  %cmp363 = select i1 %not.tobool347.not, i1 %cmp363712, i1 false
  %or.cond = select i1 %cmp362, i1 true, i1 %cmp363
  br i1 %or.cond, label %sw.bb346.cleanup_crit_edge, label %if.end365

sw.bb346.cleanup_crit_edge:                       ; preds = %sw.bb346
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end365:                                        ; preds = %sw.bb346
  %call366 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 51, i32 noundef %spec.select490, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call366)
  %tobool368.not = icmp eq i32 %call366, 0
  br i1 %tobool368.not, label %if.end365.cleanup_crit_edge, label %if.then369

if.end365.cleanup_crit_edge:                      ; preds = %if.end365
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then369:                                       ; preds = %if.end365
  %call370 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_force_clock_level._rs.348, ptr noundef nonnull @.str.312) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call370)
  %tobool371.not = icmp eq i32 %call370, 0
  br i1 %tobool371.not, label %if.then369.cleanup_crit_edge, label %do.end375

if.then369.cleanup_crit_edge:                     ; preds = %if.then369
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end375:                                        ; preds = %if.then369
  call void @__sanitizer_cov_trace_pc() #16
  %call377 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.351) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end375, %if.then369.cleanup_crit_edge, %if.end365.cleanup_crit_edge, %sw.bb346.cleanup_crit_edge, %do.end339, %if.then333.cleanup_crit_edge, %if.then192.i.cleanup_crit_edge, %if.end320.cleanup_crit_edge, %do.end313, %do.end291, %if.then285.cleanup_crit_edge, %if.then162.i656.cleanup_crit_edge, %do.end281.cleanup_crit_edge, %do.end275, %if.then269.cleanup_crit_edge, %do.end240, %do.end211, %if.then205.cleanup_crit_edge, %if.then132.i603.cleanup_crit_edge, %do.end201.cleanup_crit_edge, %do.end195, %if.then189.cleanup_crit_edge, %do.end160, %do.end131, %if.then125.cleanup_crit_edge, %if.then21.i548.cleanup_crit_edge, %do.end121.cleanup_crit_edge, %do.end115, %if.then109.cleanup_crit_edge, %do.end80, %do.end51, %if.then45.cleanup_crit_edge, %if.then.i501.cleanup_crit_edge, %do.end41.cleanup_crit_edge, %do.end35, %if.then29.cleanup_crit_edge, %do.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end313 ], [ -22, %do.end240 ], [ -22, %do.end160 ], [ -22, %do.end80 ], [ -22, %do.end ], [ %call.i, %do.end35 ], [ %call.i, %if.then29.cleanup_crit_edge ], [ %call.i499, %do.end51 ], [ %call.i499, %if.then45.cleanup_crit_edge ], [ %call28.i, %do.end115 ], [ %call28.i, %if.then109.cleanup_crit_edge ], [ %call28.i546, %do.end131 ], [ %call28.i546, %if.then125.cleanup_crit_edge ], [ %call139.i, %do.end195 ], [ %call139.i, %if.then189.cleanup_crit_edge ], [ %call139.i601, %do.end211 ], [ %call139.i601, %if.then205.cleanup_crit_edge ], [ %call169.i, %do.end275 ], [ %call169.i, %if.then269.cleanup_crit_edge ], [ %call169.i654, %do.end291 ], [ %call169.i654, %if.then285.cleanup_crit_edge ], [ %call198.i, %do.end339 ], [ %call198.i, %if.then333.cleanup_crit_edge ], [ -22, %sw.bb346.cleanup_crit_edge ], [ %call366, %do.end375 ], [ %call366, %if.then369.cleanup_crit_edge ], [ 0, %entry.cleanup_crit_edge ], [ 0, %if.end365.cleanup_crit_edge ], [ 0, %if.then162.i656.cleanup_crit_edge ], [ 0, %do.end281.cleanup_crit_edge ], [ 0, %if.then192.i.cleanup_crit_edge ], [ 0, %if.end320.cleanup_crit_edge ], [ 0, %do.end41.cleanup_crit_edge ], [ 0, %if.then.i501.cleanup_crit_edge ], [ 0, %do.end121.cleanup_crit_edge ], [ 0, %if.then21.i548.cleanup_crit_edge ], [ 0, %do.end201.cleanup_crit_edge ], [ 0, %if.then132.i603.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_print_clock_levels(ptr noundef %hwmgr, i32 noundef %type, ptr noundef writeonly %buf) #1 align 64 {
entry:
  %clocks = alloca %struct.pp_clock_levels_with_latency, align 4
  %now = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %od8_settings_array = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1
  %overdrive_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20
  call void @llvm.lifetime.start.p0(i64 132, ptr nonnull %clocks) #14
  %2 = call ptr @memset(ptr %clocks, i32 255, i32 132)
  %fclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %now) #14
  %3 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %now, align 4, !annotation !1042
  %4 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.565)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb25
    i32 3, label %sw.bb70
    i32 4, label %sw.bb115
    i32 5, label %sw.bb148
    i32 2, label %sw.bb193
    i32 8, label %sw.bb266
    i32 9, label %sw.bb285
    i32 10, label %sw.bb298
    i32 11, label %sw.bb345
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %entry
  %5 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %now, align 4
  %call.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 0, ptr noundef nonnull %now) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp.i = icmp eq i32 %call.i, 0
  br i1 %cmp.i, label %do.end10, label %if.then.i

if.then.i:                                        ; preds = %sw.bb
  %call1.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %if.then.i.if.then_crit_edge, label %do.end.i

if.then.i.if.then_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %if.then

if.then:                                          ; preds = %do.end.i, %if.then.i.if.then_crit_edge
  %call3 = call i32 @___ratelimit(ptr noundef nonnull @vega20_print_clock_levels._rs, ptr noundef nonnull @__func__.vega20_print_clock_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool4.not = icmp eq i32 %call3, 0
  br i1 %tobool4.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call7 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.352) #18
  br label %cleanup

do.end10:                                         ; preds = %sw.bb
  %6 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %now, align 4
  %mul.i = mul i32 %7, 100
  store i32 %mul.i, ptr %now, align 4
  %8 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %backend, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %9, i32 0, i32 56, i32 1, i32 1
  %10 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not.i650 = icmp eq i8 %11, 0
  br i1 %tobool.not.i650, label %if.then13, label %if.end.i

if.end.i:                                         ; preds = %do.end10
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %9, i32 0, i32 1
  %12 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %gfx_table.i, align 4
  %14 = call i32 @llvm.umin.i32(i32 %13, i32 16) #14
  %15 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %14, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp423.not.i = icmp eq i32 %14, 0
  br i1 %cmp423.not.i, label %if.end.i.cleanup_crit_edge, label %if.end.i.for.body.i_crit_edge

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  br label %for.body.i

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %if.end.i.for.body.i_crit_edge
  %i.024.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %if.end.i.for.body.i_crit_edge ]
  %value.i = getelementptr %struct.vega20_dpm_table, ptr %9, i32 0, i32 1, i32 2, i32 %i.024.i, i32 1
  %16 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %value.i, align 4
  %mul.i651 = mul i32 %17, 1000
  %arrayidx7.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i
  %18 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %mul.i651, ptr %arrayidx7.i, align 4
  %latency_in_us.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i, i32 1
  %19 = ptrtoint ptr %latency_in_us.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 0, ptr %latency_in_us.i, align 4
  %inc.i = add nuw nsw i32 %i.024.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %14
  br i1 %exitcond.not.i, label %vega20_get_sclks.exit, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

vega20_get_sclks.exit:                            ; preds = %for.body.i
  %20 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %20)
  %.pr = load i32, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr)
  %cmp766.not = icmp eq i32 %.pr, 0
  br i1 %cmp766.not, label %vega20_get_sclks.exit.cleanup_crit_edge, label %vega20_get_sclks.exit.for.body_crit_edge

vega20_get_sclks.exit.for.body_crit_edge:         ; preds = %vega20_get_sclks.exit
  br label %for.body

vega20_get_sclks.exit.cleanup_crit_edge:          ; preds = %vega20_get_sclks.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then13:                                        ; preds = %do.end10
  call void @__sanitizer_cov_trace_pc() #16
  %21 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %now, align 4
  %div = sdiv i32 %22, 100
  %call14 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.353, i32 noundef %div)
  br label %cleanup

for.body:                                         ; preds = %for.body.for.body_crit_edge, %vega20_get_sclks.exit.for.body_crit_edge
  %size.0768 = phi i32 [ %add24, %for.body.for.body_crit_edge ], [ 0, %vega20_get_sclks.exit.for.body_crit_edge ]
  %i.0767 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %vega20_get_sclks.exit.for.body_crit_edge ]
  %add.ptr16 = getelementptr i8, ptr %buf, i32 %size.0768
  %arrayidx = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.0767
  %23 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %arrayidx, align 4
  %div18 = udiv i32 %24, 1000
  %25 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %now, align 4
  %mul = mul i32 %26, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %24, i32 %mul)
  %cmp22 = icmp eq i32 %24, %mul
  %cond = select i1 %cmp22, ptr @.str.355, ptr @.str.356
  %call23 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr16, ptr noundef nonnull @.str.354, i32 noundef %i.0767, i32 noundef %div18, ptr noundef nonnull %cond)
  %add24 = add i32 %call23, %size.0768
  %inc = add nuw i32 %i.0767, 1
  %27 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %clocks, align 4
  %cmp = icmp ult i32 %inc, %28
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

sw.bb25:                                          ; preds = %entry
  %29 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 0, ptr %now, align 4
  %call.i652 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 327680, ptr noundef nonnull %now) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i652)
  %cmp.i653 = icmp eq i32 %call.i652, 0
  br i1 %cmp.i653, label %do.end41, label %if.then.i656

if.then.i656:                                     ; preds = %sw.bb25
  %call1.i654 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i654)
  %tobool.not.i655 = icmp eq i32 %call1.i654, 0
  br i1 %tobool.not.i655, label %if.then.i656.if.then29_crit_edge, label %do.end.i658

if.then.i656.if.then29_crit_edge:                 ; preds = %if.then.i656
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then29

do.end.i658:                                      ; preds = %if.then.i656
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i657 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %if.then29

if.then29:                                        ; preds = %do.end.i658, %if.then.i656.if.then29_crit_edge
  %call30 = call i32 @___ratelimit(ptr noundef nonnull @vega20_print_clock_levels._rs.357, ptr noundef nonnull @__func__.vega20_print_clock_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.cleanup_crit_edge, label %do.end35

if.then29.cleanup_crit_edge:                      ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #16
  %call37 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.360) #18
  br label %cleanup

do.end41:                                         ; preds = %sw.bb25
  %30 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %now, align 4
  %mul.i659 = mul i32 %31, 100
  store i32 %mul.i659, ptr %now, align 4
  %32 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %backend, align 4
  %enabled.i663 = getelementptr %struct.vega20_hwmgr, ptr %33, i32 0, i32 56, i32 2, i32 1
  %34 = ptrtoint ptr %enabled.i663 to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %enabled.i663, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %tobool.not.i664 = icmp eq i8 %35, 0
  br i1 %tobool.not.i664, label %if.then44, label %if.end.i665

if.end.i665:                                      ; preds = %do.end41
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %33, i32 0, i32 2
  %36 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %mem_table.i, align 4
  %38 = call i32 @llvm.umin.i32(i32 %37, i32 16) #14
  %mclk_latency_table.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %33, i32 0, i32 4
  %39 = ptrtoint ptr %mclk_latency_table.i to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 %38, ptr %mclk_latency_table.i, align 4
  %40 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %38, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %38)
  %cmp540.not.i = icmp eq i32 %38, 0
  br i1 %cmp540.not.i, label %if.end.i665.cleanup_crit_edge, label %if.end.i665.for.body.i671_crit_edge

if.end.i665.for.body.i671_crit_edge:              ; preds = %if.end.i665
  br label %for.body.i671

if.end.i665.cleanup_crit_edge:                    ; preds = %if.end.i665
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i671:                                    ; preds = %for.body.i671.for.body.i671_crit_edge, %if.end.i665.for.body.i671_crit_edge
  %i.041.i = phi i32 [ %inc.i669, %for.body.i671.for.body.i671_crit_edge ], [ 0, %if.end.i665.for.body.i671_crit_edge ]
  %value.i666 = getelementptr %struct.vega20_dpm_table, ptr %33, i32 0, i32 2, i32 2, i32 %i.041.i, i32 1
  %41 = ptrtoint ptr %value.i666 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %value.i666, align 4
  %mul.i667 = mul i32 %42, 1000
  %arrayidx8.i = getelementptr %struct.vega20_hwmgr, ptr %33, i32 0, i32 4, i32 1, i32 %i.041.i
  %43 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %mul.i667, ptr %arrayidx8.i, align 4
  %arrayidx10.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.041.i
  %44 = ptrtoint ptr %arrayidx10.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %mul.i667, ptr %arrayidx10.i, align 4
  %latency.i = getelementptr %struct.vega20_hwmgr, ptr %33, i32 0, i32 4, i32 1, i32 %i.041.i, i32 1
  %45 = ptrtoint ptr %latency.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 25, ptr %latency.i, align 4
  %latency_in_us.i668 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.041.i, i32 1
  %46 = ptrtoint ptr %latency_in_us.i668 to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 25, ptr %latency_in_us.i668, align 4
  %inc.i669 = add nuw nsw i32 %i.041.i, 1
  %exitcond.not.i670 = icmp eq i32 %inc.i669, %38
  br i1 %exitcond.not.i670, label %vega20_get_memclocks.exit, label %for.body.i671.for.body.i671_crit_edge

for.body.i671.for.body.i671_crit_edge:            ; preds = %for.body.i671
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i671

vega20_get_memclocks.exit:                        ; preds = %for.body.i671
  %47 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %47)
  %.pr776 = load i32, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr776)
  %cmp52762.not = icmp eq i32 %.pr776, 0
  br i1 %cmp52762.not, label %vega20_get_memclocks.exit.cleanup_crit_edge, label %vega20_get_memclocks.exit.for.body53_crit_edge

vega20_get_memclocks.exit.for.body53_crit_edge:   ; preds = %vega20_get_memclocks.exit
  br label %for.body53

vega20_get_memclocks.exit.cleanup_crit_edge:      ; preds = %vega20_get_memclocks.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then44:                                        ; preds = %do.end41
  call void @__sanitizer_cov_trace_pc() #16
  %48 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %now, align 4
  %div46 = sdiv i32 %49, 100
  %call47 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.353, i32 noundef %div46)
  br label %cleanup

for.body53:                                       ; preds = %for.body53.for.body53_crit_edge, %vega20_get_memclocks.exit.for.body53_crit_edge
  %size.1764 = phi i32 [ %add66, %for.body53.for.body53_crit_edge ], [ 0, %vega20_get_memclocks.exit.for.body53_crit_edge ]
  %i.1763 = phi i32 [ %inc68, %for.body53.for.body53_crit_edge ], [ 0, %vega20_get_memclocks.exit.for.body53_crit_edge ]
  %add.ptr54 = getelementptr i8, ptr %buf, i32 %size.1764
  %arrayidx56 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.1763
  %50 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx56, align 4
  %div58 = udiv i32 %51, 1000
  %52 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %now, align 4
  %mul62 = mul i32 %53, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %51, i32 %mul62)
  %cmp63 = icmp eq i32 %51, %mul62
  %cond64 = select i1 %cmp63, ptr @.str.355, ptr @.str.356
  %call65 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr54, ptr noundef nonnull @.str.354, i32 noundef %i.1763, i32 noundef %div58, ptr noundef nonnull %cond64)
  %add66 = add i32 %call65, %size.1764
  %inc68 = add nuw i32 %i.1763, 1
  %54 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %clocks, align 4
  %cmp52 = icmp ult i32 %inc68, %55
  br i1 %cmp52, label %for.body53.for.body53_crit_edge, label %for.body53.cleanup_crit_edge

for.body53.cleanup_crit_edge:                     ; preds = %for.body53
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body53.for.body53_crit_edge:                  ; preds = %for.body53
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body53

sw.bb70:                                          ; preds = %entry
  %56 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 0, ptr %now, align 4
  %call.i673 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 262144, ptr noundef nonnull %now) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i673)
  %cmp.i674 = icmp eq i32 %call.i673, 0
  br i1 %cmp.i674, label %do.end86, label %if.then.i677

if.then.i677:                                     ; preds = %sw.bb70
  %call1.i675 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i675)
  %tobool.not.i676 = icmp eq i32 %call1.i675, 0
  br i1 %tobool.not.i676, label %if.then.i677.if.then74_crit_edge, label %do.end.i679

if.then.i677.if.then74_crit_edge:                 ; preds = %if.then.i677
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then74

do.end.i679:                                      ; preds = %if.then.i677
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i678 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %if.then74

if.then74:                                        ; preds = %do.end.i679, %if.then.i677.if.then74_crit_edge
  %call75 = call i32 @___ratelimit(ptr noundef nonnull @vega20_print_clock_levels._rs.361, ptr noundef nonnull @__func__.vega20_print_clock_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call75)
  %tobool76.not = icmp eq i32 %call75, 0
  br i1 %tobool76.not, label %if.then74.cleanup_crit_edge, label %do.end80

if.then74.cleanup_crit_edge:                      ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end80:                                         ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #16
  %call82 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.364) #18
  br label %cleanup

do.end86:                                         ; preds = %sw.bb70
  %57 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %now, align 4
  %mul.i680 = mul i32 %58, 100
  store i32 %mul.i680, ptr %now, align 4
  %59 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %backend, align 4
  %enabled.i684 = getelementptr %struct.vega20_hwmgr, ptr %60, i32 0, i32 56, i32 3, i32 1
  %61 = ptrtoint ptr %enabled.i684 to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %enabled.i684, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %62)
  %tobool.not.i685 = icmp eq i8 %62, 0
  br i1 %tobool.not.i685, label %if.then89, label %if.end.i687

if.end.i687:                                      ; preds = %do.end86
  %63 = ptrtoint ptr %60 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %60, align 4
  %65 = call i32 @llvm.umin.i32(i32 %64, i32 16) #14
  %66 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %65)
  %cmp423.not.i686 = icmp eq i32 %65, 0
  br i1 %cmp423.not.i686, label %if.end.i687.cleanup_crit_edge, label %if.end.i687.for.body.i695_crit_edge

if.end.i687.for.body.i695_crit_edge:              ; preds = %if.end.i687
  br label %for.body.i695

if.end.i687.cleanup_crit_edge:                    ; preds = %if.end.i687
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i695:                                    ; preds = %for.body.i695.for.body.i695_crit_edge, %if.end.i687.for.body.i695_crit_edge
  %i.024.i688 = phi i32 [ %inc.i693, %for.body.i695.for.body.i695_crit_edge ], [ 0, %if.end.i687.for.body.i695_crit_edge ]
  %value.i689 = getelementptr %struct.vega20_single_dpm_table, ptr %60, i32 0, i32 2, i32 %i.024.i688, i32 1
  %67 = ptrtoint ptr %value.i689 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %value.i689, align 4
  %mul.i690 = mul i32 %68, 1000
  %arrayidx7.i691 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i688
  %69 = ptrtoint ptr %arrayidx7.i691 to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %mul.i690, ptr %arrayidx7.i691, align 4
  %latency_in_us.i692 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i688, i32 1
  %70 = ptrtoint ptr %latency_in_us.i692 to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 0, ptr %latency_in_us.i692, align 4
  %inc.i693 = add nuw nsw i32 %i.024.i688, 1
  %exitcond.not.i694 = icmp eq i32 %inc.i693, %65
  br i1 %exitcond.not.i694, label %vega20_get_socclocks.exit, label %for.body.i695.for.body.i695_crit_edge

for.body.i695.for.body.i695_crit_edge:            ; preds = %for.body.i695
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i695

vega20_get_socclocks.exit:                        ; preds = %for.body.i695
  %71 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %71)
  %.pr778 = load i32, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr778)
  %cmp97758.not = icmp eq i32 %.pr778, 0
  br i1 %cmp97758.not, label %vega20_get_socclocks.exit.cleanup_crit_edge, label %vega20_get_socclocks.exit.for.body98_crit_edge

vega20_get_socclocks.exit.for.body98_crit_edge:   ; preds = %vega20_get_socclocks.exit
  br label %for.body98

vega20_get_socclocks.exit.cleanup_crit_edge:      ; preds = %vega20_get_socclocks.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then89:                                        ; preds = %do.end86
  call void @__sanitizer_cov_trace_pc() #16
  %72 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %now, align 4
  %div91 = sdiv i32 %73, 100
  %call92 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.353, i32 noundef %div91)
  br label %cleanup

for.body98:                                       ; preds = %for.body98.for.body98_crit_edge, %vega20_get_socclocks.exit.for.body98_crit_edge
  %size.2760 = phi i32 [ %add111, %for.body98.for.body98_crit_edge ], [ 0, %vega20_get_socclocks.exit.for.body98_crit_edge ]
  %i.2759 = phi i32 [ %inc113, %for.body98.for.body98_crit_edge ], [ 0, %vega20_get_socclocks.exit.for.body98_crit_edge ]
  %add.ptr99 = getelementptr i8, ptr %buf, i32 %size.2760
  %arrayidx101 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.2759
  %74 = ptrtoint ptr %arrayidx101 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %arrayidx101, align 4
  %div103 = udiv i32 %75, 1000
  %76 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %now, align 4
  %mul107 = mul i32 %77, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %75, i32 %mul107)
  %cmp108 = icmp eq i32 %75, %mul107
  %cond109 = select i1 %cmp108, ptr @.str.355, ptr @.str.356
  %call110 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr99, ptr noundef nonnull @.str.354, i32 noundef %i.2759, i32 noundef %div103, ptr noundef nonnull %cond109)
  %add111 = add i32 %call110, %size.2760
  %inc113 = add nuw i32 %i.2759, 1
  %78 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %clocks, align 4
  %cmp97 = icmp ult i32 %inc113, %79
  br i1 %cmp97, label %for.body98.for.body98_crit_edge, label %for.body98.cleanup_crit_edge

for.body98.cleanup_crit_edge:                     ; preds = %for.body98
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body98.for.body98_crit_edge:                  ; preds = %for.body98
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body98

sw.bb115:                                         ; preds = %entry
  %80 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 0, ptr %now, align 4
  %call.i697 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 655360, ptr noundef nonnull %now) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i697)
  %cmp.i698 = icmp eq i32 %call.i697, 0
  br i1 %cmp.i698, label %vega20_get_current_clk_freq.exit706, label %if.then.i701

if.then.i701:                                     ; preds = %sw.bb115
  %call1.i699 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i699)
  %tobool.not.i700 = icmp eq i32 %call1.i699, 0
  br i1 %tobool.not.i700, label %if.then.i701.if.then119_crit_edge, label %do.end.i703

if.then.i701.if.then119_crit_edge:                ; preds = %if.then.i701
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then119

do.end.i703:                                      ; preds = %if.then.i701
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i702 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %if.then119

vega20_get_current_clk_freq.exit706:              ; preds = %sw.bb115
  %81 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %now, align 4
  %mul.i704 = mul i32 %82, 100
  store i32 %mul.i704, ptr %now, align 4
  %83 = ptrtoint ptr %fclk_table to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %fclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %84)
  %cmp133754.not = icmp eq i32 %84, 0
  br i1 %cmp133754.not, label %vega20_get_current_clk_freq.exit706.cleanup_crit_edge, label %vega20_get_current_clk_freq.exit706.for.body134_crit_edge

vega20_get_current_clk_freq.exit706.for.body134_crit_edge: ; preds = %vega20_get_current_clk_freq.exit706
  br label %for.body134

vega20_get_current_clk_freq.exit706.cleanup_crit_edge: ; preds = %vega20_get_current_clk_freq.exit706
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then119:                                       ; preds = %do.end.i703, %if.then.i701.if.then119_crit_edge
  %call120 = call i32 @___ratelimit(ptr noundef nonnull @vega20_print_clock_levels._rs.365, ptr noundef nonnull @__func__.vega20_print_clock_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call120)
  %tobool121.not = icmp eq i32 %call120, 0
  br i1 %tobool121.not, label %if.then119.cleanup_crit_edge, label %do.end125

if.then119.cleanup_crit_edge:                     ; preds = %if.then119
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end125:                                        ; preds = %if.then119
  call void @__sanitizer_cov_trace_pc() #16
  %call127 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.368) #18
  br label %cleanup

for.body134:                                      ; preds = %for.body134.for.body134_crit_edge, %vega20_get_current_clk_freq.exit706.for.body134_crit_edge
  %size.3756 = phi i32 [ %add144, %for.body134.for.body134_crit_edge ], [ 0, %vega20_get_current_clk_freq.exit706.for.body134_crit_edge ]
  %i.3755 = phi i32 [ %inc146, %for.body134.for.body134_crit_edge ], [ 0, %vega20_get_current_clk_freq.exit706.for.body134_crit_edge ]
  %add.ptr135 = getelementptr i8, ptr %buf, i32 %size.3756
  %value = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 %i.3755, i32 1
  %85 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %value, align 4
  %87 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %now, align 4
  %div140 = sdiv i32 %88, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %86, i32 %div140)
  %cmp141 = icmp eq i32 %86, %div140
  %cond142 = select i1 %cmp141, ptr @.str.355, ptr @.str.356
  %call143 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr135, ptr noundef nonnull @.str.354, i32 noundef %i.3755, i32 noundef %86, ptr noundef nonnull %cond142)
  %add144 = add i32 %call143, %size.3756
  %inc146 = add nuw i32 %i.3755, 1
  %89 = ptrtoint ptr %fclk_table to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %fclk_table, align 4
  %cmp133 = icmp ult i32 %inc146, %90
  br i1 %cmp133, label %for.body134.for.body134_crit_edge, label %for.body134.cleanup_crit_edge

for.body134.cleanup_crit_edge:                    ; preds = %for.body134
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body134.for.body134_crit_edge:                ; preds = %for.body134
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body134

sw.bb148:                                         ; preds = %entry
  %91 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 0, ptr %now, align 4
  %call.i707 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 393216, ptr noundef nonnull %now) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i707)
  %cmp.i708 = icmp eq i32 %call.i707, 0
  br i1 %cmp.i708, label %do.end164, label %if.then.i711

if.then.i711:                                     ; preds = %sw.bb148
  %call1.i709 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i709)
  %tobool.not.i710 = icmp eq i32 %call1.i709, 0
  br i1 %tobool.not.i710, label %if.then.i711.if.then152_crit_edge, label %do.end.i713

if.then.i711.if.then152_crit_edge:                ; preds = %if.then.i711
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then152

do.end.i713:                                      ; preds = %if.then.i711
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i712 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %if.then152

if.then152:                                       ; preds = %do.end.i713, %if.then.i711.if.then152_crit_edge
  %call153 = call i32 @___ratelimit(ptr noundef nonnull @vega20_print_clock_levels._rs.369, ptr noundef nonnull @__func__.vega20_print_clock_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call153)
  %tobool154.not = icmp eq i32 %call153, 0
  br i1 %tobool154.not, label %if.then152.cleanup_crit_edge, label %do.end158

if.then152.cleanup_crit_edge:                     ; preds = %if.then152
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end158:                                        ; preds = %if.then152
  call void @__sanitizer_cov_trace_pc() #16
  %call160 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.372) #18
  br label %cleanup

do.end164:                                        ; preds = %sw.bb148
  %92 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %now, align 4
  %mul.i714 = mul i32 %93, 100
  store i32 %mul.i714, ptr %now, align 4
  %94 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %backend, align 4
  %enabled.i718 = getelementptr %struct.vega20_hwmgr, ptr %95, i32 0, i32 56, i32 9, i32 1
  %96 = ptrtoint ptr %enabled.i718 to i32
  call void @__asan_load1_noabort(i32 %96)
  %97 = load i8, ptr %enabled.i718, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %97)
  %tobool.not.i719 = icmp eq i8 %97, 0
  br i1 %tobool.not.i719, label %if.then167, label %if.end.i721

if.end.i721:                                      ; preds = %do.end164
  %dcef_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %95, i32 0, i32 6
  %98 = ptrtoint ptr %dcef_table.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %dcef_table.i, align 4
  %100 = call i32 @llvm.umin.i32(i32 %99, i32 16) #14
  %101 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %100, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %100)
  %cmp423.not.i720 = icmp eq i32 %100, 0
  br i1 %cmp423.not.i720, label %if.end.i721.cleanup_crit_edge, label %if.end.i721.for.body.i729_crit_edge

if.end.i721.for.body.i729_crit_edge:              ; preds = %if.end.i721
  br label %for.body.i729

if.end.i721.cleanup_crit_edge:                    ; preds = %if.end.i721
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.i729:                                    ; preds = %for.body.i729.for.body.i729_crit_edge, %if.end.i721.for.body.i729_crit_edge
  %i.024.i722 = phi i32 [ %inc.i727, %for.body.i729.for.body.i729_crit_edge ], [ 0, %if.end.i721.for.body.i729_crit_edge ]
  %value.i723 = getelementptr %struct.vega20_dpm_table, ptr %95, i32 0, i32 6, i32 2, i32 %i.024.i722, i32 1
  %102 = ptrtoint ptr %value.i723 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %value.i723, align 4
  %mul.i724 = mul i32 %103, 1000
  %arrayidx7.i725 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i722
  %104 = ptrtoint ptr %arrayidx7.i725 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %mul.i724, ptr %arrayidx7.i725, align 4
  %latency_in_us.i726 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.024.i722, i32 1
  %105 = ptrtoint ptr %latency_in_us.i726 to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 0, ptr %latency_in_us.i726, align 4
  %inc.i727 = add nuw nsw i32 %i.024.i722, 1
  %exitcond.not.i728 = icmp eq i32 %inc.i727, %100
  br i1 %exitcond.not.i728, label %vega20_get_dcefclocks.exit, label %for.body.i729.for.body.i729_crit_edge

for.body.i729.for.body.i729_crit_edge:            ; preds = %for.body.i729
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i729

vega20_get_dcefclocks.exit:                       ; preds = %for.body.i729
  %106 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %106)
  %.pr780 = load i32, ptr %clocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr780)
  %cmp175751.not = icmp eq i32 %.pr780, 0
  br i1 %cmp175751.not, label %vega20_get_dcefclocks.exit.cleanup_crit_edge, label %vega20_get_dcefclocks.exit.for.body176_crit_edge

vega20_get_dcefclocks.exit.for.body176_crit_edge: ; preds = %vega20_get_dcefclocks.exit
  br label %for.body176

vega20_get_dcefclocks.exit.cleanup_crit_edge:     ; preds = %vega20_get_dcefclocks.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then167:                                       ; preds = %do.end164
  call void @__sanitizer_cov_trace_pc() #16
  %107 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %now, align 4
  %div169 = sdiv i32 %108, 100
  %call170 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.353, i32 noundef %div169)
  br label %cleanup

for.body176:                                      ; preds = %for.body176.for.body176_crit_edge, %vega20_get_dcefclocks.exit.for.body176_crit_edge
  %size.4753 = phi i32 [ %add189, %for.body176.for.body176_crit_edge ], [ 0, %vega20_get_dcefclocks.exit.for.body176_crit_edge ]
  %i.4752 = phi i32 [ %inc191, %for.body176.for.body176_crit_edge ], [ 0, %vega20_get_dcefclocks.exit.for.body176_crit_edge ]
  %add.ptr177 = getelementptr i8, ptr %buf, i32 %size.4753
  %arrayidx179 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.4752
  %109 = ptrtoint ptr %arrayidx179 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %arrayidx179, align 4
  %div181 = udiv i32 %110, 1000
  %111 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %now, align 4
  %mul185 = mul i32 %112, 10
  call void @__sanitizer_cov_trace_cmp4(i32 %110, i32 %mul185)
  %cmp186 = icmp eq i32 %110, %mul185
  %cond187 = select i1 %cmp186, ptr @.str.355, ptr @.str.356
  %call188 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr177, ptr noundef nonnull @.str.354, i32 noundef %i.4752, i32 noundef %div181, ptr noundef nonnull %cond187)
  %add189 = add i32 %call188, %size.4753
  %inc191 = add nuw i32 %i.4752, 1
  %113 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %clocks, align 4
  %cmp175 = icmp ult i32 %inc191, %114
  br i1 %cmp175, label %for.body176.for.body176_crit_edge, label %for.body176.cleanup_crit_edge

for.body176.cleanup_crit_edge:                    ; preds = %for.body176
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body176.for.body176_crit_edge:                ; preds = %for.body176
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body176

sw.bb193:                                         ; preds = %entry
  %115 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i = getelementptr inbounds %struct.amdgpu_device, ptr %116, i32 0, i32 39
  %117 = ptrtoint ptr %pcie_rreg.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %pcie_rreg.i, align 8
  %call.i731 = tail call i32 %118(ptr noundef %116, i32 noundef 286524048) #14
  %and.i = lshr i32 %call.i731, 14
  %shr.i = and i32 %and.i, 3
  %119 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i732 = getelementptr inbounds %struct.amdgpu_device, ptr %120, i32 0, i32 39
  %121 = ptrtoint ptr %pcie_rreg.i732 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %pcie_rreg.i732, align 8
  %call.i733 = tail call i32 %122(ptr noundef %120, i32 noundef 286524040) #14
  %and.i734 = lshr i32 %call.i733, 4
  %shr.i735 = and i32 %and.i734, 7
  %arrayidx199 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 69, i32 0
  %123 = ptrtoint ptr %arrayidx199 to i32
  call void @__asan_load1_noabort(i32 %123)
  %124 = load i8, ptr %arrayidx199, align 1
  %conv = zext i8 %124 to i32
  %arrayidx200 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 70, i32 0
  %125 = ptrtoint ptr %arrayidx200 to i32
  call void @__asan_load1_noabort(i32 %125)
  %126 = load i8, ptr %arrayidx200, align 1
  %conv201 = zext i8 %126 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %124)
  %127 = icmp ult i8 %124, 3
  br i1 %127, label %switch.lookup, label %cond.false212

cond.false212:                                    ; preds = %sw.bb193
  call void @__sanitizer_cov_trace_pc() #16
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %124)
  %cmp213 = icmp eq i8 %124, 3
  %cond215 = select i1 %cmp213, ptr @.str.377, ptr @.str.356
  br label %cond.end219

switch.lookup:                                    ; preds = %sw.bb193
  call void @__sanitizer_cov_trace_pc() #16
  %128 = sext i8 %124 to i32
  %switch.gep = getelementptr inbounds [3 x ptr], ptr @switch.table.vega20_print_clock_levels, i32 0, i32 %128
  %129 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %129)
  %switch.load = load ptr, ptr %switch.gep, align 4
  br label %cond.end219

cond.end219:                                      ; preds = %switch.lookup, %cond.false212
  %cond220 = phi ptr [ %cond215, %cond.false212 ], [ %switch.load, %switch.lookup ]
  %switch.tableidx = add i8 %126, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx)
  %130 = icmp ult i8 %switch.tableidx, 5
  br i1 %130, label %switch.lookup790, label %cond.false240

cond.false240:                                    ; preds = %cond.end219
  call void @__sanitizer_cov_trace_pc() #16
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %126)
  %cmp241 = icmp eq i8 %126, 6
  %cond243 = select i1 %cmp241, ptr @.str.383, ptr @.str.356
  br label %cond.end252

switch.lookup790:                                 ; preds = %cond.end219
  call void @__sanitizer_cov_trace_pc() #16
  %131 = sext i8 %switch.tableidx to i32
  %switch.gep791 = getelementptr inbounds [5 x ptr], ptr @switch.table.vega20_print_clock_levels.558, i32 0, i32 %131
  %132 = ptrtoint ptr %switch.gep791 to i32
  call void @__asan_load4_noabort(i32 %132)
  %switch.load792 = load ptr, ptr %switch.gep791, align 4
  br label %cond.end252

cond.end252:                                      ; preds = %switch.lookup790, %cond.false240
  %cond253 = phi ptr [ %cond243, %cond.false240 ], [ %switch.load792, %switch.lookup790 ]
  %arrayidx254 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 71, i32 0
  %133 = ptrtoint ptr %arrayidx254 to i32
  call void @__asan_load2_noabort(i32 %133)
  %134 = load i16, ptr %arrayidx254, align 2
  %conv255 = zext i16 %134 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i, i32 %conv)
  %cmp256 = icmp eq i32 %shr.i, %conv
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i735, i32 %conv201)
  %cmp258 = icmp eq i32 %shr.i735, %conv201
  %spec.select = select i1 %cmp256, i1 %cmp258, i1 false
  %cond260 = select i1 %spec.select, ptr @.str.355, ptr @.str.356
  %call261 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.373, i32 noundef 0, ptr noundef nonnull %cond220, ptr noundef nonnull %cond253, i32 noundef %conv255, ptr noundef nonnull %cond260)
  %arrayidx199.1 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 69, i32 1
  %135 = ptrtoint ptr %arrayidx199.1 to i32
  call void @__asan_load1_noabort(i32 %135)
  %136 = load i8, ptr %arrayidx199.1, align 1
  %conv.1 = zext i8 %136 to i32
  %arrayidx200.1 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 70, i32 1
  %137 = ptrtoint ptr %arrayidx200.1 to i32
  call void @__asan_load1_noabort(i32 %137)
  %138 = load i8, ptr %arrayidx200.1, align 1
  %conv201.1 = zext i8 %138 to i32
  %add.ptr202.1 = getelementptr i8, ptr %buf, i32 %call261
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %136)
  %139 = icmp ult i8 %136, 3
  br i1 %139, label %switch.lookup793, label %cond.false212.1

cond.false212.1:                                  ; preds = %cond.end252
  call void @__sanitizer_cov_trace_pc() #16
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %136)
  %cmp213.1 = icmp eq i8 %136, 3
  %cond215.1 = select i1 %cmp213.1, ptr @.str.377, ptr @.str.356
  br label %cond.end219.1

switch.lookup793:                                 ; preds = %cond.end252
  call void @__sanitizer_cov_trace_pc() #16
  %140 = sext i8 %136 to i32
  %switch.gep794 = getelementptr inbounds [3 x ptr], ptr @switch.table.vega20_print_clock_levels.559, i32 0, i32 %140
  %141 = ptrtoint ptr %switch.gep794 to i32
  call void @__asan_load4_noabort(i32 %141)
  %switch.load795 = load ptr, ptr %switch.gep794, align 4
  br label %cond.end219.1

cond.end219.1:                                    ; preds = %switch.lookup793, %cond.false212.1
  %cond220.1 = phi ptr [ %cond215.1, %cond.false212.1 ], [ %switch.load795, %switch.lookup793 ]
  %switch.tableidx797 = add i8 %138, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx797)
  %142 = icmp ult i8 %switch.tableidx797, 5
  br i1 %142, label %switch.lookup796, label %cond.false240.1

cond.false240.1:                                  ; preds = %cond.end219.1
  call void @__sanitizer_cov_trace_pc() #16
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %138)
  %cmp241.1 = icmp eq i8 %138, 6
  %cond243.1 = select i1 %cmp241.1, ptr @.str.383, ptr @.str.356
  br label %cond.end252.1

switch.lookup796:                                 ; preds = %cond.end219.1
  call void @__sanitizer_cov_trace_pc() #16
  %143 = sext i8 %switch.tableidx797 to i32
  %switch.gep798 = getelementptr inbounds [5 x ptr], ptr @switch.table.vega20_print_clock_levels.560, i32 0, i32 %143
  %144 = ptrtoint ptr %switch.gep798 to i32
  call void @__asan_load4_noabort(i32 %144)
  %switch.load799 = load ptr, ptr %switch.gep798, align 4
  br label %cond.end252.1

cond.end252.1:                                    ; preds = %switch.lookup796, %cond.false240.1
  %cond253.1 = phi ptr [ %cond243.1, %cond.false240.1 ], [ %switch.load799, %switch.lookup796 ]
  %arrayidx254.1 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 71, i32 1
  %145 = ptrtoint ptr %arrayidx254.1 to i32
  call void @__asan_load2_noabort(i32 %145)
  %146 = load i16, ptr %arrayidx254.1, align 2
  %conv255.1 = zext i16 %146 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i, i32 %conv.1)
  %cmp256.1 = icmp eq i32 %shr.i, %conv.1
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i735, i32 %conv201.1)
  %cmp258.1 = icmp eq i32 %shr.i735, %conv201.1
  %spec.select.1 = select i1 %cmp256.1, i1 %cmp258.1, i1 false
  %cond260.1 = select i1 %spec.select.1, ptr @.str.355, ptr @.str.356
  %call261.1 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr202.1, ptr noundef nonnull @.str.373, i32 noundef 1, ptr noundef nonnull %cond220.1, ptr noundef nonnull %cond253.1, i32 noundef %conv255.1, ptr noundef nonnull %cond260.1)
  %add262.1 = add i32 %call261.1, %call261
  br label %cleanup

sw.bb266:                                         ; preds = %entry
  %147 = ptrtoint ptr %od8_settings_array to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %od8_settings_array, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %148)
  %tobool268.not = icmp eq i32 %148, 0
  br i1 %tobool268.not, label %sw.bb266.cleanup_crit_edge, label %land.lhs.true

sw.bb266.cleanup_crit_edge:                       ; preds = %sw.bb266
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true:                                    ; preds = %sw.bb266
  %arrayidx269 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 1
  %149 = ptrtoint ptr %arrayidx269 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx269, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %150)
  %tobool271.not = icmp eq i32 %150, 0
  br i1 %tobool271.not, label %land.lhs.true.cleanup_crit_edge, label %if.then272

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then272:                                       ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  %call274 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.384, ptr noundef nonnull @.str.385)
  %add.ptr276 = getelementptr i8, ptr %buf, i32 %call274
  %151 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load2_noabort(i32 %151)
  %152 = load i16, ptr %overdrive_table, align 2
  %conv277 = zext i16 %152 to i32
  %call278 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr276, ptr noundef nonnull @.str.386, i32 noundef %conv277)
  %add279 = add i32 %call278, %call274
  %add.ptr280 = getelementptr i8, ptr %buf, i32 %add279
  %GfxclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 1
  %153 = ptrtoint ptr %GfxclkFmax to i32
  call void @__asan_load2_noabort(i32 %153)
  %154 = load i16, ptr %GfxclkFmax, align 2
  %conv281 = zext i16 %154 to i32
  %call282 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr280, ptr noundef nonnull @.str.387, i32 noundef %conv281)
  %add283 = add i32 %call282, %add279
  br label %cleanup

sw.bb285:                                         ; preds = %entry
  %arrayidx286 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8
  %155 = ptrtoint ptr %arrayidx286 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %arrayidx286, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %156)
  %tobool288.not = icmp eq i32 %156, 0
  br i1 %tobool288.not, label %sw.bb285.cleanup_crit_edge, label %if.then289

sw.bb285.cleanup_crit_edge:                       ; preds = %sw.bb285
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then289:                                       ; preds = %sw.bb285
  call void @__sanitizer_cov_trace_pc() #16
  %call291 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.384, ptr noundef nonnull @.str.388)
  %add.ptr293 = getelementptr i8, ptr %buf, i32 %call291
  %UclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 8
  %157 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_load2_noabort(i32 %157)
  %158 = load i16, ptr %UclkFmax, align 2
  %conv294 = zext i16 %158 to i32
  %call295 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr293, ptr noundef nonnull @.str.387, i32 noundef %conv294)
  %add296 = add i32 %call295, %call291
  br label %cleanup

sw.bb298:                                         ; preds = %entry
  %arrayidx299 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 2
  %159 = ptrtoint ptr %arrayidx299 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %arrayidx299, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %160)
  %tobool301.not = icmp eq i32 %160, 0
  br i1 %tobool301.not, label %sw.bb298.cleanup_crit_edge, label %land.lhs.true302

sw.bb298.cleanup_crit_edge:                       ; preds = %sw.bb298
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true302:                                 ; preds = %sw.bb298
  %arrayidx303 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 4
  %161 = ptrtoint ptr %arrayidx303 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %arrayidx303, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %162)
  %tobool305.not = icmp eq i32 %162, 0
  br i1 %tobool305.not, label %land.lhs.true302.cleanup_crit_edge, label %land.lhs.true306

land.lhs.true302.cleanup_crit_edge:               ; preds = %land.lhs.true302
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true306:                                 ; preds = %land.lhs.true302
  %arrayidx307 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 6
  %163 = ptrtoint ptr %arrayidx307 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %arrayidx307, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %164)
  %tobool309.not = icmp eq i32 %164, 0
  br i1 %tobool309.not, label %land.lhs.true306.cleanup_crit_edge, label %land.lhs.true310

land.lhs.true306.cleanup_crit_edge:               ; preds = %land.lhs.true306
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true310:                                 ; preds = %land.lhs.true306
  %arrayidx311 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 3
  %165 = ptrtoint ptr %arrayidx311 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load i32, ptr %arrayidx311, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %166)
  %tobool313.not = icmp eq i32 %166, 0
  br i1 %tobool313.not, label %land.lhs.true310.cleanup_crit_edge, label %land.lhs.true314

land.lhs.true310.cleanup_crit_edge:               ; preds = %land.lhs.true310
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true314:                                 ; preds = %land.lhs.true310
  %arrayidx315 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 5
  %167 = ptrtoint ptr %arrayidx315 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %arrayidx315, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %168)
  %tobool317.not = icmp eq i32 %168, 0
  br i1 %tobool317.not, label %land.lhs.true314.cleanup_crit_edge, label %land.lhs.true318

land.lhs.true314.cleanup_crit_edge:               ; preds = %land.lhs.true314
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true318:                                 ; preds = %land.lhs.true314
  %arrayidx319 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 7
  %169 = ptrtoint ptr %arrayidx319 to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %arrayidx319, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %170)
  %tobool321.not = icmp eq i32 %170, 0
  br i1 %tobool321.not, label %land.lhs.true318.cleanup_crit_edge, label %if.then322

land.lhs.true318.cleanup_crit_edge:               ; preds = %land.lhs.true318
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then322:                                       ; preds = %land.lhs.true318
  call void @__sanitizer_cov_trace_pc() #16
  %call324 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.384, ptr noundef nonnull @.str.389)
  %add.ptr326 = getelementptr i8, ptr %buf, i32 %call324
  %GfxclkFreq1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 2
  %171 = ptrtoint ptr %GfxclkFreq1 to i32
  call void @__asan_load2_noabort(i32 %171)
  %172 = load i16, ptr %GfxclkFreq1, align 2
  %conv327 = zext i16 %172 to i32
  %GfxclkVolt1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 3
  %173 = ptrtoint ptr %GfxclkVolt1 to i32
  call void @__asan_load2_noabort(i32 %173)
  %174 = load i16, ptr %GfxclkVolt1, align 2
  %175 = lshr i16 %174, 2
  %div329 = zext i16 %175 to i32
  %call330 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr326, ptr noundef nonnull @.str.390, i32 noundef %conv327, i32 noundef %div329)
  %add331 = add i32 %call330, %call324
  %add.ptr332 = getelementptr i8, ptr %buf, i32 %add331
  %GfxclkFreq2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 4
  %176 = ptrtoint ptr %GfxclkFreq2 to i32
  call void @__asan_load2_noabort(i32 %176)
  %177 = load i16, ptr %GfxclkFreq2, align 2
  %conv333 = zext i16 %177 to i32
  %GfxclkVolt2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 5
  %178 = ptrtoint ptr %GfxclkVolt2 to i32
  call void @__asan_load2_noabort(i32 %178)
  %179 = load i16, ptr %GfxclkVolt2, align 2
  %180 = lshr i16 %179, 2
  %div335 = zext i16 %180 to i32
  %call336 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr332, ptr noundef nonnull @.str.391, i32 noundef %conv333, i32 noundef %div335)
  %add337 = add i32 %call336, %add331
  %add.ptr338 = getelementptr i8, ptr %buf, i32 %add337
  %GfxclkFreq3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 6
  %181 = ptrtoint ptr %GfxclkFreq3 to i32
  call void @__asan_load2_noabort(i32 %181)
  %182 = load i16, ptr %GfxclkFreq3, align 2
  %conv339 = zext i16 %182 to i32
  %GfxclkVolt3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 7
  %183 = ptrtoint ptr %GfxclkVolt3 to i32
  call void @__asan_load2_noabort(i32 %183)
  %184 = load i16, ptr %GfxclkVolt3, align 2
  %185 = lshr i16 %184, 2
  %div341 = zext i16 %185 to i32
  %call342 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr338, ptr noundef nonnull @.str.392, i32 noundef %conv339, i32 noundef %div341)
  %add343 = add i32 %call342, %add337
  br label %cleanup

sw.bb345:                                         ; preds = %entry
  %call347 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.384, ptr noundef nonnull @.str.393)
  %186 = ptrtoint ptr %od8_settings_array to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %od8_settings_array, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %187)
  %tobool351.not = icmp eq i32 %187, 0
  br i1 %tobool351.not, label %sw.bb345.if.end362_crit_edge, label %land.lhs.true352

sw.bb345.if.end362_crit_edge:                     ; preds = %sw.bb345
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end362

land.lhs.true352:                                 ; preds = %sw.bb345
  %arrayidx353 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 1
  %188 = ptrtoint ptr %arrayidx353 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %arrayidx353, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %189)
  %tobool355.not = icmp eq i32 %189, 0
  br i1 %tobool355.not, label %land.lhs.true352.if.end362_crit_edge, label %if.then356

land.lhs.true352.if.end362_crit_edge:             ; preds = %land.lhs.true352
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end362

if.then356:                                       ; preds = %land.lhs.true352
  call void @__sanitizer_cov_trace_pc() #16
  %add.ptr357 = getelementptr i8, ptr %buf, i32 %call347
  %min_value = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 0, i32 1
  %190 = ptrtoint ptr %min_value to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %min_value, align 4
  %max_value = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 1, i32 2
  %192 = ptrtoint ptr %max_value to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %max_value, align 4
  %call360 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr357, ptr noundef nonnull @.str.394, i32 noundef %191, i32 noundef %193)
  %add361 = add i32 %call360, %call347
  br label %if.end362

if.end362:                                        ; preds = %if.then356, %land.lhs.true352.if.end362_crit_edge, %sw.bb345.if.end362_crit_edge
  %size.6 = phi i32 [ %add361, %if.then356 ], [ %call347, %land.lhs.true352.if.end362_crit_edge ], [ %call347, %sw.bb345.if.end362_crit_edge ]
  %arrayidx363 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8
  %194 = ptrtoint ptr %arrayidx363 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx363, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %195)
  %tobool365.not = icmp eq i32 %195, 0
  br i1 %tobool365.not, label %if.end362.if.end374_crit_edge, label %if.then366

if.end362.if.end374_crit_edge:                    ; preds = %if.end362
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end374

if.then366:                                       ; preds = %if.end362
  call void @__sanitizer_cov_trace_pc() #16
  %add.ptr367 = getelementptr i8, ptr %buf, i32 %size.6
  %min_value369 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8, i32 1
  %196 = ptrtoint ptr %min_value369 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %min_value369, align 4
  %max_value371 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8, i32 2
  %198 = ptrtoint ptr %max_value371 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %max_value371, align 4
  %call372 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr367, ptr noundef nonnull @.str.395, i32 noundef %197, i32 noundef %199)
  %add373 = add i32 %call372, %size.6
  br label %if.end374

if.end374:                                        ; preds = %if.then366, %if.end362.if.end374_crit_edge
  %size.7 = phi i32 [ %add373, %if.then366 ], [ %size.6, %if.end362.if.end374_crit_edge ]
  %arrayidx375 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 2
  %200 = ptrtoint ptr %arrayidx375 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %arrayidx375, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %201)
  %tobool377.not = icmp eq i32 %201, 0
  br i1 %tobool377.not, label %if.end374.cleanup_crit_edge, label %land.lhs.true378

if.end374.cleanup_crit_edge:                      ; preds = %if.end374
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true378:                                 ; preds = %if.end374
  %arrayidx379 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 4
  %202 = ptrtoint ptr %arrayidx379 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %arrayidx379, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %203)
  %tobool381.not = icmp eq i32 %203, 0
  br i1 %tobool381.not, label %land.lhs.true378.cleanup_crit_edge, label %land.lhs.true382

land.lhs.true378.cleanup_crit_edge:               ; preds = %land.lhs.true378
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true382:                                 ; preds = %land.lhs.true378
  %arrayidx383 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 6
  %204 = ptrtoint ptr %arrayidx383 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %arrayidx383, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %205)
  %tobool385.not = icmp eq i32 %205, 0
  br i1 %tobool385.not, label %land.lhs.true382.cleanup_crit_edge, label %land.lhs.true386

land.lhs.true382.cleanup_crit_edge:               ; preds = %land.lhs.true382
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true386:                                 ; preds = %land.lhs.true382
  %arrayidx387 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 3
  %206 = ptrtoint ptr %arrayidx387 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %arrayidx387, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %207)
  %tobool389.not = icmp eq i32 %207, 0
  br i1 %tobool389.not, label %land.lhs.true386.cleanup_crit_edge, label %land.lhs.true390

land.lhs.true386.cleanup_crit_edge:               ; preds = %land.lhs.true386
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true390:                                 ; preds = %land.lhs.true386
  %arrayidx391 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 5
  %208 = ptrtoint ptr %arrayidx391 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx391, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %209)
  %tobool393.not = icmp eq i32 %209, 0
  br i1 %tobool393.not, label %land.lhs.true390.cleanup_crit_edge, label %land.lhs.true394

land.lhs.true390.cleanup_crit_edge:               ; preds = %land.lhs.true390
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

land.lhs.true394:                                 ; preds = %land.lhs.true390
  %arrayidx395 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 7
  %210 = ptrtoint ptr %arrayidx395 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %arrayidx395, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %211)
  %tobool397.not = icmp eq i32 %211, 0
  br i1 %tobool397.not, label %land.lhs.true394.cleanup_crit_edge, label %if.then398

land.lhs.true394.cleanup_crit_edge:               ; preds = %land.lhs.true394
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then398:                                       ; preds = %land.lhs.true394
  call void @__sanitizer_cov_trace_pc() #16
  %add.ptr399 = getelementptr i8, ptr %buf, i32 %size.7
  %min_value401 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 2, i32 1
  %212 = ptrtoint ptr %min_value401 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %min_value401, align 4
  %max_value403 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 2, i32 2
  %214 = ptrtoint ptr %max_value403 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %max_value403, align 4
  %call404 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr399, ptr noundef nonnull @.str.396, i32 noundef %213, i32 noundef %215)
  %add405 = add i32 %call404, %size.7
  %add.ptr406 = getelementptr i8, ptr %buf, i32 %add405
  %min_value408 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 3, i32 1
  %216 = ptrtoint ptr %min_value408 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %min_value408, align 4
  %max_value410 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 3, i32 2
  %218 = ptrtoint ptr %max_value410 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %max_value410, align 4
  %call411 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr406, ptr noundef nonnull @.str.397, i32 noundef %217, i32 noundef %219)
  %add412 = add i32 %call411, %add405
  %add.ptr413 = getelementptr i8, ptr %buf, i32 %add412
  %min_value415 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 4, i32 1
  %220 = ptrtoint ptr %min_value415 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %min_value415, align 4
  %max_value417 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 4, i32 2
  %222 = ptrtoint ptr %max_value417 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %max_value417, align 4
  %call418 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr413, ptr noundef nonnull @.str.398, i32 noundef %221, i32 noundef %223)
  %add419 = add i32 %call418, %add412
  %add.ptr420 = getelementptr i8, ptr %buf, i32 %add419
  %min_value422 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 5, i32 1
  %224 = ptrtoint ptr %min_value422 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %min_value422, align 4
  %max_value424 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 5, i32 2
  %226 = ptrtoint ptr %max_value424 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %max_value424, align 4
  %call425 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr420, ptr noundef nonnull @.str.399, i32 noundef %225, i32 noundef %227)
  %add426 = add i32 %call425, %add419
  %add.ptr427 = getelementptr i8, ptr %buf, i32 %add426
  %min_value429 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 6, i32 1
  %228 = ptrtoint ptr %min_value429 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %min_value429, align 4
  %max_value431 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 6, i32 2
  %230 = ptrtoint ptr %max_value431 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %max_value431, align 4
  %call432 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr427, ptr noundef nonnull @.str.400, i32 noundef %229, i32 noundef %231)
  %add433 = add i32 %call432, %add426
  %add.ptr434 = getelementptr i8, ptr %buf, i32 %add433
  %min_value436 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 7, i32 1
  %232 = ptrtoint ptr %min_value436 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %min_value436, align 4
  %max_value438 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 7, i32 2
  %234 = ptrtoint ptr %max_value438 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %max_value438, align 4
  %call439 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr434, ptr noundef nonnull @.str.401, i32 noundef %233, i32 noundef %235)
  %add440 = add i32 %call439, %add433
  br label %cleanup

cleanup:                                          ; preds = %if.then398, %land.lhs.true394.cleanup_crit_edge, %land.lhs.true390.cleanup_crit_edge, %land.lhs.true386.cleanup_crit_edge, %land.lhs.true382.cleanup_crit_edge, %land.lhs.true378.cleanup_crit_edge, %if.end374.cleanup_crit_edge, %if.then322, %land.lhs.true318.cleanup_crit_edge, %land.lhs.true314.cleanup_crit_edge, %land.lhs.true310.cleanup_crit_edge, %land.lhs.true306.cleanup_crit_edge, %land.lhs.true302.cleanup_crit_edge, %sw.bb298.cleanup_crit_edge, %if.then289, %sw.bb285.cleanup_crit_edge, %if.then272, %land.lhs.true.cleanup_crit_edge, %sw.bb266.cleanup_crit_edge, %cond.end252.1, %for.body176.cleanup_crit_edge, %if.then167, %vega20_get_dcefclocks.exit.cleanup_crit_edge, %if.end.i721.cleanup_crit_edge, %do.end158, %if.then152.cleanup_crit_edge, %for.body134.cleanup_crit_edge, %do.end125, %if.then119.cleanup_crit_edge, %vega20_get_current_clk_freq.exit706.cleanup_crit_edge, %for.body98.cleanup_crit_edge, %if.then89, %vega20_get_socclocks.exit.cleanup_crit_edge, %if.end.i687.cleanup_crit_edge, %do.end80, %if.then74.cleanup_crit_edge, %for.body53.cleanup_crit_edge, %if.then44, %vega20_get_memclocks.exit.cleanup_crit_edge, %if.end.i665.cleanup_crit_edge, %do.end35, %if.then29.cleanup_crit_edge, %for.body.cleanup_crit_edge, %if.then13, %vega20_get_sclks.exit.cleanup_crit_edge, %if.end.i.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call.i, %do.end ], [ %call.i, %if.then.cleanup_crit_edge ], [ %call.i652, %do.end35 ], [ %call.i652, %if.then29.cleanup_crit_edge ], [ %call.i673, %do.end80 ], [ %call.i673, %if.then74.cleanup_crit_edge ], [ %call.i697, %do.end125 ], [ %call.i697, %if.then119.cleanup_crit_edge ], [ %call.i707, %do.end158 ], [ %call.i707, %if.then152.cleanup_crit_edge ], [ 0, %entry.cleanup_crit_edge ], [ %add440, %if.then398 ], [ %size.7, %land.lhs.true394.cleanup_crit_edge ], [ %size.7, %land.lhs.true390.cleanup_crit_edge ], [ %size.7, %land.lhs.true386.cleanup_crit_edge ], [ %size.7, %land.lhs.true382.cleanup_crit_edge ], [ %size.7, %land.lhs.true378.cleanup_crit_edge ], [ %size.7, %if.end374.cleanup_crit_edge ], [ %add343, %if.then322 ], [ 0, %land.lhs.true318.cleanup_crit_edge ], [ 0, %land.lhs.true314.cleanup_crit_edge ], [ 0, %land.lhs.true310.cleanup_crit_edge ], [ 0, %land.lhs.true306.cleanup_crit_edge ], [ 0, %land.lhs.true302.cleanup_crit_edge ], [ 0, %sw.bb298.cleanup_crit_edge ], [ %add296, %if.then289 ], [ 0, %sw.bb285.cleanup_crit_edge ], [ %add283, %if.then272 ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ 0, %sw.bb266.cleanup_crit_edge ], [ %call170, %if.then167 ], [ %call92, %if.then89 ], [ %call47, %if.then44 ], [ %call14, %if.then13 ], [ 0, %vega20_get_sclks.exit.cleanup_crit_edge ], [ 0, %vega20_get_memclocks.exit.cleanup_crit_edge ], [ 0, %vega20_get_socclocks.exit.cleanup_crit_edge ], [ 0, %vega20_get_current_clk_freq.exit706.cleanup_crit_edge ], [ 0, %vega20_get_dcefclocks.exit.cleanup_crit_edge ], [ %add262.1, %cond.end252.1 ], [ 0, %if.end.i.cleanup_crit_edge ], [ 0, %if.end.i665.cleanup_crit_edge ], [ 0, %if.end.i687.cleanup_crit_edge ], [ 0, %if.end.i721.cleanup_crit_edge ], [ %add24, %for.body.cleanup_crit_edge ], [ %add66, %for.body53.cleanup_crit_edge ], [ %add111, %for.body98.cleanup_crit_edge ], [ %add144, %for.body134.cleanup_crit_edge ], [ %add189, %for.body176.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %now) #14
  call void @llvm.lifetime.end.p0(i64 132, ptr nonnull %clocks) #14
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_sclk_od(ptr nocapture noundef readonly %hwmgr) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %gfx_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1
  %gfx_table1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %2 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %gfx_table, align 4
  %sub = add i32 %3, -1
  %value2 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value2, align 4
  %6 = ptrtoint ptr %gfx_table1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %gfx_table1, align 4
  %sub5 = add i32 %7, -1
  %value7 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 2, i32 %sub5, i32 1
  %8 = ptrtoint ptr %value7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value7, align 4
  %sub8 = sub i32 %5, %9
  %mul = mul i32 %sub8, 100
  %add = add i32 %9, -1
  %sub9 = add i32 %add, %mul
  %div = sdiv i32 %sub9, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_sclk_od(ptr noundef %hwmgr, i32 noundef %value) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %gfx_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %2 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %gfx_table, align 4
  %sub = add i32 %3, -1
  %value1 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value1, align 4
  %mul = mul i32 %5, %value
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %5
  %call = tail call fastcc i32 @vega20_od8_set_settings(ptr noundef %hwmgr, i32 noundef 1, i32 noundef %add)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %do.end14, label %if.then

if.then:                                          ; preds = %entry
  %call7 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_sclk_od._rs, ptr noundef nonnull @__func__.vega20_set_sclk_od) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call11 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.403) #18
  br label %cleanup

do.end14:                                         ; preds = %entry
  %6 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %backend, align 4
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %7, i32 0, i32 1
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %7, i32 0, i32 56, i32 1, i32 1
  %8 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not.i = icmp eq i8 %9, 0
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %do.end14
  %call.i = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %gfx_table.i, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %if.then.i.cleanup_crit_edge, label %if.then3.i

if.then.i.cleanup_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then3.i:                                       ; preds = %if.then.i
  %call4.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_gfxclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_gfxclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool5.not.i = icmp eq i32 %call4.i, 0
  br i1 %tobool5.not.i, label %if.then3.i.if.then18_crit_edge, label %do.end.i

if.then3.i.if.then18_crit_edge:                   ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then18

do.end.i:                                         ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.199) #18
  br label %if.then18

if.else.i:                                        ; preds = %do.end14
  call void @__sanitizer_cov_trace_pc() #16
  %10 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 1, ptr %gfx_table.i, align 4
  %gfx_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %7, i32 0, i32 3, i32 5
  %11 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %gfx_clock.i, align 4
  %div.i = udiv i32 %12, 100
  %value.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %7, i32 0, i32 1, i32 2, i32 0, i32 1
  %13 = ptrtoint ptr %value.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %div.i, ptr %value.i, align 4
  br label %cleanup

if.then18:                                        ; preds = %do.end.i, %if.then3.i.if.then18_crit_edge
  %call19 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_sclk_od._rs.404, ptr noundef nonnull @__func__.vega20_set_sclk_od) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19)
  %tobool20.not = icmp eq i32 %call19, 0
  br i1 %tobool20.not, label %if.then18.cleanup_crit_edge, label %do.end24

if.then18.cleanup_crit_edge:                      ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end24:                                         ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #16
  %call26 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.407) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end24, %if.then18.cleanup_crit_edge, %if.else.i, %if.then.i.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ %call.i, %do.end24 ], [ %call.i, %if.then18.cleanup_crit_edge ], [ 0, %if.then.i.cleanup_crit_edge ], [ 0, %if.else.i ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_mclk_od(ptr nocapture noundef readonly %hwmgr) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %mem_table1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 2
  %2 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mem_table, align 4
  %sub = add i32 %3, -1
  %value2 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value2, align 4
  %6 = ptrtoint ptr %mem_table1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_table1, align 4
  %sub5 = add i32 %7, -1
  %value7 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 2, i32 2, i32 %sub5, i32 1
  %8 = ptrtoint ptr %value7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value7, align 4
  %sub8 = sub i32 %5, %9
  %mul = mul i32 %sub8, 100
  %add = add i32 %9, -1
  %sub9 = add i32 %add, %mul
  %div = sdiv i32 %sub9, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_mclk_od(ptr noundef %hwmgr, i32 noundef %value) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 2
  %2 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mem_table, align 4
  %sub = add i32 %3, -1
  %value1 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 1, i32 2, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value1, align 4
  %mul = mul i32 %5, %value
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %5
  %call = tail call fastcc i32 @vega20_od8_set_settings(ptr noundef %hwmgr, i32 noundef 8, i32 noundef %add)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %do.end14, label %if.then

if.then:                                          ; preds = %entry
  %call7 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_mclk_od._rs, ptr noundef nonnull @__func__.vega20_set_mclk_od) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call11 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.411) #18
  br label %cleanup

do.end14:                                         ; preds = %entry
  %6 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %backend, align 4
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %7, i32 0, i32 2
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %7, i32 0, i32 56, i32 2, i32 1
  %8 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not.i = icmp eq i8 %9, 0
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %do.end14
  %call.i = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %mem_table.i, i32 noundef 5) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %if.then.i.cleanup_crit_edge, label %if.then3.i

if.then.i.cleanup_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then3.i:                                       ; preds = %if.then.i
  %call4.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_memclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_memclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool5.not.i = icmp eq i32 %call4.i, 0
  br i1 %tobool5.not.i, label %if.then3.i.if.then18_crit_edge, label %do.end.i

if.then3.i.if.then18_crit_edge:                   ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then18

do.end.i:                                         ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.200) #18
  br label %if.then18

if.else.i:                                        ; preds = %do.end14
  call void @__sanitizer_cov_trace_pc() #16
  %10 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 1, ptr %mem_table.i, align 4
  %mem_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %7, i32 0, i32 3, i32 6
  %11 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %mem_clock.i, align 8
  %div.i = udiv i32 %12, 100
  %value.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %7, i32 0, i32 2, i32 2, i32 0, i32 1
  %13 = ptrtoint ptr %value.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %div.i, ptr %value.i, align 4
  br label %cleanup

if.then18:                                        ; preds = %do.end.i, %if.then3.i.if.then18_crit_edge
  %call19 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_mclk_od._rs.412, ptr noundef nonnull @__func__.vega20_set_mclk_od) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19)
  %tobool20.not = icmp eq i32 %call19, 0
  br i1 %tobool20.not, label %if.then18.cleanup_crit_edge, label %do.end24

if.then18.cleanup_crit_edge:                      ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end24:                                         ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #16
  %call26 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.415) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end24, %if.then18.cleanup_crit_edge, %if.else.i, %if.then.i.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ %call.i, %do.end24 ], [ %call.i, %if.then18.cleanup_crit_edge ], [ 0, %if.then.i.cleanup_crit_edge ], [ 0, %if.else.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_read_sensor(ptr noundef %hwmgr, i32 noundef %idx, ptr noundef %value, ptr nocapture noundef writeonly %size) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %hwmgr, align 4
  %4 = zext i32 %idx to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.566)
  switch i32 %idx, label %entry.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 9, label %sw.bb2
    i32 7, label %entry.sw.bb7_crit_edge
    i32 8, label %entry.sw.bb7_crit_edge210
    i32 11, label %sw.bb12
    i32 10, label %sw.bb14
    i32 12, label %sw.bb21
    i32 14, label %sw.bb28
    i32 13, label %sw.bb31
    i32 15, label %sw.bb35
    i32 3, label %sw.bb37
    i32 20, label %sw.bb63
  ]

entry.sw.bb7_crit_edge210:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7

entry.sw.bb7_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %entry
  %metrics_time.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 60
  %5 = ptrtoint ptr %metrics_time.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %metrics_time.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %tobool1.not.i = icmp eq i32 %6, 0
  br i1 %tobool1.not.i, label %sw.bb.if.then.i_crit_edge, label %lor.lhs.false2.i

sw.bb.if.then.i_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i

lor.lhs.false2.i:                                 ; preds = %sw.bb
  %add.i = add i32 %6, 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %7 = load volatile i32, ptr @jiffies, align 128
  %sub.i = sub i32 %add.i, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i)
  %cmp.i = icmp slt i32 %sub.i, 0
  br i1 %cmp.i, label %lor.lhs.false2.i.if.then.i_crit_edge, label %lor.lhs.false2.i.if.end_crit_edge

lor.lhs.false2.i.if.end_crit_edge:                ; preds = %lor.lhs.false2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

lor.lhs.false2.i.if.then.i_crit_edge:             ; preds = %lor.lhs.false2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i

if.then.i:                                        ; preds = %lor.lhs.false2.i.if.then.i_crit_edge, %sw.bb.if.then.i_crit_edge
  %metrics_table4.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61
  %call5.i = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %if.end.i, label %vega20_get_metrics_table.exit

if.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %8 = load volatile i32, ptr @jiffies, align 128
  %9 = ptrtoint ptr %metrics_time.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %metrics_time.i, align 8
  br label %if.end

vega20_get_metrics_table.exit:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end:                                           ; preds = %if.end.i, %lor.lhs.false2.i.if.end_crit_edge
  %metrics_table.sroa.6.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 1
  %10 = ptrtoint ptr %metrics_table.sroa.6.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %10)
  %metrics_table.sroa.6.0.copyload = load i16, ptr %metrics_table.sroa.6.0.metrics_table13.i.sroa_idx, align 2
  %conv = zext i16 %metrics_table.sroa.6.0.copyload to i32
  %mul = mul nuw nsw i32 %conv, 100
  %11 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %mul, ptr %value, align 4
  %12 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb2:                                           ; preds = %entry
  %13 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 0, ptr %value, align 4
  %call.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 45, i32 noundef 327680, ptr noundef %value) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp.i119 = icmp eq i32 %call.i, 0
  br i1 %cmp.i119, label %if.then5, label %if.then.i120

if.then.i120:                                     ; preds = %sw.bb2
  %call1.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_get_current_clk_freq._rs, ptr noundef nonnull @__func__.vega20_get_current_clk_freq) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %if.then.i120.cleanup_crit_edge, label %do.end.i121

if.then.i120.cleanup_crit_edge:                   ; preds = %if.then.i120
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end.i121:                                      ; preds = %if.then.i120
  call void @__sanitizer_cov_trace_pc() #16
  %call4.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.402) #18
  br label %cleanup

if.then5:                                         ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #16
  %14 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %value, align 4
  %mul.i = mul i32 %15, 100
  store i32 %mul.i, ptr %value, align 4
  %16 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb7:                                           ; preds = %entry.sw.bb7_crit_edge, %entry.sw.bb7_crit_edge210
  %metrics_time.i.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 60
  %17 = ptrtoint ptr %metrics_time.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %metrics_time.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %18)
  %tobool1.not.i.i = icmp eq i32 %18, 0
  br i1 %tobool1.not.i.i, label %sw.bb7.if.then.i.i_crit_edge, label %lor.lhs.false2.i.i

sw.bb7.if.then.i.i_crit_edge:                     ; preds = %sw.bb7
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

lor.lhs.false2.i.i:                               ; preds = %sw.bb7
  %add.i.i = add i32 %18, 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %19 = load volatile i32, ptr @jiffies, align 128
  %sub.i.i = sub i32 %add.i.i, %19
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i.i)
  %cmp.i.i = icmp slt i32 %sub.i.i, 0
  br i1 %cmp.i.i, label %lor.lhs.false2.i.i.if.then.i.i_crit_edge, label %lor.lhs.false2.i.i.if.end.i122_crit_edge

lor.lhs.false2.i.i.if.end.i122_crit_edge:         ; preds = %lor.lhs.false2.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i122

lor.lhs.false2.i.i.if.then.i.i_crit_edge:         ; preds = %lor.lhs.false2.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

if.then.i.i:                                      ; preds = %lor.lhs.false2.i.i.if.then.i.i_crit_edge, %sw.bb7.if.then.i.i_crit_edge
  %metrics_table4.i.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61
  %call5.i.i = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i.i, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i.i)
  %tobool6.not.i.i = icmp eq i32 %call5.i.i, 0
  br i1 %tobool6.not.i.i, label %if.end.i.i, label %vega20_get_metrics_table.exit.i

if.end.i.i:                                       ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %20 = load volatile i32, ptr @jiffies, align 128
  %21 = ptrtoint ptr %metrics_time.i.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %metrics_time.i.i, align 8
  br label %if.end.i122

vega20_get_metrics_table.exit.i:                  ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end.i122:                                      ; preds = %if.end.i.i, %lor.lhs.false2.i.i.if.end.i122_crit_edge
  %metrics_table.sroa.4.0.metrics_table13.i.sroa_idx.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 4
  %22 = zext i32 %idx to i64
  call void @__sanitizer_cov_trace_switch(i64 %22, ptr @__sancov_gen_cov_switch_values.567)
  switch i32 %idx, label %do.end.i123 [
    i32 7, label %if.end.i122.if.then10_crit_edge
    i32 8, label %sw.bb1.i
  ]

if.end.i122.if.then10_crit_edge:                  ; preds = %if.end.i122
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then10

sw.bb1.i:                                         ; preds = %if.end.i122
  call void @__sanitizer_cov_trace_pc() #16
  %metrics_table.sroa.5.0.metrics_table13.i.sroa_idx.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 5
  br label %if.then10

do.end.i123:                                      ; preds = %if.end.i122
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.418) #18
  br label %cleanup

if.then10:                                        ; preds = %sw.bb1.i, %if.end.i122.if.then10_crit_edge
  %storemerge.in.in.i = phi ptr [ %metrics_table.sroa.5.0.metrics_table13.i.sroa_idx.i, %sw.bb1.i ], [ %metrics_table.sroa.4.0.metrics_table13.i.sroa_idx.i, %if.end.i122.if.then10_crit_edge ]
  %23 = ptrtoint ptr %storemerge.in.in.i to i32
  call void @__asan_load2_noabort(i32 %23)
  %storemerge.in.i = load i16, ptr %storemerge.in.in.i, align 2
  %storemerge.i = zext i16 %storemerge.in.i to i32
  %24 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %storemerge.i, ptr %value, align 4
  %25 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb12:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call13 = tail call i32 @vega20_thermal_get_temperature(ptr noundef %hwmgr) #14
  %26 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %call13, ptr %value, align 4
  %27 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb14:                                          ; preds = %entry
  %metrics_time.i126 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 60
  %28 = ptrtoint ptr %metrics_time.i126 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %metrics_time.i126, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %tobool1.not.i127 = icmp eq i32 %29, 0
  br i1 %tobool1.not.i127, label %sw.bb14.if.then.i135_crit_edge, label %lor.lhs.false2.i131

sw.bb14.if.then.i135_crit_edge:                   ; preds = %sw.bb14
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i135

lor.lhs.false2.i131:                              ; preds = %sw.bb14
  %add.i128 = add i32 %29, 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %30 = load volatile i32, ptr @jiffies, align 128
  %sub.i129 = sub i32 %add.i128, %30
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i129)
  %cmp.i130 = icmp slt i32 %sub.i129, 0
  br i1 %cmp.i130, label %lor.lhs.false2.i131.if.then.i135_crit_edge, label %lor.lhs.false2.i131.if.end18_crit_edge

lor.lhs.false2.i131.if.end18_crit_edge:           ; preds = %lor.lhs.false2.i131
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

lor.lhs.false2.i131.if.then.i135_crit_edge:       ; preds = %lor.lhs.false2.i131
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i135

if.then.i135:                                     ; preds = %lor.lhs.false2.i131.if.then.i135_crit_edge, %sw.bb14.if.then.i135_crit_edge
  %metrics_table4.i132 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61
  %call5.i133 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i132, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i133)
  %tobool6.not.i134 = icmp eq i32 %call5.i133, 0
  br i1 %tobool6.not.i134, label %if.end.i139, label %vega20_get_metrics_table.exit143

if.end.i139:                                      ; preds = %if.then.i135
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %31 = load volatile i32, ptr @jiffies, align 128
  %32 = ptrtoint ptr %metrics_time.i126 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %metrics_time.i126, align 8
  br label %if.end18

vega20_get_metrics_table.exit143:                 ; preds = %if.then.i135
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i136 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end18:                                         ; preds = %if.end.i139, %lor.lhs.false2.i131.if.end18_crit_edge
  %metrics_table.sroa.7184.0.metrics_table13.i141.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 11
  %33 = ptrtoint ptr %metrics_table.sroa.7184.0.metrics_table13.i141.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %33)
  %metrics_table.sroa.7184.0.copyload185 = load i16, ptr %metrics_table.sroa.7184.0.metrics_table13.i141.sroa_idx, align 2
  %conv19 = zext i16 %metrics_table.sroa.7184.0.copyload185 to i32
  %mul20 = mul nuw nsw i32 %conv19, 1000
  %34 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %mul20, ptr %value, align 4
  %35 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb21:                                          ; preds = %entry
  %metrics_time.i145 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 60
  %36 = ptrtoint ptr %metrics_time.i145 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %metrics_time.i145, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %tobool1.not.i146 = icmp eq i32 %37, 0
  br i1 %tobool1.not.i146, label %sw.bb21.if.then.i154_crit_edge, label %lor.lhs.false2.i150

sw.bb21.if.then.i154_crit_edge:                   ; preds = %sw.bb21
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i154

lor.lhs.false2.i150:                              ; preds = %sw.bb21
  %add.i147 = add i32 %37, 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %38 = load volatile i32, ptr @jiffies, align 128
  %sub.i148 = sub i32 %add.i147, %38
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i148)
  %cmp.i149 = icmp slt i32 %sub.i148, 0
  br i1 %cmp.i149, label %lor.lhs.false2.i150.if.then.i154_crit_edge, label %lor.lhs.false2.i150.if.end25_crit_edge

lor.lhs.false2.i150.if.end25_crit_edge:           ; preds = %lor.lhs.false2.i150
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end25

lor.lhs.false2.i150.if.then.i154_crit_edge:       ; preds = %lor.lhs.false2.i150
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i154

if.then.i154:                                     ; preds = %lor.lhs.false2.i150.if.then.i154_crit_edge, %sw.bb21.if.then.i154_crit_edge
  %metrics_table4.i151 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61
  %call5.i152 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i151, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i152)
  %tobool6.not.i153 = icmp eq i32 %call5.i152, 0
  br i1 %tobool6.not.i153, label %if.end.i158, label %vega20_get_metrics_table.exit162

if.end.i158:                                      ; preds = %if.then.i154
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %39 = load volatile i32, ptr @jiffies, align 128
  %40 = ptrtoint ptr %metrics_time.i145 to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %39, ptr %metrics_time.i145, align 8
  br label %if.end25

vega20_get_metrics_table.exit162:                 ; preds = %if.then.i154
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i155 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end25:                                         ; preds = %if.end.i158, %lor.lhs.false2.i150.if.end25_crit_edge
  %metrics_table.sroa.8189.0.metrics_table13.i160.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 13
  %41 = ptrtoint ptr %metrics_table.sroa.8189.0.metrics_table13.i160.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %41)
  %metrics_table.sroa.8189.0.copyload191 = load i16, ptr %metrics_table.sroa.8189.0.metrics_table13.i160.sroa_idx, align 2
  %conv26 = zext i16 %metrics_table.sroa.8189.0.copyload191 to i32
  %mul27 = mul nuw nsw i32 %conv26, 1000
  %42 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %mul27, ptr %value, align 4
  %43 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb28:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %uvd_power_gated = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 44
  %44 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %uvd_power_gated, align 8, !range !1043
  %46 = xor i8 %45, 1
  %47 = zext i8 %46 to i32
  %48 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %47, ptr %value, align 4
  %49 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb31:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %vce_power_gated = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 45
  %50 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %vce_power_gated, align 1, !range !1043
  %52 = xor i8 %51, 1
  %53 = zext i8 %52 to i32
  %54 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %value, align 4
  %55 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb35:                                          ; preds = %entry
  %56 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 16, ptr %size, align 4
  %57 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %backend, align 4
  %metrics_time.i.i164 = getelementptr inbounds %struct.vega20_hwmgr, ptr %58, i32 0, i32 60
  %59 = ptrtoint ptr %metrics_time.i.i164 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %metrics_time.i.i164, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %60)
  %tobool1.not.i.i165 = icmp eq i32 %60, 0
  br i1 %tobool1.not.i.i165, label %sw.bb35.if.then.i.i173_crit_edge, label %lor.lhs.false2.i.i169

sw.bb35.if.then.i.i173_crit_edge:                 ; preds = %sw.bb35
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i173

lor.lhs.false2.i.i169:                            ; preds = %sw.bb35
  %add.i.i166 = add i32 %60, 1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %61 = load volatile i32, ptr @jiffies, align 128
  %sub.i.i167 = sub i32 %add.i.i166, %61
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i.i167)
  %cmp.i.i168 = icmp slt i32 %sub.i.i167, 0
  br i1 %cmp.i.i168, label %lor.lhs.false2.i.i169.if.then.i.i173_crit_edge, label %lor.lhs.false2.i.i169.if.end.i181_crit_edge

lor.lhs.false2.i.i169.if.end.i181_crit_edge:      ; preds = %lor.lhs.false2.i.i169
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i181

lor.lhs.false2.i.i169.if.then.i.i173_crit_edge:   ; preds = %lor.lhs.false2.i.i169
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i173

if.then.i.i173:                                   ; preds = %lor.lhs.false2.i.i169.if.then.i.i173_crit_edge, %sw.bb35.if.then.i.i173_crit_edge
  %metrics_table4.i.i170 = getelementptr inbounds %struct.vega20_hwmgr, ptr %58, i32 0, i32 61
  %call5.i.i171 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i.i170, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i.i171)
  %tobool6.not.i.i172 = icmp eq i32 %call5.i.i171, 0
  br i1 %tobool6.not.i.i172, label %if.end.i.i174, label %vega20_get_metrics_table.exit.i176

if.end.i.i174:                                    ; preds = %if.then.i.i173
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %62 = load volatile i32, ptr @jiffies, align 128
  %63 = ptrtoint ptr %metrics_time.i.i164 to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %62, ptr %metrics_time.i.i164, align 8
  br label %if.end.i181

vega20_get_metrics_table.exit.i176:               ; preds = %if.then.i.i173
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i.i175 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end.i181:                                      ; preds = %if.end.i.i174, %lor.lhs.false2.i.i169.if.end.i181_crit_edge
  %metrics_table.sroa.4.0.metrics_table13.i.sroa_idx.i177 = getelementptr inbounds %struct.vega20_hwmgr, ptr %58, i32 0, i32 61, i32 10
  %64 = ptrtoint ptr %metrics_table.sroa.4.0.metrics_table13.i.sroa_idx.i177 to i32
  call void @__asan_load2_noabort(i32 %64)
  %metrics_table.sroa.4.0.copyload.i = load i16, ptr %metrics_table.sroa.4.0.metrics_table13.i.sroa_idx.i177, align 4
  %metrics_table.sroa.510.0.metrics_table13.i.sroa_idx.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %58, i32 0, i32 61, i32 22
  %65 = ptrtoint ptr %metrics_table.sroa.510.0.metrics_table13.i.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %65)
  %metrics_table.sroa.510.0.copyload.i = load i16, ptr %metrics_table.sroa.510.0.metrics_table13.i.sroa_idx.i, align 2
  %smu_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 3
  %66 = ptrtoint ptr %smu_version.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %smu_version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2633216, i32 %67)
  %cmp.i178 = icmp eq i32 %67, 2633216
  %spec.select.i = select i1 %cmp.i178, i16 %metrics_table.sroa.510.0.copyload.i, i16 %metrics_table.sroa.4.0.copyload.i
  %storemerge.in.i179 = zext i16 %spec.select.i to i32
  %storemerge.i180 = shl nuw nsw i32 %storemerge.in.i179, 8
  %68 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %storemerge.i180, ptr %value, align 4
  br label %cleanup

sw.bb37:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 132
  %69 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %virt, align 8
  %and = and i32 %70, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool38.not = icmp eq i32 %and, 0
  br i1 %tobool38.not, label %sw.bb37.cond.false_crit_edge, label %land.lhs.true

sw.bb37.cond.false_crit_edge:                     ; preds = %sw.bb37
  call void @__sanitizer_cov_trace_pc() #16
  br label %cond.false

land.lhs.true:                                    ; preds = %sw.bb37
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 106, i32 2, i32 15
  %71 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %funcs, align 4
  %tobool39.not = icmp eq ptr %72, null
  br i1 %tobool39.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true40

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %cond.false

land.lhs.true40:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %72, i32 0, i32 13
  %73 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %sriov_rreg, align 4
  %tobool44.not = icmp eq ptr %74, null
  br i1 %tobool44.not, label %land.lhs.true40.cond.false_crit_edge, label %cond.true

land.lhs.true40.cond.false_crit_edge:             ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #16
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 130, i32 22
  %75 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %arrayidx, align 8
  %77 = ptrtoint ptr %76 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %76, align 4
  %add = add i32 %78, 4
  %call51 = tail call i32 %74(ptr noundef %3, i32 noundef %add, i32 noundef 0, i32 noundef 22) #14
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true40.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %sw.bb37.cond.false_crit_edge
  %arrayidx53 = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 130, i32 22
  %79 = ptrtoint ptr %arrayidx53 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %arrayidx53, align 8
  %81 = ptrtoint ptr %80 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %80, align 4
  %add56 = add i32 %82, 4
  %call57 = tail call i32 @amdgpu_device_rreg(ptr noundef %3, i32 noundef %add56, i32 noundef 0) #14
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond58 = phi i32 [ %call51, %cond.true ], [ %call57, %cond.false ]
  %and59 = lshr i32 %cond58, 16
  %conv60 = trunc i32 %and59 to i8
  %call61 = tail call zeroext i16 @convert_to_vddc(i8 noundef zeroext %conv60) #14
  %conv62 = zext i16 %call61 to i32
  %83 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %conv62, ptr %value, align 4
  br label %cleanup

sw.bb63:                                          ; preds = %entry
  %call64 = tail call i32 @vega20_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef %value) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call64)
  %tobool65.not = icmp eq i32 %call64, 0
  br i1 %tobool65.not, label %if.then66, label %sw.bb63.cleanup_crit_edge

sw.bb63.cleanup_crit_edge:                        ; preds = %sw.bb63
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then66:                                        ; preds = %sw.bb63
  call void @__sanitizer_cov_trace_pc() #16
  %84 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 8, ptr %size, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then66, %sw.bb63.cleanup_crit_edge, %cond.end, %if.end.i181, %vega20_get_metrics_table.exit.i176, %sw.bb31, %sw.bb28, %if.end25, %vega20_get_metrics_table.exit162, %if.end18, %vega20_get_metrics_table.exit143, %sw.bb12, %if.then10, %do.end.i123, %vega20_get_metrics_table.exit.i, %if.then5, %do.end.i121, %if.then.i120.cleanup_crit_edge, %if.end, %vega20_get_metrics_table.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call5.i, %vega20_get_metrics_table.exit ], [ %call5.i133, %vega20_get_metrics_table.exit143 ], [ %call5.i152, %vega20_get_metrics_table.exit162 ], [ %call64, %sw.bb63.cleanup_crit_edge ], [ 0, %if.then66 ], [ 0, %cond.end ], [ 0, %sw.bb31 ], [ 0, %sw.bb28 ], [ 0, %if.end25 ], [ 0, %if.end18 ], [ 0, %sw.bb12 ], [ 0, %if.then10 ], [ 0, %if.then5 ], [ 0, %if.end ], [ -95, %entry.cleanup_crit_edge ], [ %call5.i.i171, %vega20_get_metrics_table.exit.i176 ], [ 0, %if.end.i181 ], [ %call.i, %if.then.i120.cleanup_crit_edge ], [ %call.i, %do.end.i121 ], [ %call5.i.i, %vega20_get_metrics_table.exit.i ], [ -22, %do.end.i123 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_thermal_disable_alert(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_start_thermal_controller(ptr noundef, ptr noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_notify_cac_buffer_info(ptr noundef %hwmgr, i32 noundef %virtual_addr_low, i32 noundef %virtual_addr_hi, i32 noundef %mc_addr_low, i32 noundef %mc_addr_hi, i32 noundef %size) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 75, i32 noundef %virtual_addr_hi, ptr noundef null) #14
  %call1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 76, i32 noundef %virtual_addr_low, ptr noundef null) #14
  %call2 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 65, i32 noundef %mc_addr_hi, ptr noundef null) #14
  %call3 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 66, i32 noundef %mc_addr_low, ptr noundef null) #14
  %call4 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 67, i32 noundef %size, ptr noundef null) #14
  ret i32 0
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega20_get_thermal_temperature_range(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef writeonly %thermal_data) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = call ptr @memcpy(ptr %thermal_data, ptr @SMU7ThermalWithDelayPolicy, i32 36)
  %TedgeLimit = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 16
  %3 = ptrtoint ptr %TedgeLimit to i32
  call void @__asan_load2_noabort(i32 %3)
  %4 = load i16, ptr %TedgeLimit, align 4
  %conv = zext i16 %4 to i32
  %mul = mul nuw nsw i32 %conv, 1000
  %max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 1
  %5 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %mul, ptr %max, align 4
  %6 = load i16, ptr %TedgeLimit, align 4
  %conv3 = zext i16 %6 to i32
  %7 = mul nuw nsw i32 %conv3, 1000
  %mul4 = add nuw nsw i32 %7, 5000
  %edge_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 2
  %8 = ptrtoint ptr %edge_emergency_max to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %mul4, ptr %edge_emergency_max, align 4
  %ThotspotLimit = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 17
  %9 = ptrtoint ptr %ThotspotLimit to i32
  call void @__asan_load2_noabort(i32 %9)
  %10 = load i16, ptr %ThotspotLimit, align 2
  %conv5 = zext i16 %10 to i32
  %mul6 = mul nuw nsw i32 %conv5, 1000
  %hotspot_crit_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 4
  %11 = ptrtoint ptr %hotspot_crit_max to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %mul6, ptr %hotspot_crit_max, align 4
  %12 = load i16, ptr %ThotspotLimit, align 2
  %conv8 = zext i16 %12 to i32
  %13 = mul nuw nsw i32 %conv8, 1000
  %mul10 = add nuw nsw i32 %13, 5000
  %hotspot_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 5
  %14 = ptrtoint ptr %hotspot_emergency_max to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %mul10, ptr %hotspot_emergency_max, align 4
  %ThbmLimit = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 13, i32 18
  %15 = ptrtoint ptr %ThbmLimit to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %ThbmLimit, align 4
  %conv11 = zext i16 %16 to i32
  %mul12 = mul nuw nsw i32 %conv11, 1000
  %mem_crit_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 7
  %17 = ptrtoint ptr %mem_crit_max to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %mul12, ptr %mem_crit_max, align 4
  %18 = load i16, ptr %ThbmLimit, align 4
  %conv14 = zext i16 %18 to i32
  %19 = mul nuw nsw i32 %conv14, 1000
  %mul16 = add nuw nsw i32 %19, 5000
  %mem_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 8
  %20 = ptrtoint ptr %mem_emergency_max to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %mul16, ptr %mem_emergency_max, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_get_power_profile_mode(ptr noundef %hwmgr, ptr noundef %buf) #1 align 64 {
entry:
  %activity_monitor = alloca %struct.DpmActivityMonitorCoeffInt_t, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %activity_monitor) #14
  %0 = call ptr @memset(ptr %activity_monitor, i32 255, i32 128)
  %tobool.not = icmp eq ptr %buf, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %phm_get_sysfs_buf.exit

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

phm_get_sysfs_buf.exit:                           ; preds = %entry
  %1 = ptrtoint ptr %buf to i32
  %and.i = and i32 %1, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %call = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %and.i, ptr noundef nonnull @.str.431, ptr noundef nonnull @.str.420, ptr noundef nonnull @.str.421, ptr noundef nonnull @.str.422, ptr noundef nonnull @.str.423, ptr noundef nonnull @.str.424, ptr noundef nonnull @.str.425, ptr noundef nonnull @.str.426, ptr noundef nonnull @.str.427, ptr noundef nonnull @.str.428, ptr noundef nonnull @.str.429, ptr noundef nonnull @.str.430) #14
  %add = add i32 %call, %and.i
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %Gfx_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 2
  %Gfx_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 5
  %Gfx_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 3
  %Gfx_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 6
  %Gfx_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 4
  %Gfx_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 7
  %Gfx_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 11
  %Gfx_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 12
  %Gfx_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 13
  %Soc_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 16
  %Soc_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 19
  %Soc_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 17
  %Soc_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 20
  %Soc_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 18
  %Soc_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 21
  %Soc_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 25
  %Soc_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 26
  %Soc_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 27
  %Mem_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 30
  %Mem_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 33
  %Mem_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 31
  %Mem_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 34
  %Mem_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 32
  %Mem_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 35
  %Mem_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 39
  %Mem_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 40
  %Mem_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 41
  %Fclk_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 44
  %Fclk_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 47
  %Fclk_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 45
  %Fclk_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 48
  %Fclk_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 46
  %Fclk_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 49
  %Fclk_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 53
  %Fclk_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 54
  %Fclk_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 55
  br label %for.body

for.body:                                         ; preds = %do.end13.for.body_crit_edge, %phm_get_sysfs_buf.exit
  %i.078 = phi i32 [ 0, %phm_get_sysfs_buf.exit ], [ %inc, %do.end13.for.body_crit_edge ]
  %size.177 = phi i32 [ %add, %phm_get_sysfs_buf.exit ], [ %add49, %do.end13.for.body_crit_edge ]
  %switch.tableidx = add nsw i32 %i.078, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %switch.tableidx)
  %2 = icmp ult i32 %switch.tableidx, 6
  %switch.idx.cast = trunc i32 %switch.tableidx to i16
  %switch.offset = add i16 %switch.idx.cast, 1
  %pplib_workload.0.i = select i1 %2, i16 %switch.offset, i16 0
  %call2 = call i32 @vega20_get_activity_monitor_coeff(ptr noundef %hwmgr, ptr noundef nonnull %activity_monitor, i16 noundef zeroext %pplib_workload.0.i) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool3.not = icmp eq i32 %call2, 0
  br i1 %tobool3.not, label %do.end13, label %if.then4

if.then4:                                         ; preds = %for.body
  %call5 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_power_profile_mode._rs, ptr noundef nonnull @__func__.vega20_get_power_profile_mode) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.then4.cleanup_crit_edge, label %do.end

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  %call9 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.432) #18
  br label %cleanup

do.end13:                                         ; preds = %for.body
  %arrayidx = getelementptr [7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 %i.078
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %arrayidx, align 4
  %5 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.078, i32 %6)
  %cmp14 = icmp eq i32 %i.078, %6
  %cond = select i1 %cmp14, ptr @.str.355, ptr @.str.434
  %call16 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %size.177, ptr noundef nonnull @.str.433, i32 noundef %i.078, ptr noundef %4, ptr noundef nonnull %cond) #14
  %add17 = add i32 %call16, %size.177
  %7 = ptrtoint ptr %Gfx_FPS to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %Gfx_FPS, align 2
  %conv18 = zext i8 %8 to i32
  %9 = ptrtoint ptr %Gfx_UseRlcBusy to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %Gfx_UseRlcBusy, align 1
  %conv19 = zext i8 %10 to i32
  %11 = ptrtoint ptr %Gfx_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %Gfx_MinActiveFreqType, align 1
  %conv20 = zext i8 %12 to i32
  %13 = ptrtoint ptr %Gfx_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %Gfx_MinActiveFreq, align 2
  %conv21 = zext i16 %14 to i32
  %15 = ptrtoint ptr %Gfx_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %Gfx_BoosterFreqType, align 4
  %conv22 = zext i8 %16 to i32
  %17 = ptrtoint ptr %Gfx_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %Gfx_BoosterFreq, align 4
  %conv23 = zext i16 %18 to i32
  %19 = ptrtoint ptr %Gfx_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %Gfx_PD_Data_limit_c, align 4
  %21 = ptrtoint ptr %Gfx_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %Gfx_PD_Data_error_coeff, align 4
  %23 = ptrtoint ptr %Gfx_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %Gfx_PD_Data_error_rate_coeff, align 4
  %call24 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add17, ptr noundef nonnull @.str.435, ptr noundef nonnull @.str.434, i32 noundef 0, ptr noundef nonnull @.str.436, i32 noundef %conv18, i32 noundef %conv19, i32 noundef %conv20, i32 noundef %conv21, i32 noundef %conv22, i32 noundef %conv23, i32 noundef %20, i32 noundef %22, i32 noundef %24) #14
  %add25 = add i32 %call24, %add17
  %25 = ptrtoint ptr %Soc_FPS to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %Soc_FPS, align 2
  %conv26 = zext i8 %26 to i32
  %27 = ptrtoint ptr %Soc_UseRlcBusy to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %Soc_UseRlcBusy, align 1
  %conv27 = zext i8 %28 to i32
  %29 = ptrtoint ptr %Soc_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %Soc_MinActiveFreqType, align 1
  %conv28 = zext i8 %30 to i32
  %31 = ptrtoint ptr %Soc_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %31)
  %32 = load i16, ptr %Soc_MinActiveFreq, align 2
  %conv29 = zext i16 %32 to i32
  %33 = ptrtoint ptr %Soc_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %Soc_BoosterFreqType, align 4
  %conv30 = zext i8 %34 to i32
  %35 = ptrtoint ptr %Soc_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %Soc_BoosterFreq, align 4
  %conv31 = zext i16 %36 to i32
  %37 = ptrtoint ptr %Soc_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %Soc_PD_Data_limit_c, align 4
  %39 = ptrtoint ptr %Soc_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %Soc_PD_Data_error_coeff, align 4
  %41 = ptrtoint ptr %Soc_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %Soc_PD_Data_error_rate_coeff, align 4
  %call32 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add25, ptr noundef nonnull @.str.435, ptr noundef nonnull @.str.434, i32 noundef 1, ptr noundef nonnull @.str.437, i32 noundef %conv26, i32 noundef %conv27, i32 noundef %conv28, i32 noundef %conv29, i32 noundef %conv30, i32 noundef %conv31, i32 noundef %38, i32 noundef %40, i32 noundef %42) #14
  %add33 = add i32 %call32, %add25
  %43 = ptrtoint ptr %Mem_FPS to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %Mem_FPS, align 2
  %conv34 = zext i8 %44 to i32
  %45 = ptrtoint ptr %Mem_UseRlcBusy to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %Mem_UseRlcBusy, align 1
  %conv35 = zext i8 %46 to i32
  %47 = ptrtoint ptr %Mem_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %Mem_MinActiveFreqType, align 1
  %conv36 = zext i8 %48 to i32
  %49 = ptrtoint ptr %Mem_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %Mem_MinActiveFreq, align 2
  %conv37 = zext i16 %50 to i32
  %51 = ptrtoint ptr %Mem_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %Mem_BoosterFreqType, align 4
  %conv38 = zext i8 %52 to i32
  %53 = ptrtoint ptr %Mem_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %53)
  %54 = load i16, ptr %Mem_BoosterFreq, align 4
  %conv39 = zext i16 %54 to i32
  %55 = ptrtoint ptr %Mem_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %Mem_PD_Data_limit_c, align 4
  %57 = ptrtoint ptr %Mem_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %Mem_PD_Data_error_coeff, align 4
  %59 = ptrtoint ptr %Mem_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %Mem_PD_Data_error_rate_coeff, align 4
  %call40 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add33, ptr noundef nonnull @.str.435, ptr noundef nonnull @.str.434, i32 noundef 2, ptr noundef nonnull @.str.438, i32 noundef %conv34, i32 noundef %conv35, i32 noundef %conv36, i32 noundef %conv37, i32 noundef %conv38, i32 noundef %conv39, i32 noundef %56, i32 noundef %58, i32 noundef %60) #14
  %add41 = add i32 %call40, %add33
  %61 = ptrtoint ptr %Fclk_FPS to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %Fclk_FPS, align 2
  %conv42 = zext i8 %62 to i32
  %63 = ptrtoint ptr %Fclk_UseRlcBusy to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %Fclk_UseRlcBusy, align 1
  %conv43 = zext i8 %64 to i32
  %65 = ptrtoint ptr %Fclk_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %Fclk_MinActiveFreqType, align 1
  %conv44 = zext i8 %66 to i32
  %67 = ptrtoint ptr %Fclk_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %67)
  %68 = load i16, ptr %Fclk_MinActiveFreq, align 2
  %conv45 = zext i16 %68 to i32
  %69 = ptrtoint ptr %Fclk_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %Fclk_BoosterFreqType, align 4
  %conv46 = zext i8 %70 to i32
  %71 = ptrtoint ptr %Fclk_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %71)
  %72 = load i16, ptr %Fclk_BoosterFreq, align 4
  %conv47 = zext i16 %72 to i32
  %73 = ptrtoint ptr %Fclk_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %Fclk_PD_Data_limit_c, align 4
  %75 = ptrtoint ptr %Fclk_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %Fclk_PD_Data_error_coeff, align 4
  %77 = ptrtoint ptr %Fclk_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %Fclk_PD_Data_error_rate_coeff, align 4
  %call48 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add41, ptr noundef nonnull @.str.435, ptr noundef nonnull @.str.434, i32 noundef 3, ptr noundef nonnull @.str.439, i32 noundef %conv42, i32 noundef %conv43, i32 noundef %conv44, i32 noundef %conv45, i32 noundef %conv46, i32 noundef %conv47, i32 noundef %74, i32 noundef %76, i32 noundef %78) #14
  %add49 = add i32 %call48, %add41
  %inc = add nuw nsw i32 %i.078, 1
  %exitcond.not = icmp eq i32 %inc, 7
  br i1 %exitcond.not, label %do.end13.cleanup_crit_edge, label %do.end13.for.body_crit_edge

do.end13.for.body_crit_edge:                      ; preds = %do.end13
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

do.end13.cleanup_crit_edge:                       ; preds = %do.end13
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %do.end13.cleanup_crit_edge, %do.end, %if.then4.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call2, %do.end ], [ %call2, %if.then4.cleanup_crit_edge ], [ %add49, %do.end13.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %activity_monitor) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_power_profile_mode(ptr noundef %hwmgr, ptr noundef readonly %input, i32 noundef %size) #1 align 64 {
entry:
  %activity_monitor = alloca %struct.DpmActivityMonitorCoeffInt_t, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %activity_monitor) #14
  %0 = call ptr @memset(ptr %activity_monitor, i32 255, i32 128)
  %arrayidx = getelementptr i32, ptr %input, i32 %size
  %1 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %2)
  %cmp = icmp ugt i32 %2, 6
  br i1 %cmp, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.440, i32 noundef %2) #18
  br label %cleanup114

if.end:                                           ; preds = %entry
  %3 = zext i32 %2 to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values.568)
  switch i32 %2, label %if.end.conv_power_profile_to_pplib_workload.exit_crit_edge [
    i32 6, label %if.then2
    i32 5, label %sw.bb5.i
    i32 1, label %sw.bb1.i
    i32 2, label %sw.bb2.i
    i32 3, label %sw.bb3.i
    i32 4, label %sw.bb4.i
  ]

if.end.conv_power_profile_to_pplib_workload.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

if.then2:                                         ; preds = %if.end
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %4 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %backend, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp3 = icmp eq i32 %size, 0
  br i1 %cmp3, label %land.lhs.true, label %if.end5

land.lhs.true:                                    ; preds = %if.then2
  %is_custom_profile_set = getelementptr inbounds %struct.vega20_hwmgr, ptr %5, i32 0, i32 66
  %6 = ptrtoint ptr %is_custom_profile_set to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %is_custom_profile_set, align 4, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  br i1 %tobool.not, label %land.lhs.true.cleanup114_crit_edge, label %if.end10

land.lhs.true.cleanup114_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup114

if.end5:                                          ; preds = %if.then2
  %8 = add i32 %size, -10
  call void @__sanitizer_cov_trace_const_cmp4(i32 -9, i32 %8)
  %9 = icmp ult i32 %8, -9
  br i1 %9, label %if.end10.thread, label %if.end5.cleanup114_crit_edge

if.end5.cleanup114_crit_edge:                     ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup114

if.end10:                                         ; preds = %land.lhs.true
  %call11 = call i32 @vega20_get_activity_monitor_coeff(ptr noundef %hwmgr, ptr noundef nonnull %activity_monitor, i16 noundef zeroext 6) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool13.not = icmp eq i32 %call11, 0
  br i1 %tobool13.not, label %if.end10.conv_power_profile_to_pplib_workload.exit_crit_edge, label %if.end10.if.then14_crit_edge

if.end10.if.then14_crit_edge:                     ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then14

if.end10.conv_power_profile_to_pplib_workload.exit_crit_edge: ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

if.end10.thread:                                  ; preds = %if.end5
  %call11173 = call i32 @vega20_get_activity_monitor_coeff(ptr noundef %hwmgr, ptr noundef nonnull %activity_monitor, i16 noundef zeroext 6) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11173)
  %tobool13.not174 = icmp eq i32 %call11173, 0
  br i1 %tobool13.not174, label %if.end29, label %if.end10.thread.if.then14_crit_edge

if.end10.thread.if.then14_crit_edge:              ; preds = %if.end10.thread
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then14

if.then14:                                        ; preds = %if.end10.thread.if.then14_crit_edge, %if.end10.if.then14_crit_edge
  %call11175 = phi i32 [ %call11173, %if.end10.thread.if.then14_crit_edge ], [ %call11, %if.end10.if.then14_crit_edge ]
  %call15 = call i32 @___ratelimit(ptr noundef nonnull @vega20_set_power_profile_mode._rs, ptr noundef nonnull @.str.441) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.then14.cleanup114_crit_edge, label %do.end20

if.then14.cleanup114_crit_edge:                   ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup114

do.end20:                                         ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  %call22 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.444) #18
  br label %cleanup114

if.end29:                                         ; preds = %if.end10.thread
  %10 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %input, align 4
  %12 = zext i32 %11 to i64
  call void @__sanitizer_cov_trace_switch(i64 %12, ptr @__sancov_gen_cov_switch_values.569)
  switch i32 %11, label %if.end29.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb45
    i32 2, label %sw.bb61
    i32 3, label %sw.bb77
  ]

if.end29.sw.epilog_crit_edge:                     ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx31 = getelementptr i32, ptr %input, i32 1
  %13 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx31, align 4
  %conv = trunc i32 %14 to i8
  %Gfx_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 2
  %15 = ptrtoint ptr %Gfx_FPS to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %conv, ptr %Gfx_FPS, align 2
  %arrayidx32 = getelementptr i32, ptr %input, i32 2
  %16 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx32, align 4
  %conv33 = trunc i32 %17 to i8
  %Gfx_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 5
  %18 = ptrtoint ptr %Gfx_UseRlcBusy to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 %conv33, ptr %Gfx_UseRlcBusy, align 1
  %arrayidx34 = getelementptr i32, ptr %input, i32 3
  %19 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx34, align 4
  %conv35 = trunc i32 %20 to i8
  %Gfx_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 3
  %21 = ptrtoint ptr %Gfx_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 %conv35, ptr %Gfx_MinActiveFreqType, align 1
  %arrayidx36 = getelementptr i32, ptr %input, i32 4
  %22 = ptrtoint ptr %arrayidx36 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx36, align 4
  %conv37 = trunc i32 %23 to i16
  %Gfx_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 6
  %24 = ptrtoint ptr %Gfx_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 %conv37, ptr %Gfx_MinActiveFreq, align 2
  %arrayidx38 = getelementptr i32, ptr %input, i32 5
  %25 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx38, align 4
  %conv39 = trunc i32 %26 to i8
  %Gfx_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 4
  %27 = ptrtoint ptr %Gfx_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %conv39, ptr %Gfx_BoosterFreqType, align 4
  %arrayidx40 = getelementptr i32, ptr %input, i32 6
  %28 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx40, align 4
  %conv41 = trunc i32 %29 to i16
  %Gfx_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 7
  %30 = ptrtoint ptr %Gfx_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %30)
  store i16 %conv41, ptr %Gfx_BoosterFreq, align 4
  %arrayidx42 = getelementptr i32, ptr %input, i32 7
  %31 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx42, align 4
  %Gfx_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 11
  %33 = ptrtoint ptr %Gfx_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %32, ptr %Gfx_PD_Data_limit_c, align 4
  %arrayidx43 = getelementptr i32, ptr %input, i32 8
  %34 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx43, align 4
  %Gfx_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 12
  %36 = ptrtoint ptr %Gfx_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %Gfx_PD_Data_error_coeff, align 4
  %arrayidx44 = getelementptr i32, ptr %input, i32 9
  %37 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx44, align 4
  %Gfx_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 13
  %39 = ptrtoint ptr %Gfx_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 %38, ptr %Gfx_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.bb45:                                          ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx46 = getelementptr i32, ptr %input, i32 1
  %40 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx46, align 4
  %conv47 = trunc i32 %41 to i8
  %Soc_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 16
  %42 = ptrtoint ptr %Soc_FPS to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 %conv47, ptr %Soc_FPS, align 2
  %arrayidx48 = getelementptr i32, ptr %input, i32 2
  %43 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx48, align 4
  %conv49 = trunc i32 %44 to i8
  %Soc_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 19
  %45 = ptrtoint ptr %Soc_UseRlcBusy to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 %conv49, ptr %Soc_UseRlcBusy, align 1
  %arrayidx50 = getelementptr i32, ptr %input, i32 3
  %46 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx50, align 4
  %conv51 = trunc i32 %47 to i8
  %Soc_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 17
  %48 = ptrtoint ptr %Soc_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 %conv51, ptr %Soc_MinActiveFreqType, align 1
  %arrayidx52 = getelementptr i32, ptr %input, i32 4
  %49 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx52, align 4
  %conv53 = trunc i32 %50 to i16
  %Soc_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 20
  %51 = ptrtoint ptr %Soc_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %51)
  store i16 %conv53, ptr %Soc_MinActiveFreq, align 2
  %arrayidx54 = getelementptr i32, ptr %input, i32 5
  %52 = ptrtoint ptr %arrayidx54 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx54, align 4
  %conv55 = trunc i32 %53 to i8
  %Soc_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 18
  %54 = ptrtoint ptr %Soc_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %conv55, ptr %Soc_BoosterFreqType, align 4
  %arrayidx56 = getelementptr i32, ptr %input, i32 6
  %55 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx56, align 4
  %conv57 = trunc i32 %56 to i16
  %Soc_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 21
  %57 = ptrtoint ptr %Soc_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %57)
  store i16 %conv57, ptr %Soc_BoosterFreq, align 4
  %arrayidx58 = getelementptr i32, ptr %input, i32 7
  %58 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx58, align 4
  %Soc_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 25
  %60 = ptrtoint ptr %Soc_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %59, ptr %Soc_PD_Data_limit_c, align 4
  %arrayidx59 = getelementptr i32, ptr %input, i32 8
  %61 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %arrayidx59, align 4
  %Soc_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 26
  %63 = ptrtoint ptr %Soc_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %62, ptr %Soc_PD_Data_error_coeff, align 4
  %arrayidx60 = getelementptr i32, ptr %input, i32 9
  %64 = ptrtoint ptr %arrayidx60 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx60, align 4
  %Soc_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 27
  %66 = ptrtoint ptr %Soc_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %Soc_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.bb61:                                          ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx62 = getelementptr i32, ptr %input, i32 1
  %67 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %arrayidx62, align 4
  %conv63 = trunc i32 %68 to i8
  %Mem_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 30
  %69 = ptrtoint ptr %Mem_FPS to i32
  call void @__asan_store1_noabort(i32 %69)
  store i8 %conv63, ptr %Mem_FPS, align 2
  %arrayidx64 = getelementptr i32, ptr %input, i32 2
  %70 = ptrtoint ptr %arrayidx64 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %arrayidx64, align 4
  %conv65 = trunc i32 %71 to i8
  %Mem_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 33
  %72 = ptrtoint ptr %Mem_UseRlcBusy to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 %conv65, ptr %Mem_UseRlcBusy, align 1
  %arrayidx66 = getelementptr i32, ptr %input, i32 3
  %73 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %arrayidx66, align 4
  %conv67 = trunc i32 %74 to i8
  %Mem_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 31
  %75 = ptrtoint ptr %Mem_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %75)
  store i8 %conv67, ptr %Mem_MinActiveFreqType, align 1
  %arrayidx68 = getelementptr i32, ptr %input, i32 4
  %76 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx68, align 4
  %conv69 = trunc i32 %77 to i16
  %Mem_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 34
  %78 = ptrtoint ptr %Mem_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %78)
  store i16 %conv69, ptr %Mem_MinActiveFreq, align 2
  %arrayidx70 = getelementptr i32, ptr %input, i32 5
  %79 = ptrtoint ptr %arrayidx70 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %arrayidx70, align 4
  %conv71 = trunc i32 %80 to i8
  %Mem_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 32
  %81 = ptrtoint ptr %Mem_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %81)
  store i8 %conv71, ptr %Mem_BoosterFreqType, align 4
  %arrayidx72 = getelementptr i32, ptr %input, i32 6
  %82 = ptrtoint ptr %arrayidx72 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx72, align 4
  %conv73 = trunc i32 %83 to i16
  %Mem_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 35
  %84 = ptrtoint ptr %Mem_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %84)
  store i16 %conv73, ptr %Mem_BoosterFreq, align 4
  %arrayidx74 = getelementptr i32, ptr %input, i32 7
  %85 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %arrayidx74, align 4
  %Mem_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 39
  %87 = ptrtoint ptr %Mem_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %87)
  store i32 %86, ptr %Mem_PD_Data_limit_c, align 4
  %arrayidx75 = getelementptr i32, ptr %input, i32 8
  %88 = ptrtoint ptr %arrayidx75 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %arrayidx75, align 4
  %Mem_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 40
  %90 = ptrtoint ptr %Mem_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %90)
  store i32 %89, ptr %Mem_PD_Data_error_coeff, align 4
  %arrayidx76 = getelementptr i32, ptr %input, i32 9
  %91 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %arrayidx76, align 4
  %Mem_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 41
  %93 = ptrtoint ptr %Mem_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 %92, ptr %Mem_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.bb77:                                          ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx78 = getelementptr i32, ptr %input, i32 1
  %94 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %arrayidx78, align 4
  %conv79 = trunc i32 %95 to i8
  %Fclk_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 44
  %96 = ptrtoint ptr %Fclk_FPS to i32
  call void @__asan_store1_noabort(i32 %96)
  store i8 %conv79, ptr %Fclk_FPS, align 2
  %arrayidx80 = getelementptr i32, ptr %input, i32 2
  %97 = ptrtoint ptr %arrayidx80 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %arrayidx80, align 4
  %conv81 = trunc i32 %98 to i8
  %Fclk_UseRlcBusy = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 47
  %99 = ptrtoint ptr %Fclk_UseRlcBusy to i32
  call void @__asan_store1_noabort(i32 %99)
  store i8 %conv81, ptr %Fclk_UseRlcBusy, align 1
  %arrayidx82 = getelementptr i32, ptr %input, i32 3
  %100 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx82, align 4
  %conv83 = trunc i32 %101 to i8
  %Fclk_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 45
  %102 = ptrtoint ptr %Fclk_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %102)
  store i8 %conv83, ptr %Fclk_MinActiveFreqType, align 1
  %arrayidx84 = getelementptr i32, ptr %input, i32 4
  %103 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx84, align 4
  %conv85 = trunc i32 %104 to i16
  %Fclk_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 48
  %105 = ptrtoint ptr %Fclk_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %105)
  store i16 %conv85, ptr %Fclk_MinActiveFreq, align 2
  %arrayidx86 = getelementptr i32, ptr %input, i32 5
  %106 = ptrtoint ptr %arrayidx86 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx86, align 4
  %conv87 = trunc i32 %107 to i8
  %Fclk_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 46
  %108 = ptrtoint ptr %Fclk_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %108)
  store i8 %conv87, ptr %Fclk_BoosterFreqType, align 4
  %arrayidx88 = getelementptr i32, ptr %input, i32 6
  %109 = ptrtoint ptr %arrayidx88 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %arrayidx88, align 4
  %conv89 = trunc i32 %110 to i16
  %Fclk_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 49
  %111 = ptrtoint ptr %Fclk_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %111)
  store i16 %conv89, ptr %Fclk_BoosterFreq, align 4
  %arrayidx90 = getelementptr i32, ptr %input, i32 7
  %112 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx90, align 4
  %Fclk_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 53
  %114 = ptrtoint ptr %Fclk_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 %113, ptr %Fclk_PD_Data_limit_c, align 4
  %arrayidx91 = getelementptr i32, ptr %input, i32 8
  %115 = ptrtoint ptr %arrayidx91 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %arrayidx91, align 4
  %Fclk_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 54
  %117 = ptrtoint ptr %Fclk_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %117)
  store i32 %116, ptr %Fclk_PD_Data_error_coeff, align 4
  %arrayidx92 = getelementptr i32, ptr %input, i32 9
  %118 = ptrtoint ptr %arrayidx92 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx92, align 4
  %Fclk_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor, i32 0, i32 55
  %120 = ptrtoint ptr %Fclk_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %120)
  store i32 %119, ptr %Fclk_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb77, %sw.bb61, %sw.bb45, %sw.bb, %if.end29.sw.epilog_crit_edge
  %call93 = call i32 @vega20_set_activity_monitor_coeff(ptr noundef %hwmgr, ptr noundef nonnull %activity_monitor, i16 noundef zeroext 6) #14
  %is_custom_profile_set94 = getelementptr inbounds %struct.vega20_hwmgr, ptr %5, i32 0, i32 66
  %121 = ptrtoint ptr %is_custom_profile_set94 to i32
  call void @__asan_store1_noabort(i32 %121)
  store i8 1, ptr %is_custom_profile_set94, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call93)
  %tobool96.not = icmp eq i32 %call93, 0
  br i1 %tobool96.not, label %sw.epilog.conv_power_profile_to_pplib_workload.exit_crit_edge, label %if.then97

sw.epilog.conv_power_profile_to_pplib_workload.exit_crit_edge: ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

if.then97:                                        ; preds = %sw.epilog
  %call98 = call i32 @___ratelimit(ptr noundef nonnull @vega20_set_power_profile_mode._rs.445, ptr noundef nonnull @.str.441) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call98)
  %tobool99.not = icmp eq i32 %call98, 0
  br i1 %tobool99.not, label %if.then97.cleanup114_crit_edge, label %do.end103

if.then97.cleanup114_crit_edge:                   ; preds = %if.then97
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup114

do.end103:                                        ; preds = %if.then97
  call void @__sanitizer_cov_trace_pc() #16
  %call105 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.448) #18
  br label %cleanup114

sw.bb1.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

sw.bb2.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

sw.bb3.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

sw.bb4.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

sw.bb5.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %conv_power_profile_to_pplib_workload.exit

conv_power_profile_to_pplib_workload.exit:        ; preds = %sw.bb5.i, %sw.bb4.i, %sw.bb3.i, %sw.bb2.i, %sw.bb1.i, %sw.epilog.conv_power_profile_to_pplib_workload.exit_crit_edge, %if.end10.conv_power_profile_to_pplib_workload.exit_crit_edge, %if.end.conv_power_profile_to_pplib_workload.exit_crit_edge
  %pplib_workload.0.i = phi i32 [ %2, %sw.bb5.i ], [ %2, %sw.bb4.i ], [ %2, %sw.bb3.i ], [ %2, %sw.bb2.i ], [ %2, %sw.bb1.i ], [ 0, %if.end.conv_power_profile_to_pplib_workload.exit_crit_edge ], [ 6, %if.end10.conv_power_profile_to_pplib_workload.exit_crit_edge ], [ 6, %sw.epilog.conv_power_profile_to_pplib_workload.exit_crit_edge ]
  %shl = shl nuw nsw i32 1, %pplib_workload.0.i
  %call112 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 14, i32 noundef %shl, ptr noundef null) #14
  %power_profile_mode113 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %122 = ptrtoint ptr %power_profile_mode113 to i32
  call void @__asan_store4_noabort(i32 %122)
  store i32 %2, ptr %power_profile_mode113, align 4
  br label %cleanup114

cleanup114:                                       ; preds = %conv_power_profile_to_pplib_workload.exit, %do.end103, %if.then97.cleanup114_crit_edge, %do.end20, %if.then14.cleanup114_crit_edge, %if.end5.cleanup114_crit_edge, %land.lhs.true.cleanup114_crit_edge, %do.end
  %retval.1 = phi i32 [ -22, %do.end ], [ 0, %conv_power_profile_to_pplib_workload.exit ], [ %call93, %if.then97.cleanup114_crit_edge ], [ %call93, %do.end103 ], [ %call11175, %if.then14.cleanup114_crit_edge ], [ %call11175, %do.end20 ], [ -22, %if.end5.cleanup114_crit_edge ], [ -22, %land.lhs.true.cleanup114_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %activity_monitor) #14
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_odn_edit_dpm_table(ptr noundef %hwmgr, i32 noundef %type, ptr noundef readonly %input, i32 noundef %size) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %od8_settings_array = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1
  %overdrive_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20
  %tobool.not = icmp eq ptr %input, null
  br i1 %tobool.not, label %if.then, label %do.end8

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_odn_edit_dpm_table._rs, ptr noundef nonnull @__func__.vega20_odn_edit_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool2.not = icmp eq i32 %call, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.449) #18
  br label %cleanup

do.end8:                                          ; preds = %entry
  %2 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.570)
  switch i32 %type, label %do.end8.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb83
    i32 3, label %sw.bb158
    i32 4, label %sw.bb281
    i32 5, label %sw.bb300
  ]

do.end8.cleanup_crit_edge:                        ; preds = %do.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb:                                            ; preds = %do.end8
  %3 = ptrtoint ptr %od8_settings_array to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %od8_settings_array, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %tobool9.not = icmp eq i32 %4, 0
  br i1 %tobool9.not, label %sw.bb.do.end16_crit_edge, label %land.lhs.true

sw.bb.do.end16_crit_edge:                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end16

land.lhs.true:                                    ; preds = %sw.bb
  %arrayidx10 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 1
  %5 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %arrayidx10, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %tobool12.not = icmp eq i32 %6, 0
  br i1 %tobool12.not, label %land.lhs.true.do.end16_crit_edge, label %for.cond.preheader

land.lhs.true.do.end16_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end16

for.cond.preheader:                               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp514.not = icmp eq i32 %size, 0
  br i1 %cmp514.not, label %for.cond.preheader.sw.epilog335_crit_edge, label %for.body.lr.ph

for.cond.preheader.sw.epilog335_crit_edge:        ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %min_value = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 0, i32 1
  %max_value = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 1, i32 2
  %GfxclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 1
  %gfxclk_overdrive = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 51
  br label %for.body

do.end16:                                         ; preds = %land.lhs.true.do.end16_crit_edge, %sw.bb.do.end16_crit_edge
  %call18 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.451) #18
  br label %cleanup

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0515 = phi i32 [ 0, %for.body.lr.ph ], [ %add, %for.inc.for.body_crit_edge ]
  %add = add i32 %i.0515, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %size)
  %cmp20 = icmp ugt i32 %add, %size
  br i1 %cmp20, label %do.end24, label %if.end27

do.end24:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %call26 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.454, i32 noundef %size) #18
  br label %cleanup

if.end27:                                         ; preds = %for.body
  %arrayidx28 = getelementptr i32, ptr %input, i32 %i.0515
  %7 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx28, align 4
  %add29 = or i32 %i.0515, 1
  %arrayidx30 = getelementptr i32, ptr %input, i32 %add29
  %9 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx30, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %8)
  %switch = icmp ult i32 %8, 2
  br i1 %switch, label %if.end45, label %do.end37

do.end37:                                         ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #16
  %call39 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.457, i32 noundef %8) #18
  %call44 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.460) #18
  br label %cleanup

if.end45:                                         ; preds = %if.end27
  %11 = ptrtoint ptr %min_value to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %min_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %10, i32 %12)
  %cmp47 = icmp slt i32 %10, %12
  br i1 %cmp47, label %if.end45.do.end53_crit_edge, label %lor.lhs.false

if.end45.do.end53_crit_edge:                      ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end53

lor.lhs.false:                                    ; preds = %if.end45
  %13 = ptrtoint ptr %max_value to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %max_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %10, i32 %14)
  %cmp49 = icmp sgt i32 %10, %14
  br i1 %cmp49, label %lor.lhs.false.do.end53_crit_edge, label %if.end60

lor.lhs.false.do.end53_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end53

do.end53:                                         ; preds = %lor.lhs.false.do.end53_crit_edge, %if.end45.do.end53_crit_edge
  %15 = ptrtoint ptr %max_value to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %max_value, align 4
  %call59 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.463, i32 noundef %10, i32 noundef %12, i32 noundef %16) #18
  br label %cleanup

if.end60:                                         ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp61 = icmp eq i32 %8, 0
  br i1 %cmp61, label %land.lhs.true62, label %land.lhs.true68

land.lhs.true62:                                  ; preds = %if.end60
  %17 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %overdrive_table, align 2
  %conv = zext i16 %18 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %10, i32 %conv)
  %cmp63.not = icmp eq i32 %10, %conv
  br i1 %cmp63.not, label %land.lhs.true62.for.inc_crit_edge, label %land.lhs.true62.for.inc.sink.split_crit_edge

land.lhs.true62.for.inc.sink.split_crit_edge:     ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc.sink.split

land.lhs.true62.for.inc_crit_edge:                ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc

land.lhs.true68:                                  ; preds = %if.end60
  %19 = ptrtoint ptr %GfxclkFmax to i32
  call void @__asan_load2_noabort(i32 %19)
  %20 = load i16, ptr %GfxclkFmax, align 2
  %conv69 = zext i16 %20 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %10, i32 %conv69)
  %cmp70.not = icmp eq i32 %10, %conv69
  br i1 %cmp70.not, label %land.lhs.true68.for.inc_crit_edge, label %land.lhs.true68.for.inc.sink.split_crit_edge

land.lhs.true68.for.inc.sink.split_crit_edge:     ; preds = %land.lhs.true68
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc.sink.split

land.lhs.true68.for.inc_crit_edge:                ; preds = %land.lhs.true68
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc

for.inc.sink.split:                               ; preds = %land.lhs.true68.for.inc.sink.split_crit_edge, %land.lhs.true62.for.inc.sink.split_crit_edge
  %overdrive_table.sink.ph = phi ptr [ %overdrive_table, %land.lhs.true62.for.inc.sink.split_crit_edge ], [ %GfxclkFmax, %land.lhs.true68.for.inc.sink.split_crit_edge ]
  %21 = ptrtoint ptr %gfxclk_overdrive to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 1, ptr %gfxclk_overdrive, align 8
  br label %for.inc

for.inc:                                          ; preds = %for.inc.sink.split, %land.lhs.true68.for.inc_crit_edge, %land.lhs.true62.for.inc_crit_edge
  %overdrive_table.sink = phi ptr [ %overdrive_table, %land.lhs.true62.for.inc_crit_edge ], [ %GfxclkFmax, %land.lhs.true68.for.inc_crit_edge ], [ %overdrive_table.sink.ph, %for.inc.sink.split ]
  %conv77 = trunc i32 %10 to i16
  %22 = ptrtoint ptr %overdrive_table.sink to i32
  call void @__asan_store2_noabort(i32 %22)
  store i16 %conv77, ptr %overdrive_table.sink, align 2
  %cmp = icmp ult i32 %add, %size
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.sw.epilog335_crit_edge

for.inc.sw.epilog335_crit_edge:                   ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

sw.bb83:                                          ; preds = %do.end8
  %arrayidx84 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8
  %23 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %arrayidx84, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %24)
  %tobool86.not = icmp eq i32 %24, 0
  br i1 %tobool86.not, label %do.end90, label %for.cond94.preheader

for.cond94.preheader:                             ; preds = %sw.bb83
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp95512.not = icmp eq i32 %size, 0
  br i1 %cmp95512.not, label %for.cond94.preheader.sw.epilog335_crit_edge, label %for.body97.lr.ph

for.cond94.preheader.sw.epilog335_crit_edge:      ; preds = %for.cond94.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

for.body97.lr.ph:                                 ; preds = %for.cond94.preheader
  %min_value126 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8, i32 1
  %max_value131 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 8, i32 2
  %UclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 8
  %memclk_overdrive = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 52
  br label %for.body97

do.end90:                                         ; preds = %sw.bb83
  call void @__sanitizer_cov_trace_pc() #16
  %call92 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.466) #18
  br label %cleanup

for.body97:                                       ; preds = %if.end152.for.body97_crit_edge, %for.body97.lr.ph
  %i.1513 = phi i32 [ 0, %for.body97.lr.ph ], [ %add98, %if.end152.for.body97_crit_edge ]
  %add98 = add i32 %i.1513, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %add98, i32 %size)
  %cmp99 = icmp ugt i32 %add98, %size
  br i1 %cmp99, label %do.end104, label %if.end107

do.end104:                                        ; preds = %for.body97
  call void @__sanitizer_cov_trace_pc() #16
  %call106 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.454, i32 noundef %size) #18
  br label %cleanup

if.end107:                                        ; preds = %for.body97
  %arrayidx108 = getelementptr i32, ptr %input, i32 %i.1513
  %25 = ptrtoint ptr %arrayidx108 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx108, align 4
  %add109 = or i32 %i.1513, 1
  %arrayidx110 = getelementptr i32, ptr %input, i32 %add109
  %27 = ptrtoint ptr %arrayidx110 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %arrayidx110, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %26)
  %cmp111.not = icmp eq i32 %26, 1
  br i1 %cmp111.not, label %if.end124, label %do.end116

do.end116:                                        ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #16
  %call118 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.457, i32 noundef %26) #18
  %call123 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.473) #18
  br label %cleanup

if.end124:                                        ; preds = %if.end107
  %29 = ptrtoint ptr %min_value126 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %min_value126, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %30)
  %cmp127 = icmp slt i32 %28, %30
  br i1 %cmp127, label %if.end124.do.end137_crit_edge, label %lor.lhs.false129

if.end124.do.end137_crit_edge:                    ; preds = %if.end124
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end137

lor.lhs.false129:                                 ; preds = %if.end124
  %31 = ptrtoint ptr %max_value131 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %max_value131, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %32)
  %cmp132 = icmp sgt i32 %28, %32
  br i1 %cmp132, label %lor.lhs.false129.do.end137_crit_edge, label %land.lhs.true147

lor.lhs.false129.do.end137_crit_edge:             ; preds = %lor.lhs.false129
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end137

do.end137:                                        ; preds = %lor.lhs.false129.do.end137_crit_edge, %if.end124.do.end137_crit_edge
  %33 = ptrtoint ptr %max_value131 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %max_value131, align 4
  %call143 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.463, i32 noundef %28, i32 noundef %30, i32 noundef %34) #18
  br label %cleanup

land.lhs.true147:                                 ; preds = %lor.lhs.false129
  %35 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %UclkFmax, align 2
  %conv148 = zext i16 %36 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %conv148)
  %cmp149.not = icmp eq i32 %28, %conv148
  br i1 %cmp149.not, label %land.lhs.true147.if.end152_crit_edge, label %if.then151

land.lhs.true147.if.end152_crit_edge:             ; preds = %land.lhs.true147
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end152

if.then151:                                       ; preds = %land.lhs.true147
  call void @__sanitizer_cov_trace_pc() #16
  %37 = ptrtoint ptr %memclk_overdrive to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 1, ptr %memclk_overdrive, align 1
  br label %if.end152

if.end152:                                        ; preds = %if.then151, %land.lhs.true147.if.end152_crit_edge
  %conv153 = trunc i32 %28 to i16
  %38 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_store2_noabort(i32 %38)
  store i16 %conv153, ptr %UclkFmax, align 2
  %cmp95 = icmp ult i32 %add98, %size
  br i1 %cmp95, label %if.end152.for.body97_crit_edge, label %if.end152.sw.epilog335_crit_edge

if.end152.sw.epilog335_crit_edge:                 ; preds = %if.end152
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

if.end152.for.body97_crit_edge:                   ; preds = %if.end152
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body97

sw.bb158:                                         ; preds = %do.end8
  %arrayidx159 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 2
  %39 = ptrtoint ptr %arrayidx159 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %arrayidx159, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %40)
  %tobool161.not = icmp eq i32 %40, 0
  br i1 %tobool161.not, label %sw.bb158.do.end185_crit_edge, label %land.lhs.true162

sw.bb158.do.end185_crit_edge:                     ; preds = %sw.bb158
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

land.lhs.true162:                                 ; preds = %sw.bb158
  %arrayidx163 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 4
  %41 = ptrtoint ptr %arrayidx163 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx163, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %42)
  %tobool165.not = icmp eq i32 %42, 0
  br i1 %tobool165.not, label %land.lhs.true162.do.end185_crit_edge, label %land.lhs.true166

land.lhs.true162.do.end185_crit_edge:             ; preds = %land.lhs.true162
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

land.lhs.true166:                                 ; preds = %land.lhs.true162
  %arrayidx167 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 6
  %43 = ptrtoint ptr %arrayidx167 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx167, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %44)
  %tobool169.not = icmp eq i32 %44, 0
  br i1 %tobool169.not, label %land.lhs.true166.do.end185_crit_edge, label %land.lhs.true170

land.lhs.true166.do.end185_crit_edge:             ; preds = %land.lhs.true166
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

land.lhs.true170:                                 ; preds = %land.lhs.true166
  %arrayidx171 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 3
  %45 = ptrtoint ptr %arrayidx171 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx171, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %tobool173.not = icmp eq i32 %46, 0
  br i1 %tobool173.not, label %land.lhs.true170.do.end185_crit_edge, label %land.lhs.true174

land.lhs.true170.do.end185_crit_edge:             ; preds = %land.lhs.true170
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

land.lhs.true174:                                 ; preds = %land.lhs.true170
  %arrayidx175 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 5
  %47 = ptrtoint ptr %arrayidx175 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx175, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %48)
  %tobool177.not = icmp eq i32 %48, 0
  br i1 %tobool177.not, label %land.lhs.true174.do.end185_crit_edge, label %land.lhs.true178

land.lhs.true174.do.end185_crit_edge:             ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

land.lhs.true178:                                 ; preds = %land.lhs.true174
  %arrayidx179 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 53, i32 1, i32 7
  %49 = ptrtoint ptr %arrayidx179 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx179, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %50)
  %tobool181.not = icmp eq i32 %50, 0
  br i1 %tobool181.not, label %land.lhs.true178.do.end185_crit_edge, label %for.cond189.preheader

land.lhs.true178.do.end185_crit_edge:             ; preds = %land.lhs.true178
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end185

for.cond189.preheader:                            ; preds = %land.lhs.true178
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp190510.not = icmp eq i32 %size, 0
  br i1 %cmp190510.not, label %for.cond189.preheader.sw.epilog335_crit_edge, label %for.body192.lr.ph

for.cond189.preheader.sw.epilog335_crit_edge:     ; preds = %for.cond189.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

for.body192.lr.ph:                                ; preds = %for.cond189.preheader
  %GfxclkFreq3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 6
  %GfxclkVolt3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 7
  %GfxclkFreq2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 4
  %GfxclkVolt2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 5
  %GfxclkFreq1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 2
  %GfxclkVolt1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 57, i32 20, i32 3
  br label %for.body192

do.end185:                                        ; preds = %land.lhs.true178.do.end185_crit_edge, %land.lhs.true174.do.end185_crit_edge, %land.lhs.true170.do.end185_crit_edge, %land.lhs.true166.do.end185_crit_edge, %land.lhs.true162.do.end185_crit_edge, %sw.bb158.do.end185_crit_edge
  %call187 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.478) #18
  br label %cleanup

for.body192:                                      ; preds = %for.inc278.for.body192_crit_edge, %for.body192.lr.ph
  %i.2511 = phi i32 [ 0, %for.body192.lr.ph ], [ %add193, %for.inc278.for.body192_crit_edge ]
  %add193 = add i32 %i.2511, 3
  call void @__sanitizer_cov_trace_cmp4(i32 %add193, i32 %size)
  %cmp194 = icmp ugt i32 %add193, %size
  br i1 %cmp194, label %do.end199, label %if.end202

do.end199:                                        ; preds = %for.body192
  call void @__sanitizer_cov_trace_pc() #16
  %call201 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.454, i32 noundef %size) #18
  br label %cleanup

if.end202:                                        ; preds = %for.body192
  %arrayidx203 = getelementptr i32, ptr %input, i32 %i.2511
  %51 = ptrtoint ptr %arrayidx203 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %arrayidx203, align 4
  %add204 = add nuw i32 %i.2511, 1
  %arrayidx205 = getelementptr i32, ptr %input, i32 %add204
  %53 = ptrtoint ptr %arrayidx205 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx205, align 4
  %add206 = add i32 %i.2511, 2
  %arrayidx207 = getelementptr i32, ptr %input, i32 %add206
  %55 = ptrtoint ptr %arrayidx207 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx207, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %52)
  %cmp208 = icmp sgt i32 %52, 2
  br i1 %cmp208, label %do.end213, label %if.end222

do.end213:                                        ; preds = %if.end202
  call void @__sanitizer_cov_trace_pc() #16
  %add215 = add nuw i32 %52, 1
  %call216 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.483, i32 noundef %add215) #18
  %call221 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.486) #18
  br label %cleanup

if.end222:                                        ; preds = %if.end202
  %mul = shl i32 %52, 1
  %add223 = add i32 %mul, 2
  %min_value225 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add223, i32 1
  %57 = ptrtoint ptr %min_value225 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %min_value225, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %54, i32 %58)
  %cmp226 = icmp slt i32 %54, %58
  br i1 %cmp226, label %if.end222.do.end236_crit_edge, label %lor.lhs.false228

if.end222.do.end236_crit_edge:                    ; preds = %if.end222
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end236

lor.lhs.false228:                                 ; preds = %if.end222
  %max_value230 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add223, i32 2
  %59 = ptrtoint ptr %max_value230 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %max_value230, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %54, i32 %60)
  %cmp231 = icmp sgt i32 %54, %60
  br i1 %cmp231, label %lor.lhs.false228.do.end236_crit_edge, label %if.end243

lor.lhs.false228.do.end236_crit_edge:             ; preds = %lor.lhs.false228
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end236

do.end236:                                        ; preds = %lor.lhs.false228.do.end236_crit_edge, %if.end222.do.end236_crit_edge
  %max_value241 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add223, i32 2
  %61 = ptrtoint ptr %max_value241 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %max_value241, align 4
  %call242 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.463, i32 noundef %54, i32 noundef %58, i32 noundef %62) #18
  br label %cleanup

if.end243:                                        ; preds = %lor.lhs.false228
  %add245 = add i32 %mul, 3
  %min_value247 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add245, i32 1
  %63 = ptrtoint ptr %min_value247 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %min_value247, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %56, i32 %64)
  %cmp248 = icmp slt i32 %56, %64
  br i1 %cmp248, label %if.end243.do.end258_crit_edge, label %lor.lhs.false250

if.end243.do.end258_crit_edge:                    ; preds = %if.end243
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end258

lor.lhs.false250:                                 ; preds = %if.end243
  %max_value252 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add245, i32 2
  %65 = ptrtoint ptr %max_value252 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %max_value252, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %56, i32 %66)
  %cmp253 = icmp sgt i32 %56, %66
  br i1 %cmp253, label %lor.lhs.false250.do.end258_crit_edge, label %if.end265

lor.lhs.false250.do.end258_crit_edge:             ; preds = %lor.lhs.false250
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end258

do.end258:                                        ; preds = %lor.lhs.false250.do.end258_crit_edge, %if.end243.do.end258_crit_edge
  %max_value263 = getelementptr %struct.vega20_od8_single_setting, ptr %od8_settings_array, i32 %add245, i32 2
  %67 = ptrtoint ptr %max_value263 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %max_value263, align 4
  %call264 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.491, i32 noundef %56, i32 noundef %64, i32 noundef %68) #18
  br label %cleanup

if.end265:                                        ; preds = %lor.lhs.false250
  %69 = zext i32 %52 to i64
  call void @__sanitizer_cov_trace_switch(i64 %69, ptr @__sancov_gen_cov_switch_values.571)
  switch i32 %52, label %if.end265.for.inc278_crit_edge [
    i32 0, label %if.end265.for.inc278.sink.split_crit_edge
    i32 1, label %sw.bb270
    i32 2, label %sw.bb274
  ]

if.end265.for.inc278.sink.split_crit_edge:        ; preds = %if.end265
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc278.sink.split

if.end265.for.inc278_crit_edge:                   ; preds = %if.end265
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc278

sw.bb270:                                         ; preds = %if.end265
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc278.sink.split

sw.bb274:                                         ; preds = %if.end265
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc278.sink.split

for.inc278.sink.split:                            ; preds = %sw.bb274, %sw.bb270, %if.end265.for.inc278.sink.split_crit_edge
  %GfxclkFreq1.sink = phi ptr [ %GfxclkFreq2, %sw.bb270 ], [ %GfxclkFreq3, %sw.bb274 ], [ %GfxclkFreq1, %if.end265.for.inc278.sink.split_crit_edge ]
  %GfxclkVolt1.sink = phi ptr [ %GfxclkVolt2, %sw.bb270 ], [ %GfxclkVolt3, %sw.bb274 ], [ %GfxclkVolt1, %if.end265.for.inc278.sink.split_crit_edge ]
  %conv267 = trunc i32 %54 to i16
  %70 = ptrtoint ptr %GfxclkFreq1.sink to i32
  call void @__asan_store2_noabort(i32 %70)
  store i16 %conv267, ptr %GfxclkFreq1.sink, align 2
  %.tr481 = trunc i32 %56 to i16
  %conv269 = shl i16 %.tr481, 2
  %71 = ptrtoint ptr %GfxclkVolt1.sink to i32
  call void @__asan_store2_noabort(i32 %71)
  store i16 %conv269, ptr %GfxclkVolt1.sink, align 2
  br label %for.inc278

for.inc278:                                       ; preds = %for.inc278.sink.split, %if.end265.for.inc278_crit_edge
  %cmp190 = icmp ult i32 %add193, %size
  br i1 %cmp190, label %for.inc278.for.body192_crit_edge, label %for.inc278.sw.epilog335_crit_edge

for.inc278.sw.epilog335_crit_edge:                ; preds = %for.inc278
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

for.inc278.for.body192_crit_edge:                 ; preds = %for.inc278
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body192

sw.bb281:                                         ; preds = %do.end8
  %gfxclk_overdrive282 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 51
  %72 = ptrtoint ptr %gfxclk_overdrive282 to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 0, ptr %gfxclk_overdrive282, align 8
  %memclk_overdrive283 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 52
  %73 = ptrtoint ptr %memclk_overdrive283 to i32
  call void @__asan_store1_noabort(i32 %73)
  store i8 0, ptr %memclk_overdrive283, align 1
  %call284 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %overdrive_table, i16 noundef zeroext 9, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call284)
  %tobool286.not = icmp eq i32 %call284, 0
  br i1 %tobool286.not, label %sw.bb281.sw.epilog335_crit_edge, label %if.then287

sw.bb281.sw.epilog335_crit_edge:                  ; preds = %sw.bb281
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

if.then287:                                       ; preds = %sw.bb281
  %call288 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_odn_edit_dpm_table._rs.493, ptr noundef nonnull @__func__.vega20_odn_edit_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call288)
  %tobool289.not = icmp eq i32 %call288, 0
  br i1 %tobool289.not, label %if.then287.cleanup_crit_edge, label %do.end293

if.then287.cleanup_crit_edge:                     ; preds = %if.then287
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end293:                                        ; preds = %if.then287
  call void @__sanitizer_cov_trace_pc() #16
  %call295 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.496) #18
  br label %cleanup

sw.bb300:                                         ; preds = %do.end8
  %call301 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %overdrive_table, i16 noundef zeroext 9, i1 noundef zeroext false) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call301)
  %tobool303.not = icmp eq i32 %call301, 0
  br i1 %tobool303.not, label %do.end316, label %if.then304

if.then304:                                       ; preds = %sw.bb300
  %call305 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_odn_edit_dpm_table._rs.497, ptr noundef nonnull @__func__.vega20_odn_edit_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call305)
  %tobool306.not = icmp eq i32 %call305, 0
  br i1 %tobool306.not, label %if.then304.cleanup_crit_edge, label %do.end310

if.then304.cleanup_crit_edge:                     ; preds = %if.then304
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end310:                                        ; preds = %if.then304
  call void @__sanitizer_cov_trace_pc() #16
  %call312 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.500) #18
  br label %cleanup

do.end316:                                        ; preds = %sw.bb300
  %gfxclk_overdrive317 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 51
  %74 = ptrtoint ptr %gfxclk_overdrive317 to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %gfxclk_overdrive317, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %75)
  %tobool318.not = icmp eq i8 %75, 0
  br i1 %tobool318.not, label %do.end316.if.end325_crit_edge, label %if.then319

do.end316.if.end325_crit_edge:                    ; preds = %do.end316
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end325

if.then319:                                       ; preds = %do.end316
  %76 = ptrtoint ptr %gfxclk_overdrive317 to i32
  call void @__asan_store1_noabort(i32 %76)
  store i8 0, ptr %gfxclk_overdrive317, align 8
  %77 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %backend, align 4
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %78, i32 0, i32 1
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %78, i32 0, i32 56, i32 1, i32 1
  %79 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %80)
  %tobool.not.i = icmp eq i8 %80, 0
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %if.then319
  %call.i = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %gfx_table.i, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %if.then.i.if.end325_crit_edge, label %if.then3.i

if.then.i.if.end325_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end325

if.then3.i:                                       ; preds = %if.then.i
  %call4.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_gfxclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_gfxclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool5.not.i = icmp eq i32 %call4.i, 0
  br i1 %tobool5.not.i, label %if.then3.i.cleanup_crit_edge, label %do.end.i

if.then3.i.cleanup_crit_edge:                     ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end.i:                                         ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.199) #18
  br label %cleanup

if.else.i:                                        ; preds = %if.then319
  call void @__sanitizer_cov_trace_pc() #16
  %81 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_store4_noabort(i32 %81)
  store i32 1, ptr %gfx_table.i, align 4
  %gfx_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %78, i32 0, i32 3, i32 5
  %82 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %gfx_clock.i, align 4
  %div.i = udiv i32 %83, 100
  %value.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %78, i32 0, i32 1, i32 2, i32 0, i32 1
  %84 = ptrtoint ptr %value.i to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 %div.i, ptr %value.i, align 4
  br label %if.end325

if.end325:                                        ; preds = %if.else.i, %if.then.i.if.end325_crit_edge, %do.end316.if.end325_crit_edge
  %memclk_overdrive326 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 52
  %85 = ptrtoint ptr %memclk_overdrive326 to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %memclk_overdrive326, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %86)
  %tobool327.not = icmp eq i8 %86, 0
  br i1 %tobool327.not, label %if.end325.sw.epilog335_crit_edge, label %if.then328

if.end325.sw.epilog335_crit_edge:                 ; preds = %if.end325
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

if.then328:                                       ; preds = %if.end325
  %87 = ptrtoint ptr %memclk_overdrive326 to i32
  call void @__asan_store1_noabort(i32 %87)
  store i8 0, ptr %memclk_overdrive326, align 1
  %call330 = tail call fastcc i32 @vega20_setup_memclk_dpm_table(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call330)
  %tobool331.not = icmp eq i32 %call330, 0
  br i1 %tobool331.not, label %if.then328.sw.epilog335_crit_edge, label %if.then328.cleanup_crit_edge

if.then328.cleanup_crit_edge:                     ; preds = %if.then328
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then328.sw.epilog335_crit_edge:                ; preds = %if.then328
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog335

sw.epilog335:                                     ; preds = %if.then328.sw.epilog335_crit_edge, %if.end325.sw.epilog335_crit_edge, %sw.bb281.sw.epilog335_crit_edge, %for.inc278.sw.epilog335_crit_edge, %for.cond189.preheader.sw.epilog335_crit_edge, %if.end152.sw.epilog335_crit_edge, %for.cond94.preheader.sw.epilog335_crit_edge, %for.inc.sw.epilog335_crit_edge, %for.cond.preheader.sw.epilog335_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog335, %if.then328.cleanup_crit_edge, %do.end.i, %if.then3.i.cleanup_crit_edge, %do.end310, %if.then304.cleanup_crit_edge, %do.end293, %if.then287.cleanup_crit_edge, %do.end258, %do.end236, %do.end213, %do.end199, %do.end185, %do.end137, %do.end116, %do.end104, %do.end90, %do.end53, %do.end37, %do.end24, %do.end16, %do.end8.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %sw.epilog335 ], [ -22, %do.end199 ], [ -22, %do.end213 ], [ -22, %do.end236 ], [ -22, %do.end258 ], [ -95, %do.end185 ], [ -22, %do.end104 ], [ -22, %do.end116 ], [ -22, %do.end137 ], [ -95, %do.end90 ], [ -22, %do.end24 ], [ -22, %do.end37 ], [ -22, %do.end53 ], [ -95, %do.end16 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ %call284, %do.end293 ], [ %call284, %if.then287.cleanup_crit_edge ], [ %call301, %do.end310 ], [ %call301, %if.then304.cleanup_crit_edge ], [ %call330, %if.then328.cleanup_crit_edge ], [ -22, %do.end8.cleanup_crit_edge ], [ %call.i, %do.end.i ], [ %call.i, %if.then3.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_set_power_limit(ptr noundef, i32 noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_enable_mgpu_fan_boost(ptr noundef %hwmgr) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 93, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_mgpu_fan_boost._rs, ptr noundef nonnull @__func__.vega20_enable_mgpu_fan_boost) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.501) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_baco_get_capability(ptr noundef, ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_baco_get_state(ptr noundef, ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_baco_set_state(ptr noundef, i32 noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_get_ppfeature_status(ptr noundef %hwmgr, ptr noundef %buf) #1 align 64 {
entry:
  %features_enabled = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %features_enabled) #14
  %0 = ptrtoint ptr %features_enabled to i32
  call void @__asan_store8_noabort(i32 %0)
  store i64 -1, ptr %features_enabled, align 8, !annotation !1042
  %tobool.not.i = icmp eq ptr %buf, null
  %1 = ptrtoint ptr %buf to i32
  %and.i = and i32 %1, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %buf.addr.0 = select i1 %tobool.not.i, ptr null, ptr %add.ptr.i
  %call = call i32 @vega20_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %do.end8, label %if.then

if.then:                                          ; preds = %entry
  %call1 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_ppfeature_status._rs, ptr noundef nonnull @__func__.vega20_get_ppfeature_status) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call5 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.150) #18
  br label %cleanup

do.end8:                                          ; preds = %entry
  %size.0 = select i1 %tobool.not.i, i32 0, i32 %and.i
  %2 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %features_enabled, align 8
  %call9 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.539, i64 noundef %3) #14
  %add = add i32 %call9, %size.0
  %call10 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add, ptr noundef nonnull @.str.540, ptr noundef nonnull @.str.536, ptr noundef nonnull @.str.537, ptr noundef nonnull @.str.538) #14
  %add11 = add i32 %add, %call10
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %do.end8
  %i.035 = phi i32 [ 0, %do.end8 ], [ %inc, %for.body.for.body_crit_edge ]
  %size.134 = phi i32 [ %add11, %do.end8 ], [ %add16, %for.body.for.body_crit_edge ]
  %arrayidx = getelementptr [34 x ptr], ptr @vega20_get_ppfeature_status.ppfeature_name, i32 0, i32 %i.035
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 4
  %sh_prom = zext i32 %i.035 to i64
  %shl = shl nuw i64 1, %sh_prom
  %6 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %features_enabled, align 8
  %and = and i64 %7, %shl
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and)
  %tobool14.not = icmp eq i64 %and, 0
  %cond = select i1 %tobool14.not, ptr @.str.543, ptr @.str.542
  %call15 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.134, ptr noundef nonnull @.str.541, ptr noundef %5, i64 noundef %shl, ptr noundef nonnull %cond) #14
  %add16 = add i32 %call15, %size.134
  %inc = add nuw nsw i32 %i.035, 1
  %exitcond.not = icmp eq i32 %inc, 34
  br i1 %exitcond.not, label %for.body.cleanup_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ %add16, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %features_enabled) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_ppfeature_status(ptr noundef %hwmgr, i64 noundef %new_ppfeature_masks) #1 align 64 {
entry:
  %features_enabled = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %features_enabled) #14
  %2 = ptrtoint ptr %features_enabled to i32
  call void @__asan_store8_noabort(i32 %2)
  store i64 -1, ptr %features_enabled, align 8, !annotation !1042
  call void @__sanitizer_cov_trace_const_cmp8(i64 17179869183, i64 %new_ppfeature_masks)
  %cmp = icmp ugt i64 %new_ppfeature_masks, 17179869183
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = call i32 @vega20_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end2, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end2:                                          ; preds = %if.end
  %3 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %3)
  %4 = load i64, ptr %features_enabled, align 8
  %neg = xor i64 %new_ppfeature_masks, -1
  %and = and i64 %4, %neg
  %neg3 = xor i64 %4, -1
  %and4 = and i64 %neg3, %new_ppfeature_masks
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug345, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_set_ppfeature_status, %if.then9)) #14
          to label %do.body11 [label %if.then9], !srcloc !1044

if.then9:                                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug345, ptr noundef nonnull @.str.546, i64 noundef %and) #14
  br label %do.body11

do.body11:                                        ; preds = %if.then9, %if.end2
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug346, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_set_ppfeature_status, %if.then23)) #14
          to label %do.end26 [label %if.then23], !srcloc !1044

if.then23:                                        ; preds = %do.body11
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug346, ptr noundef nonnull @.str.548, i64 noundef %and4) #14
  br label %do.end26

do.end26:                                         ; preds = %if.then23, %do.body11
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and)
  %tobool27.not = icmp eq i64 %and, 0
  br i1 %tobool27.not, label %do.end26.if.end33_crit_edge, label %if.then28

do.end26.if.end33_crit_edge:                      ; preds = %do.end26
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end33

if.then28:                                        ; preds = %do.end26
  %call29 = call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i64 noundef %and) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %if.then28.if.end33_crit_edge, label %if.then28.cleanup_crit_edge

if.then28.cleanup_crit_edge:                      ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then28.if.end33_crit_edge:                     ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end33

if.end33:                                         ; preds = %if.then28.if.end33_crit_edge, %do.end26.if.end33_crit_edge
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and4)
  %tobool34.not = icmp eq i64 %and4, 0
  br i1 %tobool34.not, label %if.end33.if.end40_crit_edge, label %if.then35

if.end33.if.end40_crit_edge:                      ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end40

if.then35:                                        ; preds = %if.end33
  %call36 = call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i64 noundef %and4) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call36)
  %tobool37.not = icmp eq i32 %call36, 0
  br i1 %tobool37.not, label %if.then35.if.end40_crit_edge, label %if.then35.cleanup_crit_edge

if.then35.cleanup_crit_edge:                      ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then35.if.end40_crit_edge:                     ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end40

if.end40:                                         ; preds = %if.then35.if.end40_crit_edge, %if.end33.if.end40_crit_edge
  %call41 = call i32 @vega20_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41)
  %tobool42.not = icmp eq i32 %call41, 0
  br i1 %tobool42.not, label %if.end40.for.body_crit_edge, label %if.end40.cleanup_crit_edge

if.end40.cleanup_crit_edge:                       ; preds = %if.end40
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end40.for.body_crit_edge:                      ; preds = %if.end40
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end40.for.body_crit_edge
  %i.087 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end40.for.body_crit_edge ]
  %5 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %5)
  %6 = load i64, ptr %features_enabled, align 8
  %smu_feature_bitmap = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.087, i32 4
  %7 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load8_noabort(i32 %7)
  %8 = load i64, ptr %smu_feature_bitmap, align 8
  %and46 = and i64 %8, %6
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and46)
  %tobool47 = icmp ne i64 %and46, 0
  %frombool49 = zext i1 %tobool47 to i8
  %enabled53 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.087, i32 1
  %9 = ptrtoint ptr %enabled53 to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %frombool49, ptr %enabled53, align 1
  %inc = add nuw nsw i32 %i.087, 1
  %exitcond.not = icmp eq i32 %inc, 34
  br i1 %exitcond.not, label %for.body.cleanup_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %if.end40.cleanup_crit_edge, %if.then35.cleanup_crit_edge, %if.then28.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end.cleanup_crit_edge ], [ %call29, %if.then28.cleanup_crit_edge ], [ %call36, %if.then35.cleanup_crit_edge ], [ %call41, %if.end40.cleanup_crit_edge ], [ 0, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %features_enabled) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_mp1_state(ptr noundef %hwmgr, i32 noundef %mp1_state) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %switch.tableidx = add i32 %mp1_state, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %switch.tableidx)
  %0 = icmp ult i32 %switch.tableidx, 3
  br i1 %0, label %switch.lookup, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

switch.lookup:                                    ; preds = %entry
  %switch.gep = getelementptr inbounds [3 x i16], ptr @switch.table.vega20_set_mp1_state, i32 0, i32 %switch.tableidx
  %1 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load2_noabort(i32 %1)
  %switch.load = load i16, ptr %switch.gep, align 2
  %call = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext %switch.load, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %switch.lookup.cleanup_crit_edge, label %if.then

switch.lookup.cleanup_crit_edge:                  ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then:                                          ; preds = %switch.lookup
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_set_mp1_state._rs, ptr noundef nonnull @__func__.vega20_set_mp1_state) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call7 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.549) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then.cleanup_crit_edge, %switch.lookup.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ 0, %switch.lookup.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_smu_i2c_bus_access(ptr noundef %hwmgr, i1 noundef zeroext %acquire) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call zeroext i1 @vega20_is_smc_ram_running(ptr noundef %hwmgr) #14
  br i1 %call, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %conv = select i1 %acquire, i16 25, i16 26
  %call1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext %conv, i32 noundef 0, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.end.cleanup_crit_edge, label %if.then3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then3:                                         ; preds = %if.end
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_smu_i2c_bus_access._rs, ptr noundef nonnull @__func__.vega20_smu_i2c_bus_access) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.then3.cleanup_crit_edge, label %do.end

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #16
  %call8 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.550) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then3.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %call1, %do.end ], [ %call1, %if.then3.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_df_cstate(ptr noundef %hwmgr, i32 noundef %state) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %smu_version = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 3
  %0 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2634240, i32 %1)
  %cmp = icmp ult i32 %1, 2634240
  br i1 %cmp, label %entry.cleanup.sink.split_crit_edge, label %if.end

entry.cleanup.sink.split_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.end:                                           ; preds = %entry
  %call1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 99, i32 noundef %state, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end.cleanup.sink.split_crit_edge

if.end.cleanup.sink.split_crit_edge:              ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.end.cleanup.sink.split_crit_edge, %entry.cleanup.sink.split_crit_edge
  %.str.554.sink = phi ptr [ @.str.551, %entry.cleanup.sink.split_crit_edge ], [ @.str.554, %if.end.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ -22, %entry.cleanup.sink.split_crit_edge ], [ %call1, %if.end.cleanup.sink.split_crit_edge ]
  %call7 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull %.str.554.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.end.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_set_xgmi_pstate(ptr noundef %hwmgr, i32 noundef %pstate) #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %pstate)
  %tobool.not = icmp ne i32 %pstate, 0
  %cond = zext i1 %tobool.not to i32
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 86, i32 noundef %cond, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %entry.if.end_crit_edge, label %do.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call2 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.556) #18
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega20_get_gpu_metrics(ptr noundef %hwmgr, ptr nocapture noundef writeonly %table) #1 align 64 {
entry:
  %fan_speed_rpm = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %fan_speed_rpm) #14
  %2 = ptrtoint ptr %fan_speed_rpm to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %fan_speed_rpm, align 4, !annotation !1042
  %metrics_table4.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61
  %call5.i = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %metrics_table4.i, i16 noundef zeroext 6, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %if.end, label %vega20_get_metrics_table.exit

vega20_get_metrics_table.exit:                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.416) #18
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %3 = load volatile i32, ptr @jiffies, align 128
  %metrics_time9.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 60
  %4 = ptrtoint ptr %metrics_time9.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %metrics_time9.i, align 8
  %5 = ptrtoint ptr %metrics_table4.i to i32
  call void @__asan_load2_noabort(i32 %5)
  %metrics.sroa.0.0.copyload = load i16, ptr %metrics_table4.i, align 4
  %metrics.sroa.5.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 0, i32 1
  %6 = ptrtoint ptr %metrics.sroa.5.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %6)
  %metrics.sroa.5.0.copyload = load i16, ptr %metrics.sroa.5.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.6.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 0, i32 2
  %7 = ptrtoint ptr %metrics.sroa.6.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %7)
  %metrics.sroa.6.0.copyload = load i16, ptr %metrics.sroa.6.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.750.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 0, i32 4
  %8 = ptrtoint ptr %metrics.sroa.750.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %8)
  %metrics.sroa.750.0.copyload = load i16, ptr %metrics.sroa.750.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.8.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 0, i32 5
  %9 = ptrtoint ptr %metrics.sroa.8.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %9)
  %metrics.sroa.8.0.copyload = load i16, ptr %metrics.sroa.8.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.951.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 1
  %10 = ptrtoint ptr %metrics.sroa.951.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %10)
  %metrics.sroa.951.0.copyload = load i16, ptr %metrics.sroa.951.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.10.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 2
  %11 = ptrtoint ptr %metrics.sroa.10.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %11)
  %metrics.sroa.10.0.copyload = load i16, ptr %metrics.sroa.10.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.11.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 3
  %12 = ptrtoint ptr %metrics.sroa.11.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %12)
  %metrics.sroa.11.0.copyload = load i16, ptr %metrics.sroa.11.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.12.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 4
  %13 = ptrtoint ptr %metrics.sroa.12.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %13)
  %metrics.sroa.12.0.copyload = load i16, ptr %metrics.sroa.12.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.13.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 5
  %14 = ptrtoint ptr %metrics.sroa.13.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %14)
  %metrics.sroa.13.0.copyload = load i16, ptr %metrics.sroa.13.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.1452.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 11
  %15 = ptrtoint ptr %metrics.sroa.1452.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %15)
  %metrics.sroa.1452.0.copyload = load i16, ptr %metrics.sroa.1452.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.15.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 12
  %16 = ptrtoint ptr %metrics.sroa.15.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %16)
  %metrics.sroa.15.0.copyload = load i16, ptr %metrics.sroa.15.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.16.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 13
  %17 = ptrtoint ptr %metrics.sroa.16.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %17)
  %metrics.sroa.16.0.copyload = load i16, ptr %metrics.sroa.16.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.17.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 14
  %18 = ptrtoint ptr %metrics.sroa.17.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %18)
  %metrics.sroa.17.0.copyload = load i16, ptr %metrics.sroa.17.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.18.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 15
  %19 = ptrtoint ptr %metrics.sroa.18.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %19)
  %metrics.sroa.18.0.copyload = load i16, ptr %metrics.sroa.18.0.metrics_table13.i.sroa_idx, align 2
  %metrics.sroa.19.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 16
  %20 = ptrtoint ptr %metrics.sroa.19.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %20)
  %metrics.sroa.19.0.copyload = load i16, ptr %metrics.sroa.19.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.2053.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 20
  %21 = ptrtoint ptr %metrics.sroa.2053.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %21)
  %metrics.sroa.2053.0.copyload = load i32, ptr %metrics.sroa.2053.0.metrics_table13.i.sroa_idx, align 4
  %metrics.sroa.2154.0.metrics_table13.i.sroa_idx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 61, i32 22
  %22 = ptrtoint ptr %metrics.sroa.2154.0.metrics_table13.i.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %22)
  %metrics.sroa.2154.0.copyload = load i16, ptr %metrics.sroa.2154.0.metrics_table13.i.sroa_idx, align 2
  %gpu_metrics_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62
  %23 = call ptr @memset(ptr %gpu_metrics_table, i32 255, i32 80)
  %24 = ptrtoint ptr %gpu_metrics_table to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 80, ptr %gpu_metrics_table, align 8
  %format_revision.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 0, i32 1
  %25 = ptrtoint ptr %format_revision.i to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 1, ptr %format_revision.i, align 2
  %content_revision.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 0, i32 2
  %26 = ptrtoint ptr %content_revision.i to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 0, ptr %content_revision.i, align 1
  %call.i.i.i = tail call i64 @ktime_get_with_offset(i32 noundef 1) #14
  %system_clock_counter.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 1
  %27 = ptrtoint ptr %system_clock_counter.i to i32
  call void @__asan_store8_noabort(i32 %27)
  store i64 %call.i.i.i, ptr %system_clock_counter.i, align 8
  %temperature_edge = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 2
  %28 = ptrtoint ptr %temperature_edge to i32
  call void @__asan_store2_noabort(i32 %28)
  store i16 %metrics.sroa.1452.0.copyload, ptr %temperature_edge, align 8
  %temperature_hotspot = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 3
  %29 = ptrtoint ptr %temperature_hotspot to i32
  call void @__asan_store2_noabort(i32 %29)
  store i16 %metrics.sroa.15.0.copyload, ptr %temperature_hotspot, align 2
  %temperature_mem = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 4
  %30 = ptrtoint ptr %temperature_mem to i32
  call void @__asan_store2_noabort(i32 %30)
  store i16 %metrics.sroa.16.0.copyload, ptr %temperature_mem, align 4
  %temperature_vrgfx = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 5
  %31 = ptrtoint ptr %temperature_vrgfx to i32
  call void @__asan_store2_noabort(i32 %31)
  store i16 %metrics.sroa.17.0.copyload, ptr %temperature_vrgfx, align 2
  %temperature_vrsoc = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 6
  %32 = ptrtoint ptr %temperature_vrsoc to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 %metrics.sroa.18.0.copyload, ptr %temperature_vrsoc, align 8
  %temperature_vrmem = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 7
  %33 = ptrtoint ptr %temperature_vrmem to i32
  call void @__asan_store2_noabort(i32 %33)
  store i16 %metrics.sroa.19.0.copyload, ptr %temperature_vrmem, align 2
  %average_gfx_activity = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 8
  %34 = ptrtoint ptr %average_gfx_activity to i32
  call void @__asan_store2_noabort(i32 %34)
  store i16 %metrics.sroa.12.0.copyload, ptr %average_gfx_activity, align 4
  %average_umc_activity = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 9
  %35 = ptrtoint ptr %average_umc_activity to i32
  call void @__asan_store2_noabort(i32 %35)
  store i16 %metrics.sroa.13.0.copyload, ptr %average_umc_activity, align 2
  %average_socket_power = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 11
  %36 = ptrtoint ptr %average_socket_power to i32
  call void @__asan_store2_noabort(i32 %36)
  store i16 %metrics.sroa.2154.0.copyload, ptr %average_socket_power, align 2
  %average_gfxclk_frequency = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 13
  %37 = ptrtoint ptr %average_gfxclk_frequency to i32
  call void @__asan_store2_noabort(i32 %37)
  store i16 %metrics.sroa.951.0.copyload, ptr %average_gfxclk_frequency, align 8
  %average_socclk_frequency = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 14
  %38 = ptrtoint ptr %average_socclk_frequency to i32
  call void @__asan_store2_noabort(i32 %38)
  store i16 %metrics.sroa.10.0.copyload, ptr %average_socclk_frequency, align 2
  %average_uclk_frequency = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 15
  %39 = ptrtoint ptr %average_uclk_frequency to i32
  call void @__asan_store2_noabort(i32 %39)
  store i16 %metrics.sroa.11.0.copyload, ptr %average_uclk_frequency, align 4
  %current_gfxclk = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 20
  %40 = ptrtoint ptr %current_gfxclk to i32
  call void @__asan_store2_noabort(i32 %40)
  store i16 %metrics.sroa.0.0.copyload, ptr %current_gfxclk, align 2
  %current_socclk = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 21
  %41 = ptrtoint ptr %current_socclk to i32
  call void @__asan_store2_noabort(i32 %41)
  store i16 %metrics.sroa.750.0.copyload, ptr %current_socclk, align 8
  %current_uclk = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 22
  %42 = ptrtoint ptr %current_uclk to i32
  call void @__asan_store2_noabort(i32 %42)
  store i16 %metrics.sroa.8.0.copyload, ptr %current_uclk, align 2
  %current_vclk0 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 23
  %43 = ptrtoint ptr %current_vclk0 to i32
  call void @__asan_store2_noabort(i32 %43)
  store i16 %metrics.sroa.5.0.copyload, ptr %current_vclk0, align 4
  %current_dclk0 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 24
  %44 = ptrtoint ptr %current_dclk0 to i32
  call void @__asan_store2_noabort(i32 %44)
  store i16 %metrics.sroa.6.0.copyload, ptr %current_dclk0, align 2
  %throttle_status = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 27
  %45 = ptrtoint ptr %throttle_status to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %metrics.sroa.2053.0.copyload, ptr %throttle_status, align 4
  %call9 = call i32 @vega20_fan_ctrl_get_fan_speed_rpm(ptr noundef %hwmgr, ptr noundef nonnull %fan_speed_rpm) #14
  %46 = ptrtoint ptr %fan_speed_rpm to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %fan_speed_rpm, align 4
  %conv = trunc i32 %47 to i16
  %current_fan_speed = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 28
  %48 = ptrtoint ptr %current_fan_speed to i32
  call void @__asan_store2_noabort(i32 %48)
  store i16 %conv, ptr %current_fan_speed, align 8
  %49 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %50, i32 0, i32 39
  %51 = ptrtoint ptr %pcie_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %pcie_rreg.i.i, align 8
  %call.i.i = call i32 %52(ptr noundef %50, i32 noundef 286524040) #14
  %and.i.i = lshr i32 %call.i.i, 4
  %shr.i.i = and i32 %and.i.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %shr.i.i)
  %cmp.i = icmp eq i32 %shr.i.i, 7
  %spec.store.select.i = select i1 %cmp.i, i32 0, i32 %shr.i.i
  %arrayidx.i = getelementptr [7 x i32], ptr @link_width, i32 0, i32 %spec.store.select.i
  %53 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx.i, align 4
  %conv11 = trunc i32 %54 to i8
  %pcie_link_width = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 29
  %55 = ptrtoint ptr %pcie_link_width to i32
  call void @__asan_store1_noabort(i32 %55)
  store i8 %conv11, ptr %pcie_link_width, align 2
  %56 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i.i45 = getelementptr inbounds %struct.amdgpu_device, ptr %57, i32 0, i32 39
  %58 = ptrtoint ptr %pcie_rreg.i.i45 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %pcie_rreg.i.i45, align 8
  %call.i.i46 = call i32 %59(ptr noundef %57, i32 noundef 286524048) #14
  %and.i.i47 = lshr i32 %call.i.i46, 14
  %shr.i.i48 = and i32 %and.i.i47, 3
  %arrayidx.i49 = getelementptr [4 x i32], ptr @link_speed, i32 0, i32 %shr.i.i48
  %60 = ptrtoint ptr %arrayidx.i49 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx.i49, align 4
  %conv13 = trunc i32 %61 to i8
  %pcie_link_speed = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 62, i32 30
  %62 = ptrtoint ptr %pcie_link_speed to i32
  call void @__asan_store1_noabort(i32 %62)
  store i8 %conv13, ptr %pcie_link_speed, align 1
  %63 = ptrtoint ptr %table to i32
  call void @__asan_store4_noabort(i32 %63)
  store ptr %gpu_metrics_table, ptr %table, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %vega20_get_metrics_table.exit
  %retval.0 = phi i32 [ 80, %if.end ], [ %call5.i, %vega20_get_metrics_table.exit ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %fan_speed_rpm) #14
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #8

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #8

; Function Attrs: null_pointer_is_valid allocsize(0)
declare dso_local noalias ptr @kmalloc_order_trace(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #9

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #10

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc(ptr noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @___ratelimit(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #11

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_baco_apply_vdci_flush_workaround(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_read(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_find_highest_dpm_level(ptr noundef %table) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp.not = icmp eq ptr %table, null
  br i1 %cmp.not, label %if.then, label %do.body7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_find_highest_dpm_level._rs, ptr noundef nonnull @__func__.vega20_find_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call3 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.12) #18
  br label %cleanup

do.body7:                                         ; preds = %entry
  %0 = ptrtoint ptr %table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp8.not = icmp eq i32 %1, 0
  br i1 %cmp8.not, label %if.then9, label %do.body22

if.then9:                                         ; preds = %do.body7
  %call10 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_find_highest_dpm_level._rs.13, ptr noundef nonnull @__func__.vega20_find_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.then9.cleanup_crit_edge, label %do.end15

if.then9.cleanup_crit_edge:                       ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end15:                                         ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.16) #18
  br label %cleanup

do.body22:                                        ; preds = %do.body7
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %1)
  %cmp24 = icmp ult i32 %1, 17
  br i1 %cmp24, label %do.body22.for.cond_crit_edge, label %if.then25

do.body22.for.cond_crit_edge:                     ; preds = %do.body22
  br label %for.cond

if.then25:                                        ; preds = %do.body22
  %call26 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_find_highest_dpm_level._rs.17, ptr noundef nonnull @__func__.vega20_find_highest_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26)
  %tobool27.not = icmp eq i32 %call26, 0
  br i1 %tobool27.not, label %if.then25.cleanup_crit_edge, label %do.end31

if.then25.cleanup_crit_edge:                      ; preds = %if.then25
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end31:                                         ; preds = %if.then25
  call void @__sanitizer_cov_trace_pc() #16
  %call33 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.20) #18
  br label %cleanup

for.cond:                                         ; preds = %for.body.for.cond_crit_edge, %do.body22.for.cond_crit_edge
  %i.0.in = phi i32 [ %i.0, %for.body.for.cond_crit_edge ], [ %1, %do.body22.for.cond_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.in)
  %cmp39 = icmp sgt i32 %i.0.in, 0
  br i1 %cmp39, label %for.body, label %if.then44

for.body:                                         ; preds = %for.cond
  %i.0 = add nsw i32 %i.0.in, -1
  %arrayidx = getelementptr %struct.vega20_single_dpm_table, ptr %table, i32 0, i32 2, i32 %i.0
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %arrayidx, align 4, !range !1043
  %tobool40.not = icmp eq i8 %3, 0
  br i1 %tobool40.not, label %for.body.for.cond_crit_edge, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body.for.cond_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond

if.then44:                                        ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #16
  %dpm_levels45 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %table, i32 0, i32 2
  %4 = ptrtoint ptr %dpm_levels45 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 1, ptr %dpm_levels45, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then44, %for.body.cleanup_crit_edge, %do.end31, %if.then25.cleanup_crit_edge, %do.end15, %if.then9.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end ], [ 0, %if.then.cleanup_crit_edge ], [ 0, %do.end15 ], [ 0, %if.then9.cleanup_crit_edge ], [ 15, %do.end31 ], [ 15, %if.then25.cleanup_crit_edge ], [ 0, %if.then44 ], [ %i.0, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_upload_dpm_min_level(ptr noundef %hwmgr, i32 noundef %feature_mask) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 1, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  %and = and i32 %feature_mask, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool1.not = icmp eq i32 %and, 0
  %or.cond = or i1 %tobool1.not, %tobool.not
  br i1 %or.cond, label %entry.if.end13_crit_edge, label %if.then

entry.if.end13_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13

if.then:                                          ; preds = %entry
  %dpm_state = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %4 = ptrtoint ptr %dpm_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %dpm_state, align 4
  %and2 = and i32 %5, 65535
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %and2, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool3.not = icmp eq i32 %call, 0
  br i1 %tobool3.not, label %if.then.if.end13_crit_edge, label %if.then4

if.then.if.end13_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13

if.then4:                                         ; preds = %if.then
  %call5 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.then4.cleanup_crit_edge, label %if.then4.cleanup.sink.split_crit_edge

if.then4.cleanup.sink.split_crit_edge:            ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end13:                                         ; preds = %if.then.if.end13_crit_edge, %entry.if.end13_crit_edge
  %enabled16 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %6 = ptrtoint ptr %enabled16 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled16, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool17.not = icmp eq i8 %7, 0
  %and19 = and i32 %feature_mask, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and19)
  %tobool20.not = icmp eq i32 %and19, 0
  %or.cond259 = or i1 %tobool20.not, %tobool17.not
  br i1 %or.cond259, label %if.end13.if.end43_crit_edge, label %if.then21

if.end13.if.end43_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end43

if.then21:                                        ; preds = %if.end13
  %dpm_state23 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %8 = ptrtoint ptr %dpm_state23 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %dpm_state23, align 4
  %and26 = and i32 %9, 65535
  %or27 = or i32 %and26, 327680
  %call28 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or27, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.then21.if.end43_crit_edge, label %if.then30

if.then21.if.end43_crit_edge:                     ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end43

if.then30:                                        ; preds = %if.then21
  %call31 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.22, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %if.then30.cleanup_crit_edge, label %if.then30.cleanup.sink.split_crit_edge

if.then30.cleanup.sink.split_crit_edge:           ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then30.cleanup_crit_edge:                      ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end43:                                         ; preds = %if.then21.if.end43_crit_edge, %if.end13.if.end43_crit_edge
  %enabled46 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 1
  %10 = ptrtoint ptr %enabled46 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled46, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool47.not = icmp eq i8 %11, 0
  %and49 = and i32 %feature_mask, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and49)
  %tobool50.not = icmp eq i32 %and49, 0
  %or.cond260 = or i1 %tobool50.not, %tobool47.not
  br i1 %or.cond260, label %if.end43.if.end94_crit_edge, label %if.then51

if.end43.if.end94_crit_edge:                      ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end94

if.then51:                                        ; preds = %if.end43
  %dpm_state53 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1
  %12 = ptrtoint ptr %dpm_state53 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %dpm_state53, align 4
  %and56 = and i32 %13, 65535
  %or57 = or i32 %and56, 65536
  %call58 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or57, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %do.end72, label %if.then60

if.then60:                                        ; preds = %if.then51
  %call61 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.26, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call61)
  %tobool62.not = icmp eq i32 %call61, 0
  br i1 %tobool62.not, label %if.then60.cleanup_crit_edge, label %if.then60.cleanup.sink.split_crit_edge

if.then60.cleanup.sink.split_crit_edge:           ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then60.cleanup_crit_edge:                      ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end72:                                         ; preds = %if.then51
  %dpm_state74 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1
  %14 = ptrtoint ptr %dpm_state74 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %dpm_state74, align 4
  %and77 = and i32 %15, 65535
  %or78 = or i32 %and77, 131072
  %call79 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or78, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call79)
  %tobool80.not = icmp eq i32 %call79, 0
  br i1 %tobool80.not, label %do.end72.if.end94_crit_edge, label %if.then81

do.end72.if.end94_crit_edge:                      ; preds = %do.end72
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end94

if.then81:                                        ; preds = %do.end72
  %call82 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.30, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82)
  %tobool83.not = icmp eq i32 %call82, 0
  br i1 %tobool83.not, label %if.then81.cleanup_crit_edge, label %if.then81.cleanup.sink.split_crit_edge

if.then81.cleanup.sink.split_crit_edge:           ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then81.cleanup_crit_edge:                      ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end94:                                         ; preds = %do.end72.if.end94_crit_edge, %if.end43.if.end94_crit_edge
  %enabled97 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 5, i32 1
  %16 = ptrtoint ptr %enabled97 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %enabled97, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool98.not = icmp eq i8 %17, 0
  %and100 = and i32 %feature_mask, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and100)
  %tobool101.not = icmp eq i32 %and100, 0
  %or.cond261 = or i1 %tobool101.not, %tobool98.not
  br i1 %or.cond261, label %if.end94.if.end124_crit_edge, label %if.then102

if.end94.if.end124_crit_edge:                     ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end124

if.then102:                                       ; preds = %if.end94
  %dpm_state104 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1
  %18 = ptrtoint ptr %dpm_state104 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %dpm_state104, align 4
  %and107 = and i32 %19, 65535
  %or108 = or i32 %and107, 196608
  %call109 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or108, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call109)
  %tobool110.not = icmp eq i32 %call109, 0
  br i1 %tobool110.not, label %if.then102.if.end124_crit_edge, label %if.then111

if.then102.if.end124_crit_edge:                   ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end124

if.then111:                                       ; preds = %if.then102
  %call112 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.34, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call112)
  %tobool113.not = icmp eq i32 %call112, 0
  br i1 %tobool113.not, label %if.then111.cleanup_crit_edge, label %if.then111.cleanup.sink.split_crit_edge

if.then111.cleanup.sink.split_crit_edge:          ; preds = %if.then111
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then111.cleanup_crit_edge:                     ; preds = %if.then111
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end124:                                        ; preds = %if.then102.if.end124_crit_edge, %if.end94.if.end124_crit_edge
  %enabled127 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3, i32 1
  %20 = ptrtoint ptr %enabled127 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %enabled127, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool128.not = icmp eq i8 %21, 0
  %and130 = and i32 %feature_mask, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and130)
  %tobool131.not = icmp eq i32 %and130, 0
  %or.cond262 = or i1 %tobool131.not, %tobool128.not
  br i1 %or.cond262, label %if.end124.if.end154_crit_edge, label %if.then132

if.end124.if.end154_crit_edge:                    ; preds = %if.end124
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end154

if.then132:                                       ; preds = %if.end124
  %dpm_state134 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1
  %22 = ptrtoint ptr %dpm_state134 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %dpm_state134, align 4
  %and137 = and i32 %23, 65535
  %or138 = or i32 %and137, 262144
  %call139 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or138, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call139)
  %tobool140.not = icmp eq i32 %call139, 0
  br i1 %tobool140.not, label %if.then132.if.end154_crit_edge, label %if.then141

if.then132.if.end154_crit_edge:                   ; preds = %if.then132
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end154

if.then141:                                       ; preds = %if.then132
  %call142 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.38, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call142)
  %tobool143.not = icmp eq i32 %call142, 0
  br i1 %tobool143.not, label %if.then141.cleanup_crit_edge, label %if.then141.cleanup.sink.split_crit_edge

if.then141.cleanup.sink.split_crit_edge:          ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then141.cleanup_crit_edge:                     ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end154:                                        ; preds = %if.then132.if.end154_crit_edge, %if.end124.if.end154_crit_edge
  %enabled157 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 28, i32 1
  %24 = ptrtoint ptr %enabled157 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %enabled157, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool158.not = icmp eq i8 %25, 0
  %and160 = and i32 %feature_mask, 268435456
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and160)
  %tobool161.not = icmp eq i32 %and160, 0
  %or.cond263 = or i1 %tobool161.not, %tobool158.not
  br i1 %or.cond263, label %if.end154.if.end184_crit_edge, label %if.then162

if.end154.if.end184_crit_edge:                    ; preds = %if.end154
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end184

if.then162:                                       ; preds = %if.end154
  %dpm_state164 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1
  %26 = ptrtoint ptr %dpm_state164 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %dpm_state164, align 4
  %and167 = and i32 %27, 65535
  %or168 = or i32 %and167, 655360
  %call169 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 38, i32 noundef %or168, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call169)
  %tobool170.not = icmp eq i32 %call169, 0
  br i1 %tobool170.not, label %if.then162.if.end184_crit_edge, label %if.then171

if.then162.if.end184_crit_edge:                   ; preds = %if.then162
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end184

if.then171:                                       ; preds = %if.then162
  %call172 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.42, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call172)
  %tobool173.not = icmp eq i32 %call172, 0
  br i1 %tobool173.not, label %if.then171.cleanup_crit_edge, label %if.then171.cleanup.sink.split_crit_edge

if.then171.cleanup.sink.split_crit_edge:          ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then171.cleanup_crit_edge:                     ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end184:                                        ; preds = %if.then162.if.end184_crit_edge, %if.end154.if.end184_crit_edge
  %enabled187 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %28 = ptrtoint ptr %enabled187 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %enabled187, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool188.not = icmp eq i8 %29, 0
  %and190 = and i32 %feature_mask, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and190)
  %tobool191.not = icmp eq i32 %and190, 0
  %or.cond264 = or i1 %tobool191.not, %tobool188.not
  br i1 %or.cond264, label %if.end184.cleanup_crit_edge, label %if.then192

if.end184.cleanup_crit_edge:                      ; preds = %if.end184
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then192:                                       ; preds = %if.end184
  %hard_min_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1, i32 2
  %30 = ptrtoint ptr %hard_min_level to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %hard_min_level, align 4
  %and196 = and i32 %31, 65535
  %or197 = or i32 %and196, 393216
  %call198 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 40, i32 noundef %or197, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call198)
  %tobool199.not = icmp eq i32 %call198, 0
  br i1 %tobool199.not, label %if.then192.cleanup_crit_edge, label %if.then200

if.then192.cleanup_crit_edge:                     ; preds = %if.then192
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then200:                                       ; preds = %if.then192
  %call201 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_min_level._rs.46, ptr noundef nonnull @__func__.vega20_upload_dpm_min_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call201)
  %tobool202.not = icmp eq i32 %call201, 0
  br i1 %tobool202.not, label %if.then200.cleanup_crit_edge, label %if.then200.cleanup.sink.split_crit_edge

if.then200.cleanup.sink.split_crit_edge:          ; preds = %if.then200
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then200.cleanup_crit_edge:                     ; preds = %if.then200
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then200.cleanup.sink.split_crit_edge, %if.then171.cleanup.sink.split_crit_edge, %if.then141.cleanup.sink.split_crit_edge, %if.then111.cleanup.sink.split_crit_edge, %if.then81.cleanup.sink.split_crit_edge, %if.then60.cleanup.sink.split_crit_edge, %if.then30.cleanup.sink.split_crit_edge, %if.then4.cleanup.sink.split_crit_edge
  %.str.49.sink = phi ptr [ @.str.21, %if.then4.cleanup.sink.split_crit_edge ], [ @.str.25, %if.then30.cleanup.sink.split_crit_edge ], [ @.str.29, %if.then60.cleanup.sink.split_crit_edge ], [ @.str.33, %if.then81.cleanup.sink.split_crit_edge ], [ @.str.37, %if.then111.cleanup.sink.split_crit_edge ], [ @.str.41, %if.then141.cleanup.sink.split_crit_edge ], [ @.str.45, %if.then171.cleanup.sink.split_crit_edge ], [ @.str.49, %if.then200.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call, %if.then4.cleanup.sink.split_crit_edge ], [ %call28, %if.then30.cleanup.sink.split_crit_edge ], [ %call58, %if.then60.cleanup.sink.split_crit_edge ], [ %call79, %if.then81.cleanup.sink.split_crit_edge ], [ %call109, %if.then111.cleanup.sink.split_crit_edge ], [ %call139, %if.then141.cleanup.sink.split_crit_edge ], [ %call169, %if.then171.cleanup.sink.split_crit_edge ], [ %call198, %if.then200.cleanup.sink.split_crit_edge ]
  %call208 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.49.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then200.cleanup_crit_edge, %if.then192.cleanup_crit_edge, %if.end184.cleanup_crit_edge, %if.then171.cleanup_crit_edge, %if.then141.cleanup_crit_edge, %if.then111.cleanup_crit_edge, %if.then81.cleanup_crit_edge, %if.then60.cleanup_crit_edge, %if.then30.cleanup_crit_edge, %if.then4.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.then4.cleanup_crit_edge ], [ %call28, %if.then30.cleanup_crit_edge ], [ %call58, %if.then60.cleanup_crit_edge ], [ %call79, %if.then81.cleanup_crit_edge ], [ %call109, %if.then111.cleanup_crit_edge ], [ %call139, %if.then141.cleanup_crit_edge ], [ %call169, %if.then171.cleanup_crit_edge ], [ %call198, %if.then200.cleanup_crit_edge ], [ 0, %if.then192.cleanup_crit_edge ], [ 0, %if.end184.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_upload_dpm_max_level(ptr noundef %hwmgr, i32 noundef %feature_mask) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 1, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  %and = and i32 %feature_mask, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool1.not = icmp eq i32 %and, 0
  %or.cond = or i1 %tobool1.not, %tobool.not
  br i1 %or.cond, label %entry.if.end13_crit_edge, label %if.then

entry.if.end13_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13

if.then:                                          ; preds = %entry
  %soft_max_level = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 1
  %4 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %soft_max_level, align 4
  %and2 = and i32 %5, 65535
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %and2, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool3.not = icmp eq i32 %call, 0
  br i1 %tobool3.not, label %if.then.if.end13_crit_edge, label %if.then4

if.then.if.end13_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13

if.then4:                                         ; preds = %if.then
  %call5 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.then4.cleanup_crit_edge, label %if.then4.cleanup.sink.split_crit_edge

if.then4.cleanup.sink.split_crit_edge:            ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end13:                                         ; preds = %if.then.if.end13_crit_edge, %entry.if.end13_crit_edge
  %enabled16 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %6 = ptrtoint ptr %enabled16 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled16, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool17.not = icmp eq i8 %7, 0
  %and19 = and i32 %feature_mask, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and19)
  %tobool20.not = icmp eq i32 %and19, 0
  %or.cond224 = or i1 %tobool20.not, %tobool17.not
  br i1 %or.cond224, label %if.end13.if.end43_crit_edge, label %if.then21

if.end13.if.end43_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end43

if.then21:                                        ; preds = %if.end13
  %soft_max_level24 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 1
  %8 = ptrtoint ptr %soft_max_level24 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %soft_max_level24, align 4
  %and26 = and i32 %9, 65535
  %or27 = or i32 %and26, 327680
  %call28 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or27, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.then21.if.end43_crit_edge, label %if.then30

if.then21.if.end43_crit_edge:                     ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end43

if.then30:                                        ; preds = %if.then21
  %call31 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.51, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %if.then30.cleanup_crit_edge, label %if.then30.cleanup.sink.split_crit_edge

if.then30.cleanup.sink.split_crit_edge:           ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then30.cleanup_crit_edge:                      ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end43:                                         ; preds = %if.then21.if.end43_crit_edge, %if.end13.if.end43_crit_edge
  %enabled46 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 1
  %10 = ptrtoint ptr %enabled46 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled46, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool47.not = icmp eq i8 %11, 0
  %and49 = and i32 %feature_mask, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and49)
  %tobool50.not = icmp eq i32 %and49, 0
  %or.cond225 = or i1 %tobool50.not, %tobool47.not
  br i1 %or.cond225, label %if.end43.if.end94_crit_edge, label %if.then51

if.end43.if.end94_crit_edge:                      ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end94

if.then51:                                        ; preds = %if.end43
  %soft_max_level54 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 1
  %12 = ptrtoint ptr %soft_max_level54 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %soft_max_level54, align 4
  %and56 = and i32 %13, 65535
  %or57 = or i32 %and56, 65536
  %call58 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or57, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %do.end72, label %if.then60

if.then60:                                        ; preds = %if.then51
  %call61 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.55, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call61)
  %tobool62.not = icmp eq i32 %call61, 0
  br i1 %tobool62.not, label %if.then60.cleanup_crit_edge, label %if.then60.cleanup.sink.split_crit_edge

if.then60.cleanup.sink.split_crit_edge:           ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then60.cleanup_crit_edge:                      ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end72:                                         ; preds = %if.then51
  %soft_max_level75 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 1
  %14 = ptrtoint ptr %soft_max_level75 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %soft_max_level75, align 4
  %and77 = and i32 %15, 65535
  %or78 = or i32 %and77, 131072
  %call79 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or78, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call79)
  %tobool80.not = icmp eq i32 %call79, 0
  br i1 %tobool80.not, label %do.end72.if.end94_crit_edge, label %if.then81

do.end72.if.end94_crit_edge:                      ; preds = %do.end72
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end94

if.then81:                                        ; preds = %do.end72
  %call82 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.59, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82)
  %tobool83.not = icmp eq i32 %call82, 0
  br i1 %tobool83.not, label %if.then81.cleanup_crit_edge, label %if.then81.cleanup.sink.split_crit_edge

if.then81.cleanup.sink.split_crit_edge:           ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then81.cleanup_crit_edge:                      ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end94:                                         ; preds = %do.end72.if.end94_crit_edge, %if.end43.if.end94_crit_edge
  %enabled97 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 5, i32 1
  %16 = ptrtoint ptr %enabled97 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %enabled97, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool98.not = icmp eq i8 %17, 0
  %and100 = and i32 %feature_mask, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and100)
  %tobool101.not = icmp eq i32 %and100, 0
  %or.cond226 = or i1 %tobool101.not, %tobool98.not
  br i1 %or.cond226, label %if.end94.if.end124_crit_edge, label %if.then102

if.end94.if.end124_crit_edge:                     ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end124

if.then102:                                       ; preds = %if.end94
  %soft_max_level105 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 1
  %18 = ptrtoint ptr %soft_max_level105 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %soft_max_level105, align 4
  %and107 = and i32 %19, 65535
  %or108 = or i32 %and107, 196608
  %call109 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or108, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call109)
  %tobool110.not = icmp eq i32 %call109, 0
  br i1 %tobool110.not, label %if.then102.if.end124_crit_edge, label %if.then111

if.then102.if.end124_crit_edge:                   ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end124

if.then111:                                       ; preds = %if.then102
  %call112 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.63, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call112)
  %tobool113.not = icmp eq i32 %call112, 0
  br i1 %tobool113.not, label %if.then111.cleanup_crit_edge, label %if.then111.cleanup.sink.split_crit_edge

if.then111.cleanup.sink.split_crit_edge:          ; preds = %if.then111
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then111.cleanup_crit_edge:                     ; preds = %if.then111
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end124:                                        ; preds = %if.then102.if.end124_crit_edge, %if.end94.if.end124_crit_edge
  %enabled127 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3, i32 1
  %20 = ptrtoint ptr %enabled127 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %enabled127, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool128.not = icmp eq i8 %21, 0
  %and130 = and i32 %feature_mask, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and130)
  %tobool131.not = icmp eq i32 %and130, 0
  %or.cond227 = or i1 %tobool131.not, %tobool128.not
  br i1 %or.cond227, label %if.end124.if.end154_crit_edge, label %if.then132

if.end124.if.end154_crit_edge:                    ; preds = %if.end124
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end154

if.then132:                                       ; preds = %if.end124
  %soft_max_level135 = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %22 = ptrtoint ptr %soft_max_level135 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %soft_max_level135, align 4
  %and137 = and i32 %23, 65535
  %or138 = or i32 %and137, 262144
  %call139 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or138, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call139)
  %tobool140.not = icmp eq i32 %call139, 0
  br i1 %tobool140.not, label %if.then132.if.end154_crit_edge, label %if.then141

if.then132.if.end154_crit_edge:                   ; preds = %if.then132
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end154

if.then141:                                       ; preds = %if.then132
  %call142 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.67, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call142)
  %tobool143.not = icmp eq i32 %call142, 0
  br i1 %tobool143.not, label %if.then141.cleanup_crit_edge, label %if.then141.cleanup.sink.split_crit_edge

if.then141.cleanup.sink.split_crit_edge:          ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then141.cleanup_crit_edge:                     ; preds = %if.then141
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end154:                                        ; preds = %if.then132.if.end154_crit_edge, %if.end124.if.end154_crit_edge
  %enabled157 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 28, i32 1
  %24 = ptrtoint ptr %enabled157 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %enabled157, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool158.not = icmp eq i8 %25, 0
  %and160 = and i32 %feature_mask, 268435456
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and160)
  %tobool161.not = icmp eq i32 %and160, 0
  %or.cond228 = or i1 %tobool161.not, %tobool158.not
  br i1 %or.cond228, label %if.end154.cleanup_crit_edge, label %if.then162

if.end154.cleanup_crit_edge:                      ; preds = %if.end154
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then162:                                       ; preds = %if.end154
  %soft_max_level165 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 1
  %26 = ptrtoint ptr %soft_max_level165 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %soft_max_level165, align 4
  %and167 = and i32 %27, 65535
  %or168 = or i32 %and167, 655360
  %call169 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 39, i32 noundef %or168, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call169)
  %tobool170.not = icmp eq i32 %call169, 0
  br i1 %tobool170.not, label %if.then162.cleanup_crit_edge, label %if.then171

if.then162.cleanup_crit_edge:                     ; preds = %if.then162
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then171:                                       ; preds = %if.then162
  %call172 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_upload_dpm_max_level._rs.71, ptr noundef nonnull @__func__.vega20_upload_dpm_max_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call172)
  %tobool173.not = icmp eq i32 %call172, 0
  br i1 %tobool173.not, label %if.then171.cleanup_crit_edge, label %if.then171.cleanup.sink.split_crit_edge

if.then171.cleanup.sink.split_crit_edge:          ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then171.cleanup_crit_edge:                     ; preds = %if.then171
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then171.cleanup.sink.split_crit_edge, %if.then141.cleanup.sink.split_crit_edge, %if.then111.cleanup.sink.split_crit_edge, %if.then81.cleanup.sink.split_crit_edge, %if.then60.cleanup.sink.split_crit_edge, %if.then30.cleanup.sink.split_crit_edge, %if.then4.cleanup.sink.split_crit_edge
  %.str.74.sink = phi ptr [ @.str.50, %if.then4.cleanup.sink.split_crit_edge ], [ @.str.54, %if.then30.cleanup.sink.split_crit_edge ], [ @.str.58, %if.then60.cleanup.sink.split_crit_edge ], [ @.str.62, %if.then81.cleanup.sink.split_crit_edge ], [ @.str.66, %if.then111.cleanup.sink.split_crit_edge ], [ @.str.70, %if.then141.cleanup.sink.split_crit_edge ], [ @.str.74, %if.then171.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call, %if.then4.cleanup.sink.split_crit_edge ], [ %call28, %if.then30.cleanup.sink.split_crit_edge ], [ %call58, %if.then60.cleanup.sink.split_crit_edge ], [ %call79, %if.then81.cleanup.sink.split_crit_edge ], [ %call109, %if.then111.cleanup.sink.split_crit_edge ], [ %call139, %if.then141.cleanup.sink.split_crit_edge ], [ %call169, %if.then171.cleanup.sink.split_crit_edge ]
  %call179 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.74.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then171.cleanup_crit_edge, %if.then162.cleanup_crit_edge, %if.end154.cleanup_crit_edge, %if.then141.cleanup_crit_edge, %if.then111.cleanup_crit_edge, %if.then81.cleanup_crit_edge, %if.then60.cleanup_crit_edge, %if.then30.cleanup_crit_edge, %if.then4.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.then4.cleanup_crit_edge ], [ %call28, %if.then30.cleanup_crit_edge ], [ %call58, %if.then60.cleanup_crit_edge ], [ %call79, %if.then81.cleanup_crit_edge ], [ %call109, %if.then111.cleanup_crit_edge ], [ %call139, %if.then141.cleanup_crit_edge ], [ %call169, %if.then171.cleanup_crit_edge ], [ 0, %if.then162.cleanup_crit_edge ], [ 0, %if.end154.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc_with_parameter(ptr noundef, i16 noundef zeroext, i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_enable_all_smu_features(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  %features_enabled = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %features_enabled) #14
  %2 = ptrtoint ptr %features_enabled to i32
  call void @__asan_store8_noabort(i32 %2)
  store i64 -1, ptr %features_enabled, align 8, !annotation !1042
  %call = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 6, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %do.end7, label %if.then

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_all_smu_features._rs, ptr noundef nonnull @__func__.vega20_enable_all_smu_features) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.146) #18
  br label %cleanup

do.end7:                                          ; preds = %entry
  %call8 = call i32 @vega20_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool10.not = icmp eq i32 %call8, 0
  br i1 %tobool10.not, label %do.end7.for.body_crit_edge, label %if.then11

do.end7.for.body_crit_edge:                       ; preds = %do.end7
  br label %for.body

if.then11:                                        ; preds = %do.end7
  %call12 = call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_all_smu_features._rs.147, ptr noundef nonnull @__func__.vega20_enable_all_smu_features) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %if.then11.cleanup_crit_edge, label %do.end17

if.then11.cleanup_crit_edge:                      ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end17:                                         ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #16
  %call19 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.150) #18
  br label %cleanup

for.body:                                         ; preds = %for.body.for.body_crit_edge, %do.end7.for.body_crit_edge
  %i.051 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %do.end7.for.body_crit_edge ]
  %3 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %3)
  %4 = load i64, ptr %features_enabled, align 8
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.051
  %smu_feature_bitmap = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.051, i32 4
  %5 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load8_noabort(i32 %5)
  %6 = load i64, ptr %smu_feature_bitmap, align 8
  %and = and i64 %6, %4
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and)
  %tobool25 = icmp ne i64 %and, 0
  %frombool = zext i1 %tobool25 to i8
  %enabled30 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 %i.051, i32 1
  %7 = ptrtoint ptr %enabled30 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %frombool, ptr %enabled30, align 1
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool, ptr %arrayidx, align 8
  %inc = add nuw nsw i32 %i.051, 1
  %exitcond.not = icmp eq i32 %inc, 34
  br i1 %exitcond.not, label %for.body.cleanup_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %do.end17, %if.then11.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ %call8, %do.end17 ], [ %call8, %if.then11.cleanup_crit_edge ], [ 0, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %features_enabled) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_override_pcie_parameters(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %pcie_gen_mask = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 18
  %4 = ptrtoint ptr %pcie_gen_mask to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pcie_gen_mask, align 8
  %and = and i32 %5, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %entry.if.end22_crit_edge

entry.if.end22_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end22

if.else:                                          ; preds = %entry
  %and5 = and i32 %5, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.else8, label %if.else.if.end22_crit_edge

if.else.if.end22_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end22

if.else8:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  %and11 = lshr i32 %5, 17
  %and11.lobit = and i32 %and11, 1
  br label %if.end22

if.end22:                                         ; preds = %if.else8, %if.else.if.end22_crit_edge, %entry.if.end22_crit_edge
  %pcie_gen.0 = phi i32 [ 3, %entry.if.end22_crit_edge ], [ 2, %if.else.if.end22_crit_edge ], [ %and11.lobit, %if.else8 ]
  %pcie_mlw_mask = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 19
  %6 = ptrtoint ptr %pcie_mlw_mask to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %pcie_mlw_mask, align 4
  %and24 = and i32 %7, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24)
  %tobool25.not = icmp eq i32 %and24, 0
  br i1 %tobool25.not, label %if.else27, label %if.end22.if.end62_crit_edge

if.end22.if.end62_crit_edge:                      ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end62

if.else27:                                        ; preds = %if.end22
  %and30 = and i32 %7, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and30)
  %tobool31.not = icmp eq i32 %and30, 0
  br i1 %tobool31.not, label %if.else33, label %if.else27.if.end62_crit_edge

if.else27.if.end62_crit_edge:                     ; preds = %if.else27
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end62

if.else33:                                        ; preds = %if.else27
  %and36 = and i32 %7, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36)
  %tobool37.not = icmp eq i32 %and36, 0
  br i1 %tobool37.not, label %if.else39, label %if.else33.if.end62_crit_edge

if.else33.if.end62_crit_edge:                     ; preds = %if.else33
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end62

if.else39:                                        ; preds = %if.else33
  %and42 = and i32 %7, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42)
  %tobool43.not = icmp eq i32 %and42, 0
  br i1 %tobool43.not, label %if.else45, label %if.else39.if.end62_crit_edge

if.else39.if.end62_crit_edge:                     ; preds = %if.else39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end62

if.else45:                                        ; preds = %if.else39
  %and48 = and i32 %7, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and48)
  %tobool49.not = icmp eq i32 %and48, 0
  br i1 %tobool49.not, label %if.else51, label %if.else45.if.end62_crit_edge

if.else45.if.end62_crit_edge:                     ; preds = %if.else45
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end62

if.else51:                                        ; preds = %if.else45
  call void @__sanitizer_cov_trace_pc() #16
  %and54 = lshr i32 %7, 16
  %and54.lobit = and i32 %and54, 1
  br label %if.end62

if.end62:                                         ; preds = %if.else51, %if.else45.if.end62_crit_edge, %if.else39.if.end62_crit_edge, %if.else33.if.end62_crit_edge, %if.else27.if.end62_crit_edge, %if.end22.if.end62_crit_edge
  %pcie_width.0 = phi i32 [ 6, %if.end22.if.end62_crit_edge ], [ 5, %if.else27.if.end62_crit_edge ], [ 4, %if.else33.if.end62_crit_edge ], [ 3, %if.else39.if.end62_crit_edge ], [ 2, %if.else45.if.end62_crit_edge ], [ %and54.lobit, %if.else51 ]
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 69, i32 0
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %9 to i32
  %10 = tail call i32 @llvm.umin.i32(i32 %pcie_gen.0, i32 %conv)
  %arrayidx68 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 70, i32 0
  %11 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %arrayidx68, align 1
  %conv69 = zext i8 %12 to i32
  %13 = tail call i32 @llvm.umin.i32(i32 %pcie_width.0, i32 %conv69)
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_gen.0, i32 %conv)
  %cmp82.not = icmp uge i32 %pcie_gen.0, %conv
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_width.0, i32 %conv69)
  %cmp87.not = icmp uge i32 %pcie_width.0, %conv69
  %or.cond = select i1 %cmp82.not, i1 %cmp87.not, i1 false
  br i1 %or.cond, label %if.end62.if.end103_crit_edge, label %if.then89

if.end62.if.end103_crit_edge:                     ; preds = %if.end62
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end103

if.then89:                                        ; preds = %if.end62
  %shl90 = shl nuw nsw i32 %10, 8
  %or91 = or i32 %shl90, %13
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 52, i32 noundef %or91, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool92.not = icmp eq i32 %call, 0
  br i1 %tobool92.not, label %if.then89.if.end103_crit_edge, label %if.then89.if.then93_crit_edge

if.then89.if.then93_crit_edge:                    ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then93

if.then89.if.end103_crit_edge:                    ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end103

if.then93:                                        ; preds = %if.then89.1.if.then93_crit_edge, %if.then89.if.then93_crit_edge
  %call.lcssa = phi i32 [ %call, %if.then89.if.then93_crit_edge ], [ %call.1, %if.then89.1.if.then93_crit_edge ]
  %call94 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_override_pcie_parameters._rs, ptr noundef nonnull @__func__.vega20_override_pcie_parameters) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call94)
  %tobool95.not = icmp eq i32 %call94, 0
  br i1 %tobool95.not, label %if.then93.cleanup_crit_edge, label %do.end

if.then93.cleanup_crit_edge:                      ; preds = %if.then93
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then93
  call void @__sanitizer_cov_trace_pc() #16
  %call98 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.151) #18
  br label %cleanup

if.end103:                                        ; preds = %if.then89.if.end103_crit_edge, %if.end62.if.end103_crit_edge
  %conv104 = trunc i32 %10 to i8
  %14 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %conv104, ptr %arrayidx, align 1
  %conv107 = trunc i32 %13 to i8
  %15 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %conv107, ptr %arrayidx68, align 1
  %arrayidx.1 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 69, i32 1
  %16 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %arrayidx.1, align 1
  %conv.1 = zext i8 %17 to i32
  %18 = tail call i32 @llvm.umin.i32(i32 %pcie_gen.0, i32 %conv.1)
  %arrayidx68.1 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 70, i32 1
  %19 = ptrtoint ptr %arrayidx68.1 to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %arrayidx68.1, align 1
  %conv69.1 = zext i8 %20 to i32
  %21 = tail call i32 @llvm.umin.i32(i32 %pcie_width.0, i32 %conv69.1)
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_gen.0, i32 %conv.1)
  %cmp82.not.1 = icmp uge i32 %pcie_gen.0, %conv.1
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_width.0, i32 %conv69.1)
  %cmp87.not.1 = icmp uge i32 %pcie_width.0, %conv69.1
  %or.cond.1 = select i1 %cmp82.not.1, i1 %cmp87.not.1, i1 false
  br i1 %or.cond.1, label %if.end103.if.end103.1_crit_edge, label %if.then89.1

if.end103.if.end103.1_crit_edge:                  ; preds = %if.end103
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end103.1

if.then89.1:                                      ; preds = %if.end103
  %shl90.1 = shl nuw nsw i32 %18, 8
  %or.1 = or i32 %shl90.1, %21
  %or91.1 = or i32 %or.1, 65536
  %call.1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 52, i32 noundef %or91.1, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.1)
  %tobool92.not.1 = icmp eq i32 %call.1, 0
  br i1 %tobool92.not.1, label %if.then89.1.if.end103.1_crit_edge, label %if.then89.1.if.then93_crit_edge

if.then89.1.if.then93_crit_edge:                  ; preds = %if.then89.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then93

if.then89.1.if.end103.1_crit_edge:                ; preds = %if.then89.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end103.1

if.end103.1:                                      ; preds = %if.then89.1.if.end103.1_crit_edge, %if.end103.if.end103.1_crit_edge
  %conv104.1 = trunc i32 %18 to i8
  %22 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %conv104.1, ptr %arrayidx.1, align 1
  %conv107.1 = trunc i32 %21 to i8
  %23 = ptrtoint ptr %arrayidx68.1 to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %conv107.1, ptr %arrayidx68.1, align 1
  %pcie_dpm_key_disabled = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 2, i32 15
  %24 = ptrtoint ptr %pcie_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %pcie_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool110.not = icmp eq i8 %25, 0
  br i1 %tobool110.not, label %if.end103.1.cleanup_crit_edge, label %for.cond112.preheader

if.end103.1.cleanup_crit_edge:                    ; preds = %if.end103.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.cond112.preheader:                            ; preds = %if.end103.1
  %shl117 = shl nuw nsw i32 %pcie_gen.0, 8
  %conv136 = trunc i32 %pcie_gen.0 to i8
  %conv139 = trunc i32 %pcie_width.0 to i8
  %or119 = or i32 %shl117, %pcie_width.0
  %call120 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 52, i32 noundef %or119, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call120)
  %tobool122.not = icmp eq i32 %call120, 0
  br i1 %tobool122.not, label %do.end135, label %for.cond112.preheader.if.then123_crit_edge

for.cond112.preheader.if.then123_crit_edge:       ; preds = %for.cond112.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then123

if.then123:                                       ; preds = %do.end135.if.then123_crit_edge, %for.cond112.preheader.if.then123_crit_edge
  %call120.lcssa = phi i32 [ %call120, %for.cond112.preheader.if.then123_crit_edge ], [ %call120.1, %do.end135.if.then123_crit_edge ]
  %call124 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_override_pcie_parameters._rs.152, ptr noundef nonnull @__func__.vega20_override_pcie_parameters) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call124)
  %tobool125.not = icmp eq i32 %call124, 0
  br i1 %tobool125.not, label %if.then123.cleanup_crit_edge, label %do.end129

if.then123.cleanup_crit_edge:                     ; preds = %if.then123
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end129:                                        ; preds = %if.then123
  call void @__sanitizer_cov_trace_pc() #16
  %call131 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.151) #18
  br label %cleanup

do.end135:                                        ; preds = %for.cond112.preheader
  %26 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %conv136, ptr %arrayidx, align 1
  %27 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %conv139, ptr %arrayidx68, align 1
  %or118.1 = or i32 %shl117, %pcie_width.0
  %or119.1 = or i32 %or118.1, 65536
  %call120.1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 52, i32 noundef %or119.1, ptr noundef null) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call120.1)
  %tobool122.not.1 = icmp eq i32 %call120.1, 0
  br i1 %tobool122.not.1, label %do.end135.1, label %do.end135.if.then123_crit_edge

do.end135.if.then123_crit_edge:                   ; preds = %do.end135
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then123

do.end135.1:                                      ; preds = %do.end135
  %28 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %conv136, ptr %arrayidx.1, align 1
  %29 = ptrtoint ptr %arrayidx68.1 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %conv139, ptr %arrayidx68.1, align 1
  %smu_feature_bitmap = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 8, i32 4
  %30 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %smu_feature_bitmap, align 8
  %call146 = tail call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i64 noundef %31) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call146)
  %tobool148.not = icmp eq i32 %call146, 0
  br i1 %tobool148.not, label %do.end161, label %if.then149

if.then149:                                       ; preds = %do.end135.1
  %call150 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_override_pcie_parameters._rs.155, ptr noundef nonnull @__func__.vega20_override_pcie_parameters) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call150)
  %tobool151.not = icmp eq i32 %call150, 0
  br i1 %tobool151.not, label %if.then149.cleanup_crit_edge, label %do.end155

if.then149.cleanup_crit_edge:                     ; preds = %if.then149
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end155:                                        ; preds = %if.then149
  call void @__sanitizer_cov_trace_pc() #16
  %call157 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.158) #18
  br label %cleanup

do.end161:                                        ; preds = %do.end135.1
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx145 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 8
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 8, i32 1
  %32 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 0, ptr %enabled, align 1
  %33 = ptrtoint ptr %arrayidx145 to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 0, ptr %arrayidx145, align 8
  br label %cleanup

cleanup:                                          ; preds = %do.end161, %do.end155, %if.then149.cleanup_crit_edge, %do.end129, %if.then123.cleanup_crit_edge, %if.end103.1.cleanup_crit_edge, %do.end, %if.then93.cleanup_crit_edge
  %retval.0 = phi i32 [ %call.lcssa, %do.end ], [ %call.lcssa, %if.then93.cleanup_crit_edge ], [ %call120.lcssa, %do.end129 ], [ %call120.lcssa, %if.then123.cleanup_crit_edge ], [ %call146, %do.end155 ], [ %call146, %if.then149.cleanup_crit_edge ], [ 0, %do.end161 ], [ 0, %if.end103.1.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_setup_default_dpm_tables(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = call ptr @memset(ptr %1, i32 0, i32 2348)
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3, i32 1
  %3 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not = icmp eq i8 %4, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %call = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %1, i32 noundef 4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool3.not = icmp eq i32 %call, 0
  br i1 %tobool3.not, label %if.then.if.end14_crit_edge, label %if.then4

if.then.if.end14_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end14

if.then4:                                         ; preds = %if.then
  %call5 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.then4.cleanup_crit_edge, label %do.end

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #16
  %call9 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.159) #18
  br label %cleanup

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %5 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 1, ptr %1, align 4
  %soc_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 7
  %6 = ptrtoint ptr %soc_clock to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %soc_clock, align 4
  %div = udiv i32 %7, 100
  %value = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 2, i32 0, i32 1
  %8 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %div, ptr %value, align 4
  br label %if.end14

if.end14:                                         ; preds = %if.else, %if.then.if.end14_crit_edge
  %dpm_state = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1
  %9 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %dpm_state, align 4
  %soft_max_level.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %10 = ptrtoint ptr %soft_max_level.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 65535, ptr %soft_max_level.i, align 4
  %hard_min_level.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 2
  %11 = ptrtoint ptr %hard_min_level.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 0, ptr %hard_min_level.i, align 4
  %hard_max_level.i = getelementptr inbounds %struct.vega20_single_dpm_table, ptr %1, i32 0, i32 1, i32 3
  %12 = ptrtoint ptr %hard_max_level.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 65535, ptr %hard_max_level.i, align 4
  %13 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend, align 4
  %gfx_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %14, i32 0, i32 1
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %14, i32 0, i32 56, i32 1, i32 1
  %15 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i = icmp eq i8 %16, 0
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %if.end14
  %call.i = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %gfx_table.i, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %if.then.i.if.end19_crit_edge, label %if.then3.i

if.then.i.if.end19_crit_edge:                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19

if.then3.i:                                       ; preds = %if.then.i
  %call4.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_gfxclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_gfxclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool5.not.i = icmp eq i32 %call4.i, 0
  br i1 %tobool5.not.i, label %if.then3.i.cleanup_crit_edge, label %do.end.i

if.then3.i.cleanup_crit_edge:                     ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end.i:                                         ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.199) #18
  br label %cleanup

if.else.i:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #16
  %17 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 1, ptr %gfx_table.i, align 4
  %gfx_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %14, i32 0, i32 3, i32 5
  %18 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %gfx_clock.i, align 4
  %div.i = udiv i32 %19, 100
  %value.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %14, i32 0, i32 1, i32 2, i32 0, i32 1
  %20 = ptrtoint ptr %value.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %div.i, ptr %value.i, align 4
  br label %if.end19

if.end19:                                         ; preds = %if.else.i, %if.then.i.if.end19_crit_edge
  %dpm_state20 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %21 = ptrtoint ptr %dpm_state20 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 0, ptr %dpm_state20, align 4
  %soft_max_level.i357 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 1
  %22 = ptrtoint ptr %soft_max_level.i357 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 65535, ptr %soft_max_level.i357, align 4
  %hard_min_level.i358 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 2
  %23 = ptrtoint ptr %hard_min_level.i358 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 0, ptr %hard_min_level.i358, align 4
  %hard_max_level.i359 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 3
  %24 = ptrtoint ptr %hard_max_level.i359 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 65535, ptr %hard_max_level.i359, align 4
  %25 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %backend, align 4
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %26, i32 0, i32 2
  %enabled.i361 = getelementptr %struct.vega20_hwmgr, ptr %26, i32 0, i32 56, i32 2, i32 1
  %27 = ptrtoint ptr %enabled.i361 to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %enabled.i361, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %tobool.not.i362 = icmp eq i8 %28, 0
  br i1 %tobool.not.i362, label %if.else.i373, label %if.then.i365

if.then.i365:                                     ; preds = %if.end19
  %call.i363 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %mem_table.i, i32 noundef 5) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i363)
  %tobool2.not.i364 = icmp eq i32 %call.i363, 0
  br i1 %tobool2.not.i364, label %if.then.i365.if.end25_crit_edge, label %if.then3.i368

if.then.i365.if.end25_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end25

if.then3.i368:                                    ; preds = %if.then.i365
  %call4.i366 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_memclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_memclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i366)
  %tobool5.not.i367 = icmp eq i32 %call4.i366, 0
  br i1 %tobool5.not.i367, label %if.then3.i368.cleanup_crit_edge, label %do.end.i370

if.then3.i368.cleanup_crit_edge:                  ; preds = %if.then3.i368
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end.i370:                                      ; preds = %if.then3.i368
  call void @__sanitizer_cov_trace_pc() #16
  %call8.i369 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.200) #18
  br label %cleanup

if.else.i373:                                     ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  %29 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 1, ptr %mem_table.i, align 4
  %mem_clock.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %26, i32 0, i32 3, i32 6
  %30 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %mem_clock.i, align 8
  %div.i371 = udiv i32 %31, 100
  %value.i372 = getelementptr inbounds %struct.vega20_dpm_table, ptr %26, i32 0, i32 2, i32 2, i32 0, i32 1
  %32 = ptrtoint ptr %value.i372 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %div.i371, ptr %value.i372, align 4
  br label %if.end25

if.end25:                                         ; preds = %if.else.i373, %if.then.i365.if.end25_crit_edge
  %dpm_state26 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %33 = ptrtoint ptr %dpm_state26 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 0, ptr %dpm_state26, align 4
  %soft_max_level.i375 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 1
  %34 = ptrtoint ptr %soft_max_level.i375 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 65535, ptr %soft_max_level.i375, align 4
  %hard_min_level.i376 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 2
  %35 = ptrtoint ptr %hard_min_level.i376 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 0, ptr %hard_min_level.i376, align 4
  %hard_max_level.i377 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 3
  %36 = ptrtoint ptr %hard_max_level.i377 to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 65535, ptr %hard_max_level.i377, align 4
  %eclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3
  %enabled30 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 5, i32 1
  %37 = ptrtoint ptr %enabled30 to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %enabled30, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %tobool31.not = icmp eq i8 %38, 0
  br i1 %tobool31.not, label %if.else49, label %if.then32

if.then32:                                        ; preds = %if.end25
  %call33 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %eclk_table, i32 noundef 3)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33)
  %tobool35.not = icmp eq i32 %call33, 0
  br i1 %tobool35.not, label %if.then32.if.end56_crit_edge, label %if.then36

if.then32.if.end56_crit_edge:                     ; preds = %if.then32
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end56

if.then36:                                        ; preds = %if.then32
  %call37 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.160, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call37)
  %tobool38.not = icmp eq i32 %call37, 0
  br i1 %tobool38.not, label %if.then36.cleanup_crit_edge, label %do.end42

if.then36.cleanup_crit_edge:                      ; preds = %if.then36
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end42:                                         ; preds = %if.then36
  call void @__sanitizer_cov_trace_pc() #16
  %call44 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.163) #18
  br label %cleanup

if.else49:                                        ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #16
  %39 = ptrtoint ptr %eclk_table to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 1, ptr %eclk_table, align 4
  %eclock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 9
  %40 = ptrtoint ptr %eclock to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %eclock, align 4
  %div52 = udiv i32 %41, 100
  %value55 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 0, i32 1
  %42 = ptrtoint ptr %value55 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %div52, ptr %value55, align 4
  br label %if.end56

if.end56:                                         ; preds = %if.else49, %if.then32.if.end56_crit_edge
  %dpm_state57 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1
  %43 = ptrtoint ptr %dpm_state57 to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 0, ptr %dpm_state57, align 4
  %soft_max_level.i378 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 1
  %44 = ptrtoint ptr %soft_max_level.i378 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 65535, ptr %soft_max_level.i378, align 4
  %hard_min_level.i379 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 2
  %45 = ptrtoint ptr %hard_min_level.i379 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 0, ptr %hard_min_level.i379, align 4
  %hard_max_level.i380 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 3, i32 1, i32 3
  %46 = ptrtoint ptr %hard_max_level.i380 to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 65535, ptr %hard_max_level.i380, align 4
  %vclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4
  %enabled61 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 1
  %47 = ptrtoint ptr %enabled61 to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %enabled61, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %48)
  %tobool62.not = icmp eq i8 %48, 0
  br i1 %tobool62.not, label %if.else80, label %if.then63

if.then63:                                        ; preds = %if.end56
  %call64 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %vclk_table, i32 noundef 1)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call64)
  %tobool66.not = icmp eq i32 %call64, 0
  br i1 %tobool66.not, label %if.then63.if.end87_crit_edge, label %if.then67

if.then63.if.end87_crit_edge:                     ; preds = %if.then63
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end87

if.then67:                                        ; preds = %if.then63
  %call68 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.164, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call68)
  %tobool69.not = icmp eq i32 %call68, 0
  br i1 %tobool69.not, label %if.then67.cleanup_crit_edge, label %do.end73

if.then67.cleanup_crit_edge:                      ; preds = %if.then67
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end73:                                         ; preds = %if.then67
  call void @__sanitizer_cov_trace_pc() #16
  %call75 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.167) #18
  br label %cleanup

if.else80:                                        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #16
  %49 = ptrtoint ptr %vclk_table to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 1, ptr %vclk_table, align 4
  %vclock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 11
  %50 = ptrtoint ptr %vclock to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %vclock, align 4
  %div83 = udiv i32 %51, 100
  %value86 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 0, i32 1
  %52 = ptrtoint ptr %value86 to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %div83, ptr %value86, align 4
  br label %if.end87

if.end87:                                         ; preds = %if.else80, %if.then63.if.end87_crit_edge
  %dpm_state88 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1
  %53 = ptrtoint ptr %dpm_state88 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 0, ptr %dpm_state88, align 4
  %soft_max_level.i381 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 1
  %54 = ptrtoint ptr %soft_max_level.i381 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 65535, ptr %soft_max_level.i381, align 4
  %hard_min_level.i382 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 2
  %55 = ptrtoint ptr %hard_min_level.i382 to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 0, ptr %hard_min_level.i382, align 4
  %hard_max_level.i383 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 4, i32 1, i32 3
  %56 = ptrtoint ptr %hard_max_level.i383 to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 65535, ptr %hard_max_level.i383, align 4
  %dclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5
  %57 = ptrtoint ptr %enabled61 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %enabled61, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %58)
  %tobool93.not = icmp eq i8 %58, 0
  br i1 %tobool93.not, label %if.else111, label %if.then94

if.then94:                                        ; preds = %if.end87
  %call95 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %dclk_table, i32 noundef 2)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call95)
  %tobool97.not = icmp eq i32 %call95, 0
  br i1 %tobool97.not, label %if.then94.if.end118_crit_edge, label %if.then98

if.then94.if.end118_crit_edge:                    ; preds = %if.then94
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end118

if.then98:                                        ; preds = %if.then94
  %call99 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.168, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call99)
  %tobool100.not = icmp eq i32 %call99, 0
  br i1 %tobool100.not, label %if.then98.cleanup_crit_edge, label %do.end104

if.then98.cleanup_crit_edge:                      ; preds = %if.then98
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end104:                                        ; preds = %if.then98
  call void @__sanitizer_cov_trace_pc() #16
  %call106 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.171) #18
  br label %cleanup

if.else111:                                       ; preds = %if.end87
  call void @__sanitizer_cov_trace_pc() #16
  %59 = ptrtoint ptr %dclk_table to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 1, ptr %dclk_table, align 4
  %dclock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 10
  %60 = ptrtoint ptr %dclock to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %dclock, align 8
  %div114 = udiv i32 %61, 100
  %value117 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 0, i32 1
  %62 = ptrtoint ptr %value117 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %div114, ptr %value117, align 4
  br label %if.end118

if.end118:                                        ; preds = %if.else111, %if.then94.if.end118_crit_edge
  %dpm_state119 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1
  %63 = ptrtoint ptr %dpm_state119 to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 0, ptr %dpm_state119, align 4
  %soft_max_level.i384 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 1
  %64 = ptrtoint ptr %soft_max_level.i384 to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 65535, ptr %soft_max_level.i384, align 4
  %hard_min_level.i385 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 2
  %65 = ptrtoint ptr %hard_min_level.i385 to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 0, ptr %hard_min_level.i385, align 4
  %hard_max_level.i386 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 5, i32 1, i32 3
  %66 = ptrtoint ptr %hard_max_level.i386 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 65535, ptr %hard_max_level.i386, align 4
  %dcef_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6
  %enabled123 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %67 = ptrtoint ptr %enabled123 to i32
  call void @__asan_load1_noabort(i32 %67)
  %68 = load i8, ptr %enabled123, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %68)
  %tobool124.not = icmp eq i8 %68, 0
  br i1 %tobool124.not, label %if.else142, label %if.then125

if.then125:                                       ; preds = %if.end118
  %call126 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %dcef_table, i32 noundef 6)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call126)
  %tobool128.not = icmp eq i32 %call126, 0
  br i1 %tobool128.not, label %if.then125.if.end149_crit_edge, label %if.then129

if.then125.if.end149_crit_edge:                   ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end149

if.then129:                                       ; preds = %if.then125
  %call130 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.172, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call130)
  %tobool131.not = icmp eq i32 %call130, 0
  br i1 %tobool131.not, label %if.then129.cleanup_crit_edge, label %do.end135

if.then129.cleanup_crit_edge:                     ; preds = %if.then129
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end135:                                        ; preds = %if.then129
  call void @__sanitizer_cov_trace_pc() #16
  %call137 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.175) #18
  br label %cleanup

if.else142:                                       ; preds = %if.end118
  call void @__sanitizer_cov_trace_pc() #16
  %69 = ptrtoint ptr %dcef_table to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 1, ptr %dcef_table, align 4
  %dcef_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 8
  %70 = ptrtoint ptr %dcef_clock to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %dcef_clock, align 8
  %div145 = udiv i32 %71, 100
  %value148 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 2, i32 0, i32 1
  %72 = ptrtoint ptr %value148 to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %div145, ptr %value148, align 4
  br label %if.end149

if.end149:                                        ; preds = %if.else142, %if.then125.if.end149_crit_edge
  %dpm_state150 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1
  %73 = ptrtoint ptr %dpm_state150 to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 0, ptr %dpm_state150, align 4
  %soft_max_level.i387 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1, i32 1
  %74 = ptrtoint ptr %soft_max_level.i387 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 65535, ptr %soft_max_level.i387, align 4
  %hard_min_level.i388 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1, i32 2
  %75 = ptrtoint ptr %hard_min_level.i388 to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 0, ptr %hard_min_level.i388, align 4
  %hard_max_level.i389 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 6, i32 1, i32 3
  %76 = ptrtoint ptr %hard_max_level.i389 to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 65535, ptr %hard_max_level.i389, align 4
  %pixel_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 7
  %77 = ptrtoint ptr %enabled123 to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %enabled123, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %78)
  %tobool155.not = icmp eq i8 %78, 0
  br i1 %tobool155.not, label %if.else173, label %if.then156

if.then156:                                       ; preds = %if.end149
  %call157 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %pixel_table, i32 noundef 8)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call157)
  %tobool159.not = icmp eq i32 %call157, 0
  br i1 %tobool159.not, label %if.then156.if.end175_crit_edge, label %if.then160

if.then156.if.end175_crit_edge:                   ; preds = %if.then156
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end175

if.then160:                                       ; preds = %if.then156
  %call161 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.176, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call161)
  %tobool162.not = icmp eq i32 %call161, 0
  br i1 %tobool162.not, label %if.then160.cleanup_crit_edge, label %do.end166

if.then160.cleanup_crit_edge:                     ; preds = %if.then160
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end166:                                        ; preds = %if.then160
  call void @__sanitizer_cov_trace_pc() #16
  %call168 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.179) #18
  br label %cleanup

if.else173:                                       ; preds = %if.end149
  call void @__sanitizer_cov_trace_pc() #16
  %79 = ptrtoint ptr %pixel_table to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 0, ptr %pixel_table, align 4
  br label %if.end175

if.end175:                                        ; preds = %if.else173, %if.then156.if.end175_crit_edge
  %dpm_state176 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 7, i32 1
  %80 = ptrtoint ptr %dpm_state176 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 0, ptr %dpm_state176, align 4
  %soft_max_level.i390 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 7, i32 1, i32 1
  %81 = ptrtoint ptr %soft_max_level.i390 to i32
  call void @__asan_store4_noabort(i32 %81)
  store i32 65535, ptr %soft_max_level.i390, align 4
  %hard_min_level.i391 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 7, i32 1, i32 2
  %82 = ptrtoint ptr %hard_min_level.i391 to i32
  call void @__asan_store4_noabort(i32 %82)
  store i32 0, ptr %hard_min_level.i391, align 4
  %hard_max_level.i392 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 7, i32 1, i32 3
  %83 = ptrtoint ptr %hard_max_level.i392 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 65535, ptr %hard_max_level.i392, align 4
  %display_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 8
  %84 = ptrtoint ptr %enabled123 to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %enabled123, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %85)
  %tobool181.not = icmp eq i8 %85, 0
  br i1 %tobool181.not, label %if.else199, label %if.then182

if.then182:                                       ; preds = %if.end175
  %call183 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %display_table, i32 noundef 7)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call183)
  %tobool185.not = icmp eq i32 %call183, 0
  br i1 %tobool185.not, label %if.then182.if.end201_crit_edge, label %if.then186

if.then182.if.end201_crit_edge:                   ; preds = %if.then182
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end201

if.then186:                                       ; preds = %if.then182
  %call187 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.180, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call187)
  %tobool188.not = icmp eq i32 %call187, 0
  br i1 %tobool188.not, label %if.then186.cleanup_crit_edge, label %do.end192

if.then186.cleanup_crit_edge:                     ; preds = %if.then186
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end192:                                        ; preds = %if.then186
  call void @__sanitizer_cov_trace_pc() #16
  %call194 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.183) #18
  br label %cleanup

if.else199:                                       ; preds = %if.end175
  call void @__sanitizer_cov_trace_pc() #16
  %86 = ptrtoint ptr %display_table to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 0, ptr %display_table, align 4
  br label %if.end201

if.end201:                                        ; preds = %if.else199, %if.then182.if.end201_crit_edge
  %dpm_state202 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 8, i32 1
  %87 = ptrtoint ptr %dpm_state202 to i32
  call void @__asan_store4_noabort(i32 %87)
  store i32 0, ptr %dpm_state202, align 4
  %soft_max_level.i393 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 8, i32 1, i32 1
  %88 = ptrtoint ptr %soft_max_level.i393 to i32
  call void @__asan_store4_noabort(i32 %88)
  store i32 65535, ptr %soft_max_level.i393, align 4
  %hard_min_level.i394 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 8, i32 1, i32 2
  %89 = ptrtoint ptr %hard_min_level.i394 to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 0, ptr %hard_min_level.i394, align 4
  %hard_max_level.i395 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 8, i32 1, i32 3
  %90 = ptrtoint ptr %hard_max_level.i395 to i32
  call void @__asan_store4_noabort(i32 %90)
  store i32 65535, ptr %hard_max_level.i395, align 4
  %phy_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 9
  %91 = ptrtoint ptr %enabled123 to i32
  call void @__asan_load1_noabort(i32 %91)
  %92 = load i8, ptr %enabled123, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %92)
  %tobool207.not = icmp eq i8 %92, 0
  br i1 %tobool207.not, label %if.else225, label %if.then208

if.then208:                                       ; preds = %if.end201
  %call209 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %phy_table, i32 noundef 9)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call209)
  %tobool211.not = icmp eq i32 %call209, 0
  br i1 %tobool211.not, label %if.then208.if.end227_crit_edge, label %if.then212

if.then208.if.end227_crit_edge:                   ; preds = %if.then208
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end227

if.then212:                                       ; preds = %if.then208
  %call213 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.184, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call213)
  %tobool214.not = icmp eq i32 %call213, 0
  br i1 %tobool214.not, label %if.then212.cleanup_crit_edge, label %do.end218

if.then212.cleanup_crit_edge:                     ; preds = %if.then212
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end218:                                        ; preds = %if.then212
  call void @__sanitizer_cov_trace_pc() #16
  %call220 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.187) #18
  br label %cleanup

if.else225:                                       ; preds = %if.end201
  call void @__sanitizer_cov_trace_pc() #16
  %93 = ptrtoint ptr %phy_table to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 0, ptr %phy_table, align 4
  br label %if.end227

if.end227:                                        ; preds = %if.else225, %if.then208.if.end227_crit_edge
  %dpm_state228 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 9, i32 1
  %94 = ptrtoint ptr %dpm_state228 to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 0, ptr %dpm_state228, align 4
  %soft_max_level.i396 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 9, i32 1, i32 1
  %95 = ptrtoint ptr %soft_max_level.i396 to i32
  call void @__asan_store4_noabort(i32 %95)
  store i32 65535, ptr %soft_max_level.i396, align 4
  %hard_min_level.i397 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 9, i32 1, i32 2
  %96 = ptrtoint ptr %hard_min_level.i397 to i32
  call void @__asan_store4_noabort(i32 %96)
  store i32 0, ptr %hard_min_level.i397, align 4
  %hard_max_level.i398 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 9, i32 1, i32 3
  %97 = ptrtoint ptr %hard_max_level.i398 to i32
  call void @__asan_store4_noabort(i32 %97)
  store i32 65535, ptr %hard_max_level.i398, align 4
  %fclk_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10
  %enabled232 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 28, i32 1
  %98 = ptrtoint ptr %enabled232 to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %enabled232, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %99)
  %tobool233.not = icmp eq i8 %99, 0
  br i1 %tobool233.not, label %if.else251, label %if.then234

if.then234:                                       ; preds = %if.end227
  %call235 = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %fclk_table, i32 noundef 10)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call235)
  %tobool237.not = icmp eq i32 %call235, 0
  br i1 %tobool237.not, label %if.then234.if.end258_crit_edge, label %if.then238

if.then234.if.end258_crit_edge:                   ; preds = %if.then234
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end258

if.then238:                                       ; preds = %if.then234
  %call239 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_default_dpm_tables._rs.188, ptr noundef nonnull @__func__.vega20_setup_default_dpm_tables) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call239)
  %tobool240.not = icmp eq i32 %call239, 0
  br i1 %tobool240.not, label %if.then238.cleanup_crit_edge, label %do.end244

if.then238.cleanup_crit_edge:                     ; preds = %if.then238
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end244:                                        ; preds = %if.then238
  call void @__sanitizer_cov_trace_pc() #16
  %call246 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.191) #18
  br label %cleanup

if.else251:                                       ; preds = %if.end227
  call void @__sanitizer_cov_trace_pc() #16
  %100 = ptrtoint ptr %fclk_table to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 1, ptr %fclk_table, align 4
  %fclock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 12
  %101 = ptrtoint ptr %fclock to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %fclock, align 8
  %div254 = udiv i32 %102, 100
  %value257 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 2, i32 0, i32 1
  %103 = ptrtoint ptr %value257 to i32
  call void @__asan_store4_noabort(i32 %103)
  store i32 %div254, ptr %value257, align 4
  br label %if.end258

if.end258:                                        ; preds = %if.else251, %if.then234.if.end258_crit_edge
  %dpm_state259 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1
  %104 = ptrtoint ptr %dpm_state259 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 0, ptr %dpm_state259, align 4
  %soft_max_level.i399 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 1
  %105 = ptrtoint ptr %soft_max_level.i399 to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 65535, ptr %soft_max_level.i399, align 4
  %hard_min_level.i400 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 2
  %106 = ptrtoint ptr %hard_min_level.i400 to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 0, ptr %hard_min_level.i400, align 4
  %hard_max_level.i401 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 10, i32 1, i32 3
  %107 = ptrtoint ptr %hard_max_level.i401 to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 65535, ptr %hard_max_level.i401, align 4
  %golden_dpm_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 1
  %108 = call ptr @memcpy(ptr %golden_dpm_table, ptr %1, i32 2348)
  br label %cleanup

cleanup:                                          ; preds = %if.end258, %do.end244, %if.then238.cleanup_crit_edge, %do.end218, %if.then212.cleanup_crit_edge, %do.end192, %if.then186.cleanup_crit_edge, %do.end166, %if.then160.cleanup_crit_edge, %do.end135, %if.then129.cleanup_crit_edge, %do.end104, %if.then98.cleanup_crit_edge, %do.end73, %if.then67.cleanup_crit_edge, %do.end42, %if.then36.cleanup_crit_edge, %do.end.i370, %if.then3.i368.cleanup_crit_edge, %do.end.i, %if.then3.i.cleanup_crit_edge, %do.end, %if.then4.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end258 ], [ %call, %do.end ], [ %call, %if.then4.cleanup_crit_edge ], [ %call33, %do.end42 ], [ %call33, %if.then36.cleanup_crit_edge ], [ %call64, %do.end73 ], [ %call64, %if.then67.cleanup_crit_edge ], [ %call95, %do.end104 ], [ %call95, %if.then98.cleanup_crit_edge ], [ %call126, %do.end135 ], [ %call126, %if.then129.cleanup_crit_edge ], [ %call157, %do.end166 ], [ %call157, %if.then160.cleanup_crit_edge ], [ %call183, %do.end192 ], [ %call183, %if.then186.cleanup_crit_edge ], [ %call209, %do.end218 ], [ %call209, %if.then212.cleanup_crit_edge ], [ %call235, %do.end244 ], [ %call235, %if.then238.cleanup_crit_edge ], [ %call.i, %do.end.i ], [ %call.i, %if.then3.i.cleanup_crit_edge ], [ %call.i363, %do.end.i370 ], [ %call.i363, %if.then3.i368.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_init_max_sustainable_clocks(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %max_sustainable_clocks1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5
  %mem_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 6
  %2 = ptrtoint ptr %mem_clock to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mem_clock, align 8
  %div = udiv i32 %3, 100
  %uclock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5, i32 3
  %4 = ptrtoint ptr %uclock to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %div, ptr %uclock, align 4
  %soc_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 7
  %5 = ptrtoint ptr %soc_clock to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %soc_clock, align 4
  %div3 = udiv i32 %6, 100
  %soc_clock4 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5, i32 5
  %7 = ptrtoint ptr %soc_clock4 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %div3, ptr %soc_clock4, align 4
  %dcef_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 8
  %8 = ptrtoint ptr %dcef_clock to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %dcef_clock, align 8
  %div6 = udiv i32 %9, 100
  %dcef_clock7 = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5, i32 4
  %10 = ptrtoint ptr %dcef_clock7 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %div6, ptr %dcef_clock7, align 4
  %11 = ptrtoint ptr %max_sustainable_clocks1 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 -1, ptr %max_sustainable_clocks1, align 4
  %phy_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5, i32 1
  %12 = ptrtoint ptr %phy_clock to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %phy_clock, align 4
  %pixel_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 5, i32 2
  %13 = ptrtoint ptr %pixel_clock to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 -1, ptr %pixel_clock, align 4
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %14 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool.not = icmp eq i8 %15, 0
  br i1 %tobool.not, label %entry.if.end18_crit_edge, label %do.body

entry.if.end18_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

do.body:                                          ; preds = %entry
  %call = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %uclock, i32 noundef 5)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %do.body.if.end18_crit_edge, label %if.then9

do.body.if.end18_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

if.then9:                                         ; preds = %do.body
  %call10 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.then9.cleanup_crit_edge, label %do.end

if.then9.cleanup_crit_edge:                       ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  %call14 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.201) #18
  br label %cleanup

if.end18:                                         ; preds = %do.body.if.end18_crit_edge, %entry.if.end18_crit_edge
  %enabled21 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 3, i32 1
  %16 = ptrtoint ptr %enabled21 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %enabled21, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool22.not = icmp eq i8 %17, 0
  br i1 %tobool22.not, label %if.end18.if.end41_crit_edge, label %do.body24

if.end18.if.end41_crit_edge:                      ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end41

do.body24:                                        ; preds = %if.end18
  %call26 = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %soc_clock4, i32 noundef 4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26)
  %cmp27 = icmp eq i32 %call26, 0
  br i1 %cmp27, label %do.body24.if.end41_crit_edge, label %if.then28

do.body24.if.end41_crit_edge:                     ; preds = %do.body24
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end41

if.then28:                                        ; preds = %do.body24
  %call29 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs.202, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %if.then28.cleanup_crit_edge, label %do.end34

if.then28.cleanup_crit_edge:                      ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end34:                                         ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #16
  %call36 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.205) #18
  br label %cleanup

if.end41:                                         ; preds = %do.body24.if.end41_crit_edge, %if.end18.if.end41_crit_edge
  %enabled44 = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 9, i32 1
  %18 = ptrtoint ptr %enabled44 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %enabled44, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool45.not = icmp eq i8 %19, 0
  br i1 %tobool45.not, label %if.end41.if.end115_crit_edge, label %do.body47

if.end41.if.end115_crit_edge:                     ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end115

do.body47:                                        ; preds = %if.end41
  %call49 = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %dcef_clock7, i32 noundef 6)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49)
  %cmp50 = icmp eq i32 %call49, 0
  br i1 %cmp50, label %do.body64, label %if.then51

if.then51:                                        ; preds = %do.body47
  %call52 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs.206, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52)
  %tobool53.not = icmp eq i32 %call52, 0
  br i1 %tobool53.not, label %if.then51.cleanup_crit_edge, label %do.end57

if.then51.cleanup_crit_edge:                      ; preds = %if.then51
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end57:                                         ; preds = %if.then51
  call void @__sanitizer_cov_trace_pc() #16
  %call59 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.209) #18
  br label %cleanup

do.body64:                                        ; preds = %do.body47
  %call66 = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %max_sustainable_clocks1, i32 noundef 7)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call66)
  %cmp67 = icmp eq i32 %call66, 0
  br i1 %cmp67, label %do.body81, label %if.then68

if.then68:                                        ; preds = %do.body64
  %call69 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs.210, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call69)
  %tobool70.not = icmp eq i32 %call69, 0
  br i1 %tobool70.not, label %if.then68.cleanup_crit_edge, label %do.end74

if.then68.cleanup_crit_edge:                      ; preds = %if.then68
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end74:                                         ; preds = %if.then68
  call void @__sanitizer_cov_trace_pc() #16
  %call76 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.213) #18
  br label %cleanup

do.body81:                                        ; preds = %do.body64
  %call83 = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %phy_clock, i32 noundef 9)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call83)
  %cmp84 = icmp eq i32 %call83, 0
  br i1 %cmp84, label %do.body98, label %if.then85

if.then85:                                        ; preds = %do.body81
  %call86 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs.214, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call86)
  %tobool87.not = icmp eq i32 %call86, 0
  br i1 %tobool87.not, label %if.then85.cleanup_crit_edge, label %do.end91

if.then85.cleanup_crit_edge:                      ; preds = %if.then85
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end91:                                         ; preds = %if.then85
  call void @__sanitizer_cov_trace_pc() #16
  %call93 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.217) #18
  br label %cleanup

do.body98:                                        ; preds = %do.body81
  %call100 = tail call fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %pixel_clock, i32 noundef 8)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call100)
  %cmp101 = icmp eq i32 %call100, 0
  br i1 %cmp101, label %do.body98.if.end115_crit_edge, label %if.then102

do.body98.if.end115_crit_edge:                    ; preds = %do.body98
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end115

if.then102:                                       ; preds = %do.body98
  %call103 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_init_max_sustainable_clocks._rs.218, ptr noundef nonnull @__func__.vega20_init_max_sustainable_clocks) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call103)
  %tobool104.not = icmp eq i32 %call103, 0
  br i1 %tobool104.not, label %if.then102.cleanup_crit_edge, label %do.end108

if.then102.cleanup_crit_edge:                     ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end108:                                        ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #16
  %call110 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.221) #18
  br label %cleanup

if.end115:                                        ; preds = %do.body98.if.end115_crit_edge, %if.end41.if.end115_crit_edge
  %20 = ptrtoint ptr %soc_clock4 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %soc_clock4, align 4
  %22 = ptrtoint ptr %uclock to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %uclock, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %23)
  %cmp118 = icmp ult i32 %21, %23
  br i1 %cmp118, label %if.then119, label %if.end115.cleanup_crit_edge

if.end115.cleanup_crit_edge:                      ; preds = %if.end115
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then119:                                       ; preds = %if.end115
  call void @__sanitizer_cov_trace_pc() #16
  %24 = ptrtoint ptr %uclock to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %21, ptr %uclock, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then119, %if.end115.cleanup_crit_edge, %do.end108, %if.then102.cleanup_crit_edge, %do.end91, %if.then85.cleanup_crit_edge, %do.end74, %if.then68.cleanup_crit_edge, %do.end57, %if.then51.cleanup_crit_edge, %do.end34, %if.then28.cleanup_crit_edge, %do.end, %if.then9.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then9.cleanup_crit_edge ], [ %call26, %do.end34 ], [ %call26, %if.then28.cleanup_crit_edge ], [ %call49, %do.end57 ], [ %call49, %if.then51.cleanup_crit_edge ], [ %call66, %do.end74 ], [ %call66, %if.then68.cleanup_crit_edge ], [ %call83, %do.end91 ], [ %call83, %if.then85.cleanup_crit_edge ], [ %call100, %do.end108 ], [ %call100, %if.then102.cleanup_crit_edge ], [ 0, %if.then119 ], [ 0, %if.end115.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_power_control_set_level(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_od8_initialize_default_settings(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %0 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pptable, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %od8_settings1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 53
  %overdrive_table = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20
  %4 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %od8_settings1, align 4
  %enabled.i = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 1, i32 1
  %5 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %enabled.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool.not.i = icmp eq i8 %6, 0
  br i1 %tobool.not.i, label %entry.if.end47.i_crit_edge, label %if.then.i

entry.if.end47.i_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end47.i

if.then.i:                                        ; preds = %entry
  %od_feature_capabilities.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 9
  %7 = ptrtoint ptr %od_feature_capabilities.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %od_feature_capabilities.i, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %8, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool3.not.i = icmp eq i8 %10, 0
  br i1 %tobool3.not.i, label %if.then.i.if.end.i_crit_edge, label %land.lhs.true.i

if.then.i.if.end.i_crit_edge:                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.then.i
  %od_settings_max.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %11 = ptrtoint ptr %od_settings_max.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %od_settings_max.i, align 4
  %arrayidx4.i = getelementptr i32, ptr %12, i32 1
  %13 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx4.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp.not.i = icmp eq i32 %14, 0
  br i1 %cmp.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true6.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

land.lhs.true6.i:                                 ; preds = %land.lhs.true.i
  %od_settings_min.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %15 = ptrtoint ptr %od_settings_min.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %od_settings_min.i, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %16, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %18)
  %cmp8.not.i = icmp eq i32 %18, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %14, i32 %18)
  %cmp15.not.i = icmp ult i32 %14, %18
  %or.cond.i = select i1 %cmp8.not.i, i1 true, i1 %cmp15.not.i
  br i1 %or.cond.i, label %land.lhs.true6.i.if.end.i_crit_edge, label %if.then17.i

land.lhs.true6.i.if.end.i_crit_edge:              ; preds = %land.lhs.true6.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i

if.then17.i:                                      ; preds = %land.lhs.true6.i
  call void @__sanitizer_cov_trace_pc() #16
  %19 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 1, ptr %od8_settings1, align 4
  br label %if.end.i

if.end.i:                                         ; preds = %if.then17.i, %land.lhs.true6.i.if.end.i_crit_edge, %land.lhs.true.i.if.end.i_crit_edge, %if.then.i.if.end.i_crit_edge
  %20 = ptrtoint ptr %od_feature_capabilities.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %od_feature_capabilities.i, align 4
  %arrayidx20.i = getelementptr i8, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx20.i to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx20.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool22.not.i = icmp eq i8 %23, 0
  br i1 %tobool22.not.i, label %if.end.i.if.end47.i_crit_edge, label %land.lhs.true23.i

if.end.i.if.end47.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end47.i

land.lhs.true23.i:                                ; preds = %if.end.i
  %od_settings_min24.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %24 = ptrtoint ptr %od_settings_min24.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %od_settings_min24.i, align 4
  %arrayidx25.i = getelementptr i32, ptr %25, i32 3
  %26 = ptrtoint ptr %arrayidx25.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx25.i, align 4
  %MinVoltageGfx.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 36
  %28 = ptrtoint ptr %MinVoltageGfx.i to i32
  call void @__asan_load2_noabort(i32 %28)
  %29 = load i16, ptr %MinVoltageGfx.i, align 4
  %30 = lshr i16 %29, 2
  %div.i = zext i16 %30 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %27, i32 %div.i)
  %cmp27.not.i = icmp ult i32 %27, %div.i
  br i1 %cmp27.not.i, label %land.lhs.true23.i.if.end47.i_crit_edge, label %land.lhs.true29.i

land.lhs.true23.i.if.end47.i_crit_edge:           ; preds = %land.lhs.true23.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end47.i

land.lhs.true29.i:                                ; preds = %land.lhs.true23.i
  %od_settings_max30.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %31 = ptrtoint ptr %od_settings_max30.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %od_settings_max30.i, align 4
  %arrayidx31.i = getelementptr i32, ptr %32, i32 7
  %33 = ptrtoint ptr %arrayidx31.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx31.i, align 4
  %MaxVoltageGfx.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 38
  %35 = ptrtoint ptr %MaxVoltageGfx.i to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %MaxVoltageGfx.i, align 4
  %37 = lshr i16 %36, 2
  %div33.i = zext i16 %37 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %34, i32 %div33.i)
  %cmp34.not.i = icmp ugt i32 %34, %div33.i
  call void @__sanitizer_cov_trace_cmp4(i32 %34, i32 %27)
  %cmp41.not.i = icmp ult i32 %34, %27
  %or.cond1.i = select i1 %cmp34.not.i, i1 true, i1 %cmp41.not.i
  br i1 %or.cond1.i, label %land.lhs.true29.i.if.end47.i_crit_edge, label %if.then43.i

land.lhs.true29.i.if.end47.i_crit_edge:           ; preds = %land.lhs.true29.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end47.i

if.then43.i:                                      ; preds = %land.lhs.true29.i
  call void @__sanitizer_cov_trace_pc() #16
  %38 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %od8_settings1, align 4
  %or45.i = or i32 %39, 2
  store i32 %or45.i, ptr %od8_settings1, align 4
  br label %if.end47.i

if.end47.i:                                       ; preds = %if.then43.i, %land.lhs.true29.i.if.end47.i_crit_edge, %land.lhs.true23.i.if.end47.i_crit_edge, %if.end.i.if.end47.i_crit_edge, %entry.if.end47.i_crit_edge
  %enabled50.i = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 2, i32 1
  %40 = ptrtoint ptr %enabled50.i to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %enabled50.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %41)
  %tobool51.not.i = icmp eq i8 %41, 0
  br i1 %tobool51.not.i, label %if.end47.i.if.end83.i_crit_edge, label %if.then52.i

if.end47.i.if.end83.i_crit_edge:                  ; preds = %if.end47.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end83.i

if.then52.i:                                      ; preds = %if.end47.i
  %mem_table.i = getelementptr inbounds %struct.vega20_dpm_table, ptr %3, i32 0, i32 2
  %42 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %mem_table.i, align 8
  %sub.i = add i32 %43, -2
  %value.i = getelementptr %struct.vega20_dpm_table, ptr %3, i32 0, i32 2, i32 2, i32 %sub.i, i32 1
  %44 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %value.i, align 4
  %od_settings_min56.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %46 = ptrtoint ptr %od_settings_min56.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %od_settings_min56.i, align 4
  %arrayidx57.i = getelementptr i32, ptr %47, i32 8
  %48 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %45, ptr %arrayidx57.i, align 4
  %od_feature_capabilities58.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 9
  %49 = ptrtoint ptr %od_feature_capabilities58.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %od_feature_capabilities58.i, align 4
  %arrayidx59.i = getelementptr i8, ptr %50, i32 2
  %51 = ptrtoint ptr %arrayidx59.i to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %arrayidx59.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %52)
  %tobool61.not.i = icmp eq i8 %52, 0
  br i1 %tobool61.not.i, label %if.then52.i.if.end83.i_crit_edge, label %land.lhs.true62.i

if.then52.i.if.end83.i_crit_edge:                 ; preds = %if.then52.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end83.i

land.lhs.true62.i:                                ; preds = %if.then52.i
  %53 = ptrtoint ptr %od_settings_min56.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %od_settings_min56.i, align 4
  %arrayidx64.i = getelementptr i32, ptr %54, i32 8
  %55 = ptrtoint ptr %arrayidx64.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx64.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %56)
  %cmp65.not.i = icmp eq i32 %56, 0
  br i1 %cmp65.not.i, label %land.lhs.true62.i.if.end83.i_crit_edge, label %land.lhs.true67.i

land.lhs.true62.i.if.end83.i_crit_edge:           ; preds = %land.lhs.true62.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end83.i

land.lhs.true67.i:                                ; preds = %land.lhs.true62.i
  %od_settings_max68.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %57 = ptrtoint ptr %od_settings_max68.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %od_settings_max68.i, align 4
  %arrayidx69.i = getelementptr i32, ptr %58, i32 8
  %59 = ptrtoint ptr %arrayidx69.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %arrayidx69.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %60)
  %cmp70.not.i = icmp eq i32 %60, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %60, i32 %56)
  %cmp77.not.i = icmp ult i32 %60, %56
  %or.cond2.i = select i1 %cmp70.not.i, i1 true, i1 %cmp77.not.i
  br i1 %or.cond2.i, label %land.lhs.true67.i.if.end83.i_crit_edge, label %if.then79.i

land.lhs.true67.i.if.end83.i_crit_edge:           ; preds = %land.lhs.true67.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end83.i

if.then79.i:                                      ; preds = %land.lhs.true67.i
  call void @__sanitizer_cov_trace_pc() #16
  %61 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %od8_settings1, align 4
  %or81.i = or i32 %62, 4
  store i32 %or81.i, ptr %od8_settings1, align 4
  br label %if.end83.i

if.end83.i:                                       ; preds = %if.then79.i, %land.lhs.true67.i.if.end83.i_crit_edge, %land.lhs.true62.i.if.end83.i_crit_edge, %if.then52.i.if.end83.i_crit_edge, %if.end47.i.if.end83.i_crit_edge
  %od_feature_capabilities84.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 9
  %63 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx85.i = getelementptr i8, ptr %64, i32 3
  %65 = ptrtoint ptr %arrayidx85.i to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %arrayidx85.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %66)
  %tobool87.not.i = icmp eq i8 %66, 0
  br i1 %tobool87.not.i, label %if.end83.i.if.end111.i_crit_edge, label %land.lhs.true88.i

if.end83.i.if.end111.i_crit_edge:                 ; preds = %if.end83.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end111.i

land.lhs.true88.i:                                ; preds = %if.end83.i
  %od_settings_max89.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %67 = ptrtoint ptr %od_settings_max89.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %od_settings_max89.i, align 4
  %arrayidx90.i = getelementptr i32, ptr %68, i32 9
  %69 = ptrtoint ptr %arrayidx90.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %arrayidx90.i, align 4
  %71 = add i32 %70, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 100, i32 %71)
  %72 = icmp ult i32 %71, 100
  br i1 %72, label %land.lhs.true98.i, label %land.lhs.true88.i.if.end111.i_crit_edge

land.lhs.true88.i.if.end111.i_crit_edge:          ; preds = %land.lhs.true88.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end111.i

land.lhs.true98.i:                                ; preds = %land.lhs.true88.i
  %od_settings_min99.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %73 = ptrtoint ptr %od_settings_min99.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %od_settings_min99.i, align 4
  %arrayidx100.i = getelementptr i32, ptr %74, i32 9
  %75 = ptrtoint ptr %arrayidx100.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %arrayidx100.i, align 4
  %77 = add i32 %76, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 100, i32 %77)
  %78 = icmp ult i32 %77, 100
  br i1 %78, label %if.then108.i, label %land.lhs.true98.i.if.end111.i_crit_edge

land.lhs.true98.i.if.end111.i_crit_edge:          ; preds = %land.lhs.true98.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end111.i

if.then108.i:                                     ; preds = %land.lhs.true98.i
  call void @__sanitizer_cov_trace_pc() #16
  %79 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %od8_settings1, align 4
  %or110.i = or i32 %80, 8
  store i32 %or110.i, ptr %od8_settings1, align 4
  br label %if.end111.i

if.end111.i:                                      ; preds = %if.then108.i, %land.lhs.true98.i.if.end111.i_crit_edge, %land.lhs.true88.i.if.end111.i_crit_edge, %if.end83.i.if.end111.i_crit_edge
  %enabled114.i = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 24, i32 1
  %81 = ptrtoint ptr %enabled114.i to i32
  call void @__asan_load1_noabort(i32 %81)
  %82 = load i8, ptr %enabled114.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %82)
  %tobool115.not.i = icmp eq i8 %82, 0
  br i1 %tobool115.not.i, label %if.end111.i.if.end170.i_crit_edge, label %if.then116.i

if.end111.i.if.end170.i_crit_edge:                ; preds = %if.end111.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end170.i

if.then116.i:                                     ; preds = %if.end111.i
  %83 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx118.i = getelementptr i8, ptr %84, i32 4
  %85 = ptrtoint ptr %arrayidx118.i to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %arrayidx118.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %86)
  %tobool120.not.i = icmp eq i8 %86, 0
  br i1 %tobool120.not.i, label %if.then116.i.if.end141.i_crit_edge, label %land.lhs.true121.i

if.then116.i.if.end141.i_crit_edge:               ; preds = %if.then116.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end141.i

land.lhs.true121.i:                               ; preds = %if.then116.i
  %od_settings_min122.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %87 = ptrtoint ptr %od_settings_min122.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %od_settings_min122.i, align 4
  %arrayidx123.i = getelementptr i32, ptr %88, i32 10
  %89 = ptrtoint ptr %arrayidx123.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %arrayidx123.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %90)
  %cmp124.not.i = icmp eq i32 %90, 0
  br i1 %cmp124.not.i, label %land.lhs.true121.i.if.end141.i_crit_edge, label %land.lhs.true126.i

land.lhs.true121.i.if.end141.i_crit_edge:         ; preds = %land.lhs.true121.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end141.i

land.lhs.true126.i:                               ; preds = %land.lhs.true121.i
  %od_settings_max127.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %91 = ptrtoint ptr %od_settings_max127.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %od_settings_max127.i, align 4
  %arrayidx128.i = getelementptr i32, ptr %92, i32 10
  %93 = ptrtoint ptr %arrayidx128.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx128.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %94)
  %cmp129.not.i = icmp eq i32 %94, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %94, i32 %90)
  %cmp136.not.i = icmp ult i32 %94, %90
  %or.cond5.i = select i1 %cmp129.not.i, i1 true, i1 %cmp136.not.i
  br i1 %or.cond5.i, label %land.lhs.true126.i.if.end141.i_crit_edge, label %if.then138.i

land.lhs.true126.i.if.end141.i_crit_edge:         ; preds = %land.lhs.true126.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end141.i

if.then138.i:                                     ; preds = %land.lhs.true126.i
  call void @__sanitizer_cov_trace_pc() #16
  %95 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %od8_settings1, align 4
  %or140.i = or i32 %96, 16
  store i32 %or140.i, ptr %od8_settings1, align 4
  br label %if.end141.i

if.end141.i:                                      ; preds = %if.then138.i, %land.lhs.true126.i.if.end141.i_crit_edge, %land.lhs.true121.i.if.end141.i_crit_edge, %if.then116.i.if.end141.i_crit_edge
  %97 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx143.i = getelementptr i8, ptr %98, i32 5
  %99 = ptrtoint ptr %arrayidx143.i to i32
  call void @__asan_load1_noabort(i32 %99)
  %100 = load i8, ptr %arrayidx143.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %100)
  %tobool145.not.i = icmp eq i8 %100, 0
  br i1 %tobool145.not.i, label %if.end141.i.if.end170.i_crit_edge, label %land.lhs.true146.i

if.end141.i.if.end170.i_crit_edge:                ; preds = %if.end141.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end170.i

land.lhs.true146.i:                               ; preds = %if.end141.i
  %od_settings_min147.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %101 = ptrtoint ptr %od_settings_min147.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %od_settings_min147.i, align 4
  %arrayidx148.i = getelementptr i32, ptr %102, i32 11
  %103 = ptrtoint ptr %arrayidx148.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx148.i, align 4
  %FanPwmMin.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 85
  %105 = ptrtoint ptr %FanPwmMin.i to i32
  call void @__asan_load2_noabort(i32 %105)
  %106 = load i16, ptr %FanPwmMin.i, align 2
  %conv149.i = zext i16 %106 to i32
  %FanMaximumRpm.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 88
  %107 = ptrtoint ptr %FanMaximumRpm.i to i32
  call void @__asan_load2_noabort(i32 %107)
  %108 = load i16, ptr %FanMaximumRpm.i, align 4
  %conv150.i = zext i16 %108 to i32
  %mul.i = mul nuw i32 %conv150.i, %conv149.i
  %div151.i = sdiv i32 %mul.i, 100
  call void @__sanitizer_cov_trace_cmp4(i32 %104, i32 %div151.i)
  %cmp152.not.i = icmp ult i32 %104, %div151.i
  br i1 %cmp152.not.i, label %land.lhs.true146.i.if.end170.i_crit_edge, label %land.lhs.true154.i

land.lhs.true146.i.if.end170.i_crit_edge:         ; preds = %land.lhs.true146.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end170.i

land.lhs.true154.i:                               ; preds = %land.lhs.true146.i
  %od_settings_max155.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %109 = ptrtoint ptr %od_settings_max155.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %od_settings_max155.i, align 4
  %arrayidx156.i = getelementptr i32, ptr %110, i32 11
  %111 = ptrtoint ptr %arrayidx156.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx156.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %112)
  %cmp157.not.i = icmp eq i32 %112, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %112, i32 %104)
  %cmp164.not.i = icmp ult i32 %112, %104
  %or.cond6.i = select i1 %cmp157.not.i, i1 true, i1 %cmp164.not.i
  br i1 %or.cond6.i, label %land.lhs.true154.i.if.end170.i_crit_edge, label %if.then166.i

land.lhs.true154.i.if.end170.i_crit_edge:         ; preds = %land.lhs.true154.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end170.i

if.then166.i:                                     ; preds = %land.lhs.true154.i
  call void @__sanitizer_cov_trace_pc() #16
  %113 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %od8_settings1, align 4
  %or168.i = or i32 %114, 32
  store i32 %or168.i, ptr %od8_settings1, align 4
  br label %if.end170.i

if.end170.i:                                      ; preds = %if.then166.i, %land.lhs.true154.i.if.end170.i_crit_edge, %land.lhs.true146.i.if.end170.i_crit_edge, %if.end141.i.if.end170.i_crit_edge, %if.end111.i.if.end170.i_crit_edge
  %enabled173.i = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 56, i32 15, i32 1
  %115 = ptrtoint ptr %enabled173.i to i32
  call void @__asan_load1_noabort(i32 %115)
  %116 = load i8, ptr %enabled173.i, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %116)
  %tobool174.not.i = icmp eq i8 %116, 0
  br i1 %tobool174.not.i, label %if.end170.i.if.end226.i_crit_edge, label %if.then175.i

if.end170.i.if.end226.i_crit_edge:                ; preds = %if.end170.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end226.i

if.then175.i:                                     ; preds = %if.end170.i
  %117 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx177.i = getelementptr i8, ptr %118, i32 6
  %119 = ptrtoint ptr %arrayidx177.i to i32
  call void @__asan_load1_noabort(i32 %119)
  %120 = load i8, ptr %arrayidx177.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %120)
  %tobool179.not.i = icmp eq i8 %120, 0
  br i1 %tobool179.not.i, label %if.then175.i.if.end200.i_crit_edge, label %land.lhs.true180.i

if.then175.i.if.end200.i_crit_edge:               ; preds = %if.then175.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

land.lhs.true180.i:                               ; preds = %if.then175.i
  %od_settings_max181.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %121 = ptrtoint ptr %od_settings_max181.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %od_settings_max181.i, align 4
  %arrayidx182.i = getelementptr i32, ptr %122, i32 12
  %123 = ptrtoint ptr %arrayidx182.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %arrayidx182.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %124)
  %cmp183.not.i = icmp eq i32 %124, 0
  br i1 %cmp183.not.i, label %land.lhs.true180.i.if.end200.i_crit_edge, label %land.lhs.true185.i

land.lhs.true180.i.if.end200.i_crit_edge:         ; preds = %land.lhs.true180.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

land.lhs.true185.i:                               ; preds = %land.lhs.true180.i
  %od_settings_min186.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %125 = ptrtoint ptr %od_settings_min186.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %od_settings_min186.i, align 4
  %arrayidx187.i = getelementptr i32, ptr %126, i32 12
  %127 = ptrtoint ptr %arrayidx187.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %arrayidx187.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %128)
  %cmp188.not.i = icmp eq i32 %128, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %124, i32 %128)
  %cmp195.not.i = icmp ult i32 %124, %128
  %or.cond7.i = select i1 %cmp188.not.i, i1 true, i1 %cmp195.not.i
  br i1 %or.cond7.i, label %land.lhs.true185.i.if.end200.i_crit_edge, label %if.then197.i

land.lhs.true185.i.if.end200.i_crit_edge:         ; preds = %land.lhs.true185.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

if.then197.i:                                     ; preds = %land.lhs.true185.i
  call void @__sanitizer_cov_trace_pc() #16
  %129 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %od8_settings1, align 4
  %or199.i = or i32 %130, 64
  store i32 %or199.i, ptr %od8_settings1, align 4
  br label %if.end200.i

if.end200.i:                                      ; preds = %if.then197.i, %land.lhs.true185.i.if.end200.i_crit_edge, %land.lhs.true180.i.if.end200.i_crit_edge, %if.then175.i.if.end200.i_crit_edge
  %131 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx202.i = getelementptr i8, ptr %132, i32 7
  %133 = ptrtoint ptr %arrayidx202.i to i32
  call void @__asan_load1_noabort(i32 %133)
  %134 = load i8, ptr %arrayidx202.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %134)
  %tobool204.not.i = icmp eq i8 %134, 0
  br i1 %tobool204.not.i, label %if.end200.i.if.end226.i_crit_edge, label %land.lhs.true205.i

if.end200.i.if.end226.i_crit_edge:                ; preds = %if.end200.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end226.i

land.lhs.true205.i:                               ; preds = %if.end200.i
  %od_settings_max206.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  %135 = ptrtoint ptr %od_settings_max206.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %od_settings_max206.i, align 4
  %arrayidx207.i = getelementptr i32, ptr %136, i32 13
  %137 = ptrtoint ptr %arrayidx207.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %arrayidx207.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %138)
  %cmp208.not.i = icmp eq i32 %138, 0
  br i1 %cmp208.not.i, label %land.lhs.true205.i.if.end226.i_crit_edge, label %land.lhs.true210.i

land.lhs.true205.i.if.end226.i_crit_edge:         ; preds = %land.lhs.true205.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end226.i

land.lhs.true210.i:                               ; preds = %land.lhs.true205.i
  %od_settings_min211.i = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %139 = ptrtoint ptr %od_settings_min211.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %od_settings_min211.i, align 4
  %arrayidx212.i = getelementptr i32, ptr %140, i32 13
  %141 = ptrtoint ptr %arrayidx212.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %arrayidx212.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %142)
  %cmp213.not.i = icmp eq i32 %142, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %138, i32 %142)
  %cmp220.not.i = icmp ult i32 %138, %142
  %or.cond8.i = select i1 %cmp213.not.i, i1 true, i1 %cmp220.not.i
  br i1 %or.cond8.i, label %land.lhs.true210.i.if.end226.i_crit_edge, label %if.then222.i

land.lhs.true210.i.if.end226.i_crit_edge:         ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end226.i

if.then222.i:                                     ; preds = %land.lhs.true210.i
  call void @__sanitizer_cov_trace_pc() #16
  %143 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %od8_settings1, align 4
  %or224.i = or i32 %144, 128
  store i32 %or224.i, ptr %od8_settings1, align 4
  br label %if.end226.i

if.end226.i:                                      ; preds = %if.then222.i, %land.lhs.true210.i.if.end226.i_crit_edge, %land.lhs.true205.i.if.end226.i_crit_edge, %if.end200.i.if.end226.i_crit_edge, %if.end170.i.if.end226.i_crit_edge
  %145 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx228.i = getelementptr i8, ptr %146, i32 8
  %147 = ptrtoint ptr %arrayidx228.i to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %arrayidx228.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %148)
  %tobool229.not.i = icmp eq i8 %148, 0
  br i1 %tobool229.not.i, label %if.end226.i.if.end233.i_crit_edge, label %if.then230.i

if.end226.i.if.end233.i_crit_edge:                ; preds = %if.end226.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end233.i

if.then230.i:                                     ; preds = %if.end226.i
  call void @__sanitizer_cov_trace_pc() #16
  %149 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %od8_settings1, align 4
  %or232.i = or i32 %150, 256
  store i32 %or232.i, ptr %od8_settings1, align 4
  br label %if.end233.i

if.end233.i:                                      ; preds = %if.then230.i, %if.end226.i.if.end233.i_crit_edge
  %151 = ptrtoint ptr %od_feature_capabilities84.i to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %od_feature_capabilities84.i, align 4
  %arrayidx235.i = getelementptr i8, ptr %152, i32 9
  %153 = ptrtoint ptr %arrayidx235.i to i32
  call void @__asan_load1_noabort(i32 %153)
  %154 = load i8, ptr %arrayidx235.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %154)
  %tobool237.not.i = icmp eq i8 %154, 0
  br i1 %tobool237.not.i, label %if.end233.i.if.end244.i_crit_edge, label %land.lhs.true238.i

if.end233.i.if.end244.i_crit_edge:                ; preds = %if.end233.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end244.i

land.lhs.true238.i:                               ; preds = %if.end233.i
  %FanZeroRpmEnable.i = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 91
  %155 = ptrtoint ptr %FanZeroRpmEnable.i to i32
  call void @__asan_load1_noabort(i32 %155)
  %156 = load i8, ptr %FanZeroRpmEnable.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %156)
  %tobool240.not.i = icmp eq i8 %156, 0
  br i1 %tobool240.not.i, label %land.lhs.true238.i.if.end244.i_crit_edge, label %if.end244.thread.i

land.lhs.true238.i.if.end244.i_crit_edge:         ; preds = %land.lhs.true238.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end244.i

if.end244.thread.i:                               ; preds = %land.lhs.true238.i
  call void @__sanitizer_cov_trace_pc() #16
  %157 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %od8_settings1, align 4
  %or243.i = or i32 %158, 512
  store i32 %or243.i, ptr %od8_settings1, align 4
  br label %vega20_od8_set_feature_capabilities.exit

if.end244.i:                                      ; preds = %land.lhs.true238.i.if.end244.i_crit_edge, %if.end233.i.if.end244.i_crit_edge
  %159 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %159)
  %.pr.i = load i32, ptr %od8_settings1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr.i)
  %tobool246.not.i = icmp eq i32 %.pr.i, 0
  br i1 %tobool246.not.i, label %if.then247.i, label %if.end244.i.vega20_od8_set_feature_capabilities.exit_crit_edge

if.end244.i.vega20_od8_set_feature_capabilities.exit_crit_edge: ; preds = %if.end244.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %vega20_od8_set_feature_capabilities.exit

if.then247.i:                                     ; preds = %if.end244.i
  call void @__sanitizer_cov_trace_pc() #16
  %od_enabled.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %160 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_store1_noabort(i32 %160)
  store i8 0, ptr %od_enabled.i, align 4
  br label %vega20_od8_set_feature_capabilities.exit

vega20_od8_set_feature_capabilities.exit:         ; preds = %if.then247.i, %if.end244.i.vega20_od8_set_feature_capabilities.exit_crit_edge, %if.end244.thread.i
  %161 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %backend, align 4
  %od8_settings.i391 = getelementptr inbounds %struct.vega20_hwmgr, ptr %162, i32 0, i32 53
  %163 = ptrtoint ptr %od8_settings.i391 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %od8_settings.i391, align 4
  %and.i = and i32 %164, 1
  %165 = getelementptr inbounds %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1
  %166 = ptrtoint ptr %165 to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %and.i, ptr %165, align 4
  %167 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 1
  %168 = ptrtoint ptr %167 to i32
  call void @__asan_store4_noabort(i32 %168)
  store i32 %and.i, ptr %167, align 4
  %and11.i = and i32 %164, 2
  %169 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 2
  %170 = ptrtoint ptr %169 to i32
  call void @__asan_store4_noabort(i32 %170)
  store i32 %and11.i, ptr %169, align 4
  %171 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 3
  %172 = ptrtoint ptr %171 to i32
  call void @__asan_store4_noabort(i32 %172)
  store i32 %and11.i, ptr %171, align 4
  %173 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 4
  %174 = ptrtoint ptr %173 to i32
  call void @__asan_store4_noabort(i32 %174)
  store i32 %and11.i, ptr %173, align 4
  %175 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 5
  %176 = ptrtoint ptr %175 to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 %and11.i, ptr %175, align 4
  %177 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 6
  %178 = ptrtoint ptr %177 to i32
  call void @__asan_store4_noabort(i32 %178)
  store i32 %and11.i, ptr %177, align 4
  %179 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 7
  %180 = ptrtoint ptr %179 to i32
  call void @__asan_store4_noabort(i32 %180)
  store i32 %and11.i, ptr %179, align 4
  %and53.i = and i32 %164, 4
  %181 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 8
  %182 = ptrtoint ptr %181 to i32
  call void @__asan_store4_noabort(i32 %182)
  store i32 %and53.i, ptr %181, align 4
  %and65.i = and i32 %164, 8
  %183 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 9
  %184 = ptrtoint ptr %183 to i32
  call void @__asan_store4_noabort(i32 %184)
  store i32 %and65.i, ptr %183, align 4
  %and77.i = and i32 %164, 16
  %185 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 10
  %186 = ptrtoint ptr %185 to i32
  call void @__asan_store4_noabort(i32 %186)
  store i32 %and77.i, ptr %185, align 4
  %and89.i = and i32 %164, 32
  %187 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 11
  %188 = ptrtoint ptr %187 to i32
  call void @__asan_store4_noabort(i32 %188)
  store i32 %and89.i, ptr %187, align 4
  %and101.i = and i32 %164, 64
  %189 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 12
  %190 = ptrtoint ptr %189 to i32
  call void @__asan_store4_noabort(i32 %190)
  store i32 %and101.i, ptr %189, align 4
  %and113.i = and i32 %164, 128
  %191 = getelementptr %struct.vega20_hwmgr, ptr %162, i32 0, i32 53, i32 1, i32 13
  %192 = ptrtoint ptr %191 to i32
  call void @__asan_store4_noabort(i32 %192)
  store i32 %and113.i, ptr %191, align 4
  %call3 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %overdrive_table, i16 noundef zeroext 9, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool.not = icmp eq i32 %call3, 0
  br i1 %tobool.not, label %do.end11, label %if.then

if.then:                                          ; preds = %vega20_od8_set_feature_capabilities.exit
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_initialize_default_settings._rs, ptr noundef nonnull @__func__.vega20_od8_initialize_default_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.then.cleanup_crit_edge, label %if.then.cleanup.sink.split_crit_edge

if.then.cleanup.sink.split_crit_edge:             ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end11:                                         ; preds = %vega20_od8_set_feature_capabilities.exit
  %193 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load i32, ptr %od8_settings1, align 4
  %and = and i32 %194, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool12.not = icmp eq i32 %and, 0
  br i1 %tobool12.not, label %do.end11.if.end24_crit_edge, label %if.then13

do.end11.if.end24_crit_edge:                      ; preds = %do.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end24

if.then13:                                        ; preds = %do.end11
  call void @__sanitizer_cov_trace_pc() #16
  %195 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load2_noabort(i32 %195)
  %196 = load i16, ptr %overdrive_table, align 2
  %conv = zext i16 %196 to i32
  %GfxclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 1
  %197 = ptrtoint ptr %GfxclkFmax to i32
  call void @__asan_load2_noabort(i32 %197)
  %198 = load i16, ptr %GfxclkFmax, align 2
  %conv14 = zext i16 %198 to i32
  br label %if.end24

if.end24:                                         ; preds = %if.then13, %do.end11.if.end24_crit_edge
  %conv.sink = phi i32 [ %conv, %if.then13 ], [ 0, %do.end11.if.end24_crit_edge ]
  %conv14.sink = phi i32 [ %conv14, %if.then13 ], [ 0, %do.end11.if.end24_crit_edge ]
  %199 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 0, i32 4
  %200 = ptrtoint ptr %199 to i32
  call void @__asan_store4_noabort(i32 %200)
  store i32 %conv.sink, ptr %199, align 4
  %201 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 1, i32 4
  %202 = ptrtoint ptr %201 to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 %conv14.sink, ptr %201, align 4
  %and26 = and i32 %194, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %if.else137, label %if.then28

if.then28:                                        ; preds = %if.end24
  %203 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load2_noabort(i32 %203)
  %204 = load i16, ptr %overdrive_table, align 2
  %GfxclkFreq1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 2
  %205 = ptrtoint ptr %GfxclkFreq1 to i32
  call void @__asan_store2_noabort(i32 %205)
  store i16 %204, ptr %GfxclkFreq1, align 2
  %conv31 = zext i16 %204 to i32
  %default_value34 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 2, i32 4
  %206 = ptrtoint ptr %default_value34 to i32
  call void @__asan_store4_noabort(i32 %206)
  store i32 %conv31, ptr %default_value34, align 4
  %GfxclkFmax35 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 1
  %207 = ptrtoint ptr %GfxclkFmax35 to i32
  call void @__asan_load2_noabort(i32 %207)
  %208 = load i16, ptr %GfxclkFmax35, align 2
  %GfxclkFreq3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 6
  %209 = ptrtoint ptr %GfxclkFreq3 to i32
  call void @__asan_store2_noabort(i32 %209)
  store i16 %208, ptr %GfxclkFreq3, align 2
  %conv37 = zext i16 %208 to i32
  %default_value40 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 6, i32 4
  %210 = ptrtoint ptr %default_value40 to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 %conv37, ptr %default_value40, align 4
  %add = add nuw nsw i32 %conv37, %conv31
  %div387 = lshr i32 %add, 1
  %conv45 = trunc i32 %div387 to i16
  %GfxclkFreq2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 4
  %211 = ptrtoint ptr %GfxclkFreq2 to i32
  call void @__asan_store2_noabort(i32 %211)
  store i16 %conv45, ptr %GfxclkFreq2, align 2
  %default_value50 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 4, i32 4
  %212 = ptrtoint ptr %default_value50 to i32
  call void @__asan_store4_noabort(i32 %212)
  store i32 %div387, ptr %default_value50, align 4
  %default_value54 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 3, i32 4
  %or.i = or i32 %conv31, 5570560
  %call.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 95, i32 noundef %or.i, ptr noundef %default_value54) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i392 = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i392, label %vega20_od8_get_gfx_clock_base_voltage.exit, label %if.then.i393

if.then.i393:                                     ; preds = %if.then28
  %call1.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_get_gfx_clock_base_voltage._rs, ptr noundef nonnull @__func__.vega20_od8_get_gfx_clock_base_voltage) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.then.i393.if.then59_crit_edge, label %do.end.i

if.then.i393.if.then59_crit_edge:                 ; preds = %if.then.i393
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then59

do.end.i:                                         ; preds = %if.then.i393
  call void @__sanitizer_cov_trace_pc() #16
  %call5.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.242) #18
  br label %if.then59

vega20_od8_get_gfx_clock_base_voltage.exit:       ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #16
  %213 = ptrtoint ptr %default_value54 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %default_value54, align 4
  %div12.i = lshr i32 %214, 2
  br label %do.end74

if.then59:                                        ; preds = %do.end.i, %if.then.i393.if.then59_crit_edge
  %call60 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_initialize_default_settings._rs.228, ptr noundef nonnull @__func__.vega20_od8_initialize_default_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %if.then59.do.end74_crit_edge, label %do.end65

if.then59.do.end74_crit_edge:                     ; preds = %if.then59
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end74

do.end65:                                         ; preds = %if.then59
  call void @__sanitizer_cov_trace_pc() #16
  %call67 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.231) #18
  br label %do.end74

do.end74:                                         ; preds = %do.end65, %if.then59.do.end74_crit_edge, %vega20_od8_get_gfx_clock_base_voltage.exit
  %storemerge = phi i32 [ %div12.i, %vega20_od8_get_gfx_clock_base_voltage.exit ], [ 0, %do.end65 ], [ 0, %if.then59.do.end74_crit_edge ]
  %215 = ptrtoint ptr %default_value54 to i32
  call void @__asan_store4_noabort(i32 %215)
  store i32 %storemerge, ptr %default_value54, align 4
  %.tr = trunc i32 %storemerge to i16
  %conv78 = shl i16 %.tr, 2
  %GfxclkVolt1 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 3
  %216 = ptrtoint ptr %GfxclkVolt1 to i32
  call void @__asan_store2_noabort(i32 %216)
  store i16 %conv78, ptr %GfxclkVolt1, align 2
  %default_value82 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 5, i32 4
  %217 = ptrtoint ptr %GfxclkFreq2 to i32
  call void @__asan_load2_noabort(i32 %217)
  %218 = load i16, ptr %GfxclkFreq2, align 2
  %conv84 = zext i16 %218 to i32
  %or.i394 = or i32 %conv84, 5570560
  %call.i395 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 95, i32 noundef %or.i394, ptr noundef %default_value82) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i395)
  %tobool.not.i396 = icmp eq i32 %call.i395, 0
  br i1 %tobool.not.i396, label %vega20_od8_get_gfx_clock_base_voltage.exit404, label %if.then.i399

if.then.i399:                                     ; preds = %do.end74
  %call1.i397 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_get_gfx_clock_base_voltage._rs, ptr noundef nonnull @__func__.vega20_od8_get_gfx_clock_base_voltage) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i397)
  %tobool2.not.i398 = icmp eq i32 %call1.i397, 0
  br i1 %tobool2.not.i398, label %if.then.i399.if.then87_crit_edge, label %do.end.i401

if.then.i399.if.then87_crit_edge:                 ; preds = %if.then.i399
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then87

do.end.i401:                                      ; preds = %if.then.i399
  call void @__sanitizer_cov_trace_pc() #16
  %call5.i400 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.242) #18
  br label %if.then87

vega20_od8_get_gfx_clock_base_voltage.exit404:    ; preds = %do.end74
  call void @__sanitizer_cov_trace_pc() #16
  %219 = ptrtoint ptr %default_value82 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load i32, ptr %default_value82, align 4
  %div12.i402 = lshr i32 %220, 2
  br label %do.end102

if.then87:                                        ; preds = %do.end.i401, %if.then.i399.if.then87_crit_edge
  %call88 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_initialize_default_settings._rs.232, ptr noundef nonnull @__func__.vega20_od8_initialize_default_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call88)
  %tobool89.not = icmp eq i32 %call88, 0
  br i1 %tobool89.not, label %if.then87.do.end102_crit_edge, label %do.end93

if.then87.do.end102_crit_edge:                    ; preds = %if.then87
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end102

do.end93:                                         ; preds = %if.then87
  call void @__sanitizer_cov_trace_pc() #16
  %call95 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.231) #18
  br label %do.end102

do.end102:                                        ; preds = %do.end93, %if.then87.do.end102_crit_edge, %vega20_od8_get_gfx_clock_base_voltage.exit404
  %storemerge416 = phi i32 [ %div12.i402, %vega20_od8_get_gfx_clock_base_voltage.exit404 ], [ 0, %do.end93 ], [ 0, %if.then87.do.end102_crit_edge ]
  %221 = ptrtoint ptr %default_value82 to i32
  call void @__asan_store4_noabort(i32 %221)
  store i32 %storemerge416, ptr %default_value82, align 4
  %.tr388 = trunc i32 %storemerge416 to i16
  %conv107 = shl i16 %.tr388, 2
  %GfxclkVolt2 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 5
  %222 = ptrtoint ptr %GfxclkVolt2 to i32
  call void @__asan_store2_noabort(i32 %222)
  store i16 %conv107, ptr %GfxclkVolt2, align 2
  %default_value111 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 7, i32 4
  %223 = ptrtoint ptr %GfxclkFreq3 to i32
  call void @__asan_load2_noabort(i32 %223)
  %224 = load i16, ptr %GfxclkFreq3, align 2
  %conv113 = zext i16 %224 to i32
  %or.i405 = or i32 %conv113, 5570560
  %call.i406 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 95, i32 noundef %or.i405, ptr noundef %default_value111) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i406)
  %tobool.not.i407 = icmp eq i32 %call.i406, 0
  br i1 %tobool.not.i407, label %vega20_od8_get_gfx_clock_base_voltage.exit415, label %if.then.i410

if.then.i410:                                     ; preds = %do.end102
  %call1.i408 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_get_gfx_clock_base_voltage._rs, ptr noundef nonnull @__func__.vega20_od8_get_gfx_clock_base_voltage) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i408)
  %tobool2.not.i409 = icmp eq i32 %call1.i408, 0
  br i1 %tobool2.not.i409, label %if.then.i410.if.then116_crit_edge, label %do.end.i412

if.then.i410.if.then116_crit_edge:                ; preds = %if.then.i410
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then116

do.end.i412:                                      ; preds = %if.then.i410
  call void @__sanitizer_cov_trace_pc() #16
  %call5.i411 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.242) #18
  br label %if.then116

vega20_od8_get_gfx_clock_base_voltage.exit415:    ; preds = %do.end102
  call void @__sanitizer_cov_trace_pc() #16
  %225 = ptrtoint ptr %default_value111 to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %default_value111, align 4
  %div12.i413 = lshr i32 %226, 2
  br label %do.end131

if.then116:                                       ; preds = %do.end.i412, %if.then.i410.if.then116_crit_edge
  %call117 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_initialize_default_settings._rs.235, ptr noundef nonnull @__func__.vega20_od8_initialize_default_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.then116.do.end131_crit_edge, label %do.end122

if.then116.do.end131_crit_edge:                   ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end131

do.end122:                                        ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #16
  %call124 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.231) #18
  br label %do.end131

do.end131:                                        ; preds = %do.end122, %if.then116.do.end131_crit_edge, %vega20_od8_get_gfx_clock_base_voltage.exit415
  %storemerge417 = phi i32 [ %div12.i413, %vega20_od8_get_gfx_clock_base_voltage.exit415 ], [ 0, %do.end122 ], [ 0, %if.then116.do.end131_crit_edge ]
  %227 = ptrtoint ptr %default_value111 to i32
  call void @__asan_store4_noabort(i32 %227)
  store i32 %storemerge417, ptr %default_value111, align 4
  %.tr389 = trunc i32 %storemerge417 to i16
  %conv136 = shl i16 %.tr389, 2
  %GfxclkVolt3 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 7
  %228 = ptrtoint ptr %GfxclkVolt3 to i32
  call void @__asan_store2_noabort(i32 %228)
  store i16 %conv136, ptr %GfxclkVolt3, align 2
  br label %if.end156

if.else137:                                       ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #16
  %default_value140 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 2, i32 4
  %229 = ptrtoint ptr %default_value140 to i32
  call void @__asan_store4_noabort(i32 %229)
  store i32 0, ptr %default_value140, align 4
  %default_value143 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 3, i32 4
  %230 = ptrtoint ptr %default_value143 to i32
  call void @__asan_store4_noabort(i32 %230)
  store i32 0, ptr %default_value143, align 4
  %default_value146 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 4, i32 4
  %231 = ptrtoint ptr %default_value146 to i32
  call void @__asan_store4_noabort(i32 %231)
  store i32 0, ptr %default_value146, align 4
  %default_value149 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 5, i32 4
  %232 = ptrtoint ptr %default_value149 to i32
  call void @__asan_store4_noabort(i32 %232)
  store i32 0, ptr %default_value149, align 4
  %default_value152 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 6, i32 4
  %233 = ptrtoint ptr %default_value152 to i32
  call void @__asan_store4_noabort(i32 %233)
  store i32 0, ptr %default_value152, align 4
  %default_value155 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 7, i32 4
  %234 = ptrtoint ptr %default_value155 to i32
  call void @__asan_store4_noabort(i32 %234)
  store i32 0, ptr %default_value155, align 4
  br label %if.end156

if.end156:                                        ; preds = %if.else137, %do.end131
  %235 = ptrtoint ptr %od8_settings1 to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %od8_settings1, align 4
  %and158 = and i32 %236, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and158)
  %tobool159.not = icmp eq i32 %and158, 0
  br i1 %tobool159.not, label %if.end156.if.end169_crit_edge, label %if.then160

if.end156.if.end169_crit_edge:                    ; preds = %if.end156
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end169

if.then160:                                       ; preds = %if.end156
  call void @__sanitizer_cov_trace_pc() #16
  %UclkFmax = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 8
  %237 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_load2_noabort(i32 %237)
  %238 = load i16, ptr %UclkFmax, align 2
  %conv161 = zext i16 %238 to i32
  br label %if.end169

if.end169:                                        ; preds = %if.then160, %if.end156.if.end169_crit_edge
  %conv161.sink = phi i32 [ %conv161, %if.then160 ], [ 0, %if.end156.if.end169_crit_edge ]
  %239 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 8, i32 4
  %240 = ptrtoint ptr %239 to i32
  call void @__asan_store4_noabort(i32 %240)
  store i32 %conv161.sink, ptr %239, align 4
  %and171 = and i32 %236, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and171)
  %tobool172.not = icmp eq i32 %and171, 0
  br i1 %tobool172.not, label %if.end169.if.end182_crit_edge, label %if.then173

if.end169.if.end182_crit_edge:                    ; preds = %if.end169
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end182

if.then173:                                       ; preds = %if.end169
  call void @__sanitizer_cov_trace_pc() #16
  %OverDrivePct = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 9
  %241 = ptrtoint ptr %OverDrivePct to i32
  call void @__asan_load2_noabort(i32 %241)
  %242 = load i16, ptr %OverDrivePct, align 2
  %conv174 = sext i16 %242 to i32
  br label %if.end182

if.end182:                                        ; preds = %if.then173, %if.end169.if.end182_crit_edge
  %conv174.sink = phi i32 [ %conv174, %if.then173 ], [ 0, %if.end169.if.end182_crit_edge ]
  %243 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 9, i32 4
  %244 = ptrtoint ptr %243 to i32
  call void @__asan_store4_noabort(i32 %244)
  store i32 %conv174.sink, ptr %243, align 4
  %and184 = and i32 %236, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and184)
  %tobool185.not = icmp eq i32 %and184, 0
  br i1 %tobool185.not, label %if.end182.if.end195_crit_edge, label %if.then186

if.end182.if.end195_crit_edge:                    ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end195

if.then186:                                       ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #16
  %FanMaximumRpm = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 10
  %245 = ptrtoint ptr %FanMaximumRpm to i32
  call void @__asan_load2_noabort(i32 %245)
  %246 = load i16, ptr %FanMaximumRpm, align 2
  %conv187 = zext i16 %246 to i32
  br label %if.end195

if.end195:                                        ; preds = %if.then186, %if.end182.if.end195_crit_edge
  %conv187.sink = phi i32 [ %conv187, %if.then186 ], [ 0, %if.end182.if.end195_crit_edge ]
  %247 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 10, i32 4
  %248 = ptrtoint ptr %247 to i32
  call void @__asan_store4_noabort(i32 %248)
  store i32 %conv187.sink, ptr %247, align 4
  %and197 = and i32 %236, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and197)
  %tobool198.not = icmp eq i32 %and197, 0
  br i1 %tobool198.not, label %if.end195.if.end213_crit_edge, label %if.then199

if.end195.if.end213_crit_edge:                    ; preds = %if.end195
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end213

if.then199:                                       ; preds = %if.end195
  call void @__sanitizer_cov_trace_pc() #16
  %FanMinimumPwm = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 11
  %249 = ptrtoint ptr %FanMinimumPwm to i32
  call void @__asan_load2_noabort(i32 %249)
  %250 = load i16, ptr %FanMinimumPwm, align 2
  %conv200 = zext i16 %250 to i32
  %FanMaximumRpm202 = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 13, i32 88
  %251 = ptrtoint ptr %FanMaximumRpm202 to i32
  call void @__asan_load2_noabort(i32 %251)
  %252 = load i16, ptr %FanMaximumRpm202, align 8
  %conv203 = zext i16 %252 to i32
  %mul204 = mul nuw i32 %conv203, %conv200
  %div205 = sdiv i32 %mul204, 100
  br label %if.end213

if.end213:                                        ; preds = %if.then199, %if.end195.if.end213_crit_edge
  %div205.sink = phi i32 [ %div205, %if.then199 ], [ 0, %if.end195.if.end213_crit_edge ]
  %253 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 11, i32 4
  %254 = ptrtoint ptr %253 to i32
  call void @__asan_store4_noabort(i32 %254)
  store i32 %div205.sink, ptr %253, align 4
  %and215 = and i32 %236, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and215)
  %tobool216.not = icmp eq i32 %and215, 0
  br i1 %tobool216.not, label %if.end213.if.end226_crit_edge, label %if.then217

if.end213.if.end226_crit_edge:                    ; preds = %if.end213
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end226

if.then217:                                       ; preds = %if.end213
  call void @__sanitizer_cov_trace_pc() #16
  %FanTargetTemperature = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 12
  %255 = ptrtoint ptr %FanTargetTemperature to i32
  call void @__asan_load2_noabort(i32 %255)
  %256 = load i16, ptr %FanTargetTemperature, align 2
  %conv218 = zext i16 %256 to i32
  br label %if.end226

if.end226:                                        ; preds = %if.then217, %if.end213.if.end226_crit_edge
  %conv218.sink = phi i32 [ %conv218, %if.then217 ], [ 0, %if.end213.if.end226_crit_edge ]
  %257 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 12, i32 4
  %258 = ptrtoint ptr %257 to i32
  call void @__asan_store4_noabort(i32 %258)
  store i32 %conv218.sink, ptr %257, align 4
  %and228 = and i32 %236, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and228)
  %tobool229.not = icmp eq i32 %and228, 0
  br i1 %tobool229.not, label %if.end226.if.end239_crit_edge, label %if.then230

if.end226.if.end239_crit_edge:                    ; preds = %if.end226
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end239

if.then230:                                       ; preds = %if.end226
  call void @__sanitizer_cov_trace_pc() #16
  %MaxOpTemp = getelementptr inbounds %struct.vega20_hwmgr, ptr %3, i32 0, i32 57, i32 20, i32 13
  %259 = ptrtoint ptr %MaxOpTemp to i32
  call void @__asan_load2_noabort(i32 %259)
  %260 = load i16, ptr %MaxOpTemp, align 2
  %conv231 = zext i16 %260 to i32
  br label %if.end239

if.end239:                                        ; preds = %if.then230, %if.end226.if.end239_crit_edge
  %conv231.sink = phi i32 [ %conv231, %if.then230 ], [ 0, %if.end226.if.end239_crit_edge ]
  %261 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 13, i32 4
  %262 = ptrtoint ptr %261 to i32
  call void @__asan_store4_noabort(i32 %262)
  store i32 %conv231.sink, ptr %261, align 4
  %od_settings_min = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 11
  %od_settings_max = getelementptr inbounds %struct.phm_ppt_v3_information, ptr %1, i32 0, i32 10
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end239
  %i.0418 = phi i32 [ 0, %if.end239 ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx242 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418
  %263 = ptrtoint ptr %arrayidx242 to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %arrayidx242, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %264)
  %tobool243.not = icmp eq i32 %264, 0
  br i1 %tobool243.not, label %if.else256, label %if.then244

if.then244:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %265 = ptrtoint ptr %od_settings_min to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load ptr, ptr %od_settings_min, align 4
  %arrayidx245 = getelementptr i32, ptr %266, i32 %i.0418
  %267 = ptrtoint ptr %arrayidx245 to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load i32, ptr %arrayidx245, align 4
  %min_value = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418, i32 1
  %269 = ptrtoint ptr %min_value to i32
  call void @__asan_store4_noabort(i32 %269)
  store i32 %268, ptr %min_value, align 4
  %270 = ptrtoint ptr %od_settings_max to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %od_settings_max, align 4
  %arrayidx248 = getelementptr i32, ptr %271, i32 %i.0418
  %272 = ptrtoint ptr %arrayidx248 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load i32, ptr %arrayidx248, align 4
  %default_value253 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418, i32 4
  %274 = ptrtoint ptr %default_value253 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %default_value253, align 4
  br label %for.inc

if.else256:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %min_value259 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418, i32 1
  %276 = ptrtoint ptr %min_value259 to i32
  call void @__asan_store4_noabort(i32 %276)
  store i32 0, ptr %min_value259, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.else256, %if.then244
  %.sink420 = phi i32 [ 0, %if.else256 ], [ %273, %if.then244 ]
  %.sink = phi i32 [ 0, %if.else256 ], [ %275, %if.then244 ]
  %277 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418, i32 2
  %278 = ptrtoint ptr %277 to i32
  call void @__asan_store4_noabort(i32 %278)
  store i32 %.sink420, ptr %277, align 4
  %279 = getelementptr %struct.vega20_hwmgr, ptr %3, i32 0, i32 53, i32 1, i32 %i.0418, i32 3
  %280 = ptrtoint ptr %279 to i32
  call void @__asan_store4_noabort(i32 %280)
  store i32 %.sink, ptr %279, align 4
  %inc = add nuw nsw i32 %i.0418, 1
  %exitcond.not = icmp eq i32 %inc, 16
  br i1 %exitcond.not, label %for.end, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.end:                                          ; preds = %for.inc
  %call267 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %overdrive_table, i16 noundef zeroext 9, i1 noundef zeroext false) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call267)
  %tobool269.not = icmp eq i32 %call267, 0
  br i1 %tobool269.not, label %for.end.cleanup_crit_edge, label %if.then270

for.end.cleanup_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then270:                                       ; preds = %for.end
  %call271 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_initialize_default_settings._rs.238, ptr noundef nonnull @__func__.vega20_od8_initialize_default_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call271)
  %tobool272.not = icmp eq i32 %call271, 0
  br i1 %tobool272.not, label %if.then270.cleanup_crit_edge, label %if.then270.cleanup.sink.split_crit_edge

if.then270.cleanup.sink.split_crit_edge:          ; preds = %if.then270
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then270.cleanup_crit_edge:                     ; preds = %if.then270
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then270.cleanup.sink.split_crit_edge, %if.then.cleanup.sink.split_crit_edge
  %.str.241.sink = phi ptr [ @.str.227, %if.then.cleanup.sink.split_crit_edge ], [ @.str.241, %if.then270.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call3, %if.then.cleanup.sink.split_crit_edge ], [ %call267, %if.then270.cleanup.sink.split_crit_edge ]
  %call278 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.241.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then270.cleanup_crit_edge, %for.end.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.then.cleanup_crit_edge ], [ %call267, %if.then270.cleanup_crit_edge ], [ 0, %for.end.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc void @vega20_populate_umdpstate_clocks(ptr nocapture noundef %hwmgr) unnamed_addr #12 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %gfx_table1 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1
  %value = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 0, i32 1
  %2 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %value, align 4
  %pstate_sclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 51
  %4 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %pstate_sclk, align 4
  %value6 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 0, i32 1
  %5 = ptrtoint ptr %value6 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %value6, align 4
  %pstate_mclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 52
  %7 = ptrtoint ptr %pstate_mclk to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %pstate_mclk, align 4
  %8 = ptrtoint ptr %gfx_table1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_table1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %9)
  %cmp = icmp ugt i32 %9, 3
  br i1 %cmp, label %land.lhs.true, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %mem_table3 = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %10 = ptrtoint ptr %mem_table3 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %mem_table3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %11)
  %cmp8 = icmp ugt i32 %11, 2
  br i1 %cmp8, label %if.then, label %land.lhs.true.if.end_crit_edge

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  %value11 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 3, i32 1
  %12 = ptrtoint ptr %value11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %value11, align 4
  %14 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %pstate_sclk, align 4
  %value15 = getelementptr %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 2, i32 1
  %15 = ptrtoint ptr %value15 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %value15, align 4
  %17 = ptrtoint ptr %pstate_mclk to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %pstate_mclk, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %18 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %pstate_sclk, align 4
  %mul = mul i32 %19, 100
  store i32 %mul, ptr %pstate_sclk, align 4
  %20 = ptrtoint ptr %pstate_mclk to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %pstate_mclk, align 4
  %mul20 = mul i32 %21, 100
  store i32 %mul20, ptr %pstate_mclk, align 4
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_vbios_bootup_values(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_smc_table_manager(ptr noundef, ptr noundef, i16 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_get_enabled_smc_features(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_enable_smc_features(ptr noundef, i1 noundef zeroext, i64 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr nocapture noundef writeonly %dpm_table, i32 noundef %clk_id) unnamed_addr #1 align 64 {
entry:
  %num_of_levels = alloca i32, align 4
  %clk = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %num_of_levels) #14
  %0 = ptrtoint ptr %num_of_levels to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %num_of_levels, align 4, !annotation !1042
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %clk) #14
  %1 = ptrtoint ptr %clk to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %clk, align 4, !annotation !1042
  %shl.i = shl i32 %clk_id, 16
  %or.i = or i32 %shl.i, 255
  %call.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 44, i32 noundef %or.i, ptr noundef nonnull %num_of_levels) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %do.end8, label %if.then.i

if.then.i:                                        ; preds = %entry
  %call1.i = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_number_of_dpm_level._rs, ptr noundef nonnull @__func__.vega20_get_number_of_dpm_level) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.then.i.if.then_crit_edge, label %do.end.i

if.then.i.if.then_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  %call5.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.197) #18
  br label %if.then

if.then:                                          ; preds = %do.end.i, %if.then.i.if.then_crit_edge
  %call1 = call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_single_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_single_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %if.then.cleanup.sink.split_crit_edge

if.then.cleanup.sink.split_crit_edge:             ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end8:                                          ; preds = %entry
  %2 = ptrtoint ptr %num_of_levels to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_of_levels, align 4
  %4 = ptrtoint ptr %dpm_table to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %dpm_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp51.not = icmp eq i32 %3, 0
  br i1 %cmp51.not, label %do.end8.cleanup_crit_edge, label %do.end8.for.body_crit_edge

do.end8.for.body_crit_edge:                       ; preds = %do.end8
  br label %for.body

do.end8.cleanup_crit_edge:                        ; preds = %do.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body:                                         ; preds = %do.end24.for.body_crit_edge, %do.end8.for.body_crit_edge
  %i.052 = phi i32 [ %inc, %do.end24.for.body_crit_edge ], [ 0, %do.end8.for.body_crit_edge ]
  %or.i43 = or i32 %i.052, %shl.i
  %call.i44 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 44, i32 noundef %or.i43, ptr noundef nonnull %clk) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i44)
  %tobool.not.i45 = icmp eq i32 %call.i44, 0
  br i1 %tobool.not.i45, label %do.end24, label %if.then.i48

if.then.i48:                                      ; preds = %for.body
  %call1.i46 = call i32 @___ratelimit(ptr noundef nonnull @vega20_get_dpm_frequency_by_index._rs, ptr noundef nonnull @__func__.vega20_get_dpm_frequency_by_index) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i46)
  %tobool2.not.i47 = icmp eq i32 %call1.i46, 0
  br i1 %tobool2.not.i47, label %if.then.i48.if.then12_crit_edge, label %do.end.i50

if.then.i48.if.then12_crit_edge:                  ; preds = %if.then.i48
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then12

do.end.i50:                                       ; preds = %if.then.i48
  call void @__sanitizer_cov_trace_pc() #16
  %call5.i49 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.198) #18
  br label %if.then12

if.then12:                                        ; preds = %do.end.i50, %if.then.i48.if.then12_crit_edge
  %call13 = call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_single_dpm_table._rs.193, ptr noundef nonnull @__func__.vega20_setup_single_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %if.then12.cleanup_crit_edge, label %if.then12.cleanup.sink.split_crit_edge

if.then12.cleanup.sink.split_crit_edge:           ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then12.cleanup_crit_edge:                      ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end24:                                         ; preds = %for.body
  %5 = ptrtoint ptr %clk to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %clk, align 4
  %arrayidx = getelementptr %struct.vega20_single_dpm_table, ptr %dpm_table, i32 0, i32 2, i32 %i.052
  %value = getelementptr %struct.vega20_single_dpm_table, ptr %dpm_table, i32 0, i32 2, i32 %i.052, i32 1
  %7 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %value, align 4
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 1, ptr %arrayidx, align 4
  %inc = add nuw i32 %i.052, 1
  %9 = ptrtoint ptr %num_of_levels to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %num_of_levels, align 4
  %cmp = icmp ult i32 %inc, %10
  br i1 %cmp, label %do.end24.for.body_crit_edge, label %do.end24.cleanup_crit_edge

do.end24.cleanup_crit_edge:                       ; preds = %do.end24
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end24.for.body_crit_edge:                      ; preds = %do.end24
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

cleanup.sink.split:                               ; preds = %if.then12.cleanup.sink.split_crit_edge, %if.then.cleanup.sink.split_crit_edge
  %.str.196.sink = phi ptr [ @.str.192, %if.then.cleanup.sink.split_crit_edge ], [ @.str.196, %if.then12.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call.i, %if.then.cleanup.sink.split_crit_edge ], [ %call.i44, %if.then12.cleanup.sink.split_crit_edge ]
  %call20 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.196.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %do.end24.cleanup_crit_edge, %if.then12.cleanup_crit_edge, %do.end8.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call.i, %if.then.cleanup_crit_edge ], [ %call.i44, %if.then12.cleanup_crit_edge ], [ 0, %do.end8.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ], [ 0, %do.end24.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %clk) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %num_of_levels) #14
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_setup_memclk_dpm_table(ptr noundef %hwmgr) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 2, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %call = tail call fastcc i32 @vega20_setup_single_dpm_table(ptr noundef %hwmgr, ptr noundef %mem_table, i32 noundef 5)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool2.not = icmp eq i32 %call, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %if.then3

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then3:                                         ; preds = %if.then
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_setup_memclk_dpm_table._rs, ptr noundef nonnull @__func__.vega20_setup_memclk_dpm_table) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.then3.cleanup_crit_edge, label %do.end

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end:                                           ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #16
  %call8 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.200) #18
  br label %cleanup

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %mem_table to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 1, ptr %mem_table, align 4
  %mem_clock = getelementptr inbounds %struct.vega20_hwmgr, ptr %1, i32 0, i32 3, i32 6
  %5 = ptrtoint ptr %mem_clock to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %mem_clock, align 8
  %div = udiv i32 %6, 100
  %value = getelementptr inbounds %struct.vega20_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 0, i32 1
  %7 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %div, ptr %value, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.else, %do.end, %if.then3.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then3.cleanup_crit_edge ], [ 0, %if.then.cleanup_crit_edge ], [ 0, %if.else ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_get_max_sustainable_clock(ptr noundef %hwmgr, ptr noundef %clock, i32 noundef %clock_select) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %shl = shl i32 %clock_select, 16
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 84, i32 noundef %shl, ptr noundef %clock) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %do.end7, label %if.then

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_get_max_sustainable_clock._rs, ptr noundef nonnull @__func__.vega20_get_max_sustainable_clock) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %if.then.cleanup.sink.split_crit_edge

if.then.cleanup.sink.split_crit_edge:             ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end7:                                          ; preds = %entry
  %0 = ptrtoint ptr %clock to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %clock, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp8 = icmp eq i32 %1, 0
  br i1 %cmp8, label %do.body10, label %do.end7.cleanup_crit_edge

do.end7.cleanup_crit_edge:                        ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body10:                                        ; preds = %do.end7
  %call12 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 43, i32 noundef %shl, ptr noundef %clock) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %cmp13 = icmp eq i32 %call12, 0
  br i1 %cmp13, label %do.body10.cleanup_crit_edge, label %if.then14

do.body10.cleanup_crit_edge:                      ; preds = %do.body10
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then14:                                        ; preds = %do.body10
  %call15 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_get_max_sustainable_clock._rs.223, ptr noundef nonnull @__func__.vega20_get_max_sustainable_clock) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.then14.cleanup_crit_edge, label %if.then14.cleanup.sink.split_crit_edge

if.then14.cleanup.sink.split_crit_edge:           ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then14.cleanup_crit_edge:                      ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then14.cleanup.sink.split_crit_edge, %if.then.cleanup.sink.split_crit_edge
  %.str.226.sink = phi ptr [ @.str.222, %if.then.cleanup.sink.split_crit_edge ], [ @.str.226, %if.then14.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call, %if.then.cleanup.sink.split_crit_edge ], [ %call12, %if.then14.cleanup.sink.split_crit_edge ]
  %call22 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.226.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then14.cleanup_crit_edge, %do.body10.cleanup_crit_edge, %do.end7.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.then.cleanup_crit_edge ], [ %call12, %if.then14.cleanup_crit_edge ], [ 0, %do.body10.cleanup_crit_edge ], [ 0, %do.end7.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_ip_set_powergating_state(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega20_enable_disable_uvd_dpm(ptr noundef %hwmgr, i1 noundef zeroext %enable) unnamed_addr #1 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %enable to i8
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %arrayidx = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %arrayidx, align 8, !range !1043
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then:                                          ; preds = %entry
  %enabled = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 1
  %4 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enabled, align 1, !range !1043
  call void @__sanitizer_cov_trace_cmp1(i8 %5, i8 %frombool)
  %cmp = icmp eq i8 %5, %frombool
  br i1 %cmp, label %if.then7, label %if.then.if.end38_crit_edge

if.then.if.end38_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end38

if.then7:                                         ; preds = %if.then
  br i1 %enable, label %do.body10, label %do.body19

do.body10:                                        ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #16
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug347, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_enable_disable_uvd_dpm, %if.then15)) #14
          to label %if.end38 [label %if.then15], !srcloc !1044

if.then15:                                        ; preds = %do.body10
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug347, ptr noundef nonnull @.str.254) #14
  br label %if.end38

do.body19:                                        ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #16
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug348, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega20_enable_disable_uvd_dpm, %if.then31)) #14
          to label %if.end38 [label %if.then31], !srcloc !1044

if.then31:                                        ; preds = %do.body19
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug348, ptr noundef nonnull @.str.256) #14
  br label %if.end38

if.end38:                                         ; preds = %if.then31, %do.body19, %if.then15, %do.body10, %if.then.if.end38_crit_edge
  %smu_feature_bitmap = getelementptr %struct.vega20_hwmgr, ptr %1, i32 0, i32 56, i32 4, i32 4
  %6 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %smu_feature_bitmap, align 8
  %call42 = tail call i32 @vega20_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext %enable, i64 noundef %7) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call42)
  %tobool44.not = icmp eq i32 %call42, 0
  br i1 %tobool44.not, label %do.end57, label %if.then45

if.then45:                                        ; preds = %if.end38
  %call46 = tail call i32 @___ratelimit(ptr noundef nonnull @vega20_enable_disable_uvd_dpm._rs, ptr noundef nonnull @.str.252) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46)
  %tobool47.not = icmp eq i32 %call46, 0
  br i1 %tobool47.not, label %if.then45.cleanup_crit_edge, label %do.end51

if.then45.cleanup_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end51:                                         ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #16
  %call53 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.257) #18
  br label %cleanup

do.end57:                                         ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #16
  %8 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool, ptr %enabled, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end57, %do.end51, %if.then45.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_stop_smc_fan_control(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_fan_ctrl_start_smc_fan_control(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_set_watermarks_for_clocks_ranges(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.cttz.i32(i32, i1 immarg) #10

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #13

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega20_od8_set_settings(ptr noundef %hwmgr, i32 noundef %index, i32 noundef %value) unnamed_addr #1 align 64 {
entry:
  %od_table = alloca %struct.OverDriveTable_t, align 2
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %od_table) #14
  %0 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 1
  %1 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 3
  %2 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 4
  %3 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 5
  %4 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 6
  %5 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 7
  %6 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 8
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %7 = call ptr @memset(ptr %od_table, i32 255, i32 32)
  %8 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %backend, align 4
  %call = call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef nonnull %od_table, i16 noundef zeroext 9, i1 noundef zeroext true) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %do.end9, label %if.then

if.then:                                          ; preds = %entry
  %call2 = call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_set_settings._rs, ptr noundef nonnull @__func__.vega20_od8_set_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool3.not = icmp eq i32 %call2, 0
  br i1 %tobool3.not, label %if.then.cleanup_crit_edge, label %if.then.cleanup.sink.split_crit_edge

if.then.cleanup.sink.split_crit_edge:             ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end9:                                          ; preds = %entry
  %10 = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 2
  %11 = zext i32 %index to i64
  call void @__sanitizer_cov_trace_switch(i64 %11, ptr @__sancov_gen_cov_switch_values.572)
  switch i32 %index, label %do.end9.sw.epilog_crit_edge [
    i32 8, label %sw.bb30
    i32 1, label %sw.bb10
    i32 2, label %do.end9.sw.epilog.sink.split_crit_edge
    i32 3, label %sw.bb20
    i32 4, label %sw.bb22
    i32 5, label %sw.bb24
    i32 6, label %sw.bb26
    i32 7, label %sw.bb28
  ]

do.end9.sw.epilog.sink.split_crit_edge:           ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

do.end9.sw.epilog_crit_edge:                      ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

sw.bb10:                                          ; preds = %do.end9
  %min_value = getelementptr %struct.vega20_hwmgr, ptr %9, i32 0, i32 53, i32 1, i32 1, i32 1
  %12 = ptrtoint ptr %min_value to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %min_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %13, i32 %value)
  %cmp = icmp ugt i32 %13, %value
  br i1 %cmp, label %sw.bb10.cleanup_crit_edge, label %lor.lhs.false

sw.bb10.cleanup_crit_edge:                        ; preds = %sw.bb10
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false:                                    ; preds = %sw.bb10
  %max_value = getelementptr %struct.vega20_hwmgr, ptr %9, i32 0, i32 53, i32 1, i32 1, i32 2
  %14 = ptrtoint ptr %max_value to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %max_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %15, i32 %value)
  %cmp13 = icmp ult i32 %15, %value
  br i1 %cmp13, label %lor.lhs.false.cleanup_crit_edge, label %lor.lhs.false.sw.epilog.sink.split_crit_edge

lor.lhs.false.sw.epilog.sink.split_crit_edge:     ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.bb20:                                          ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

sw.bb22:                                          ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

sw.bb24:                                          ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

sw.bb26:                                          ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

sw.bb28:                                          ; preds = %do.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

sw.bb30:                                          ; preds = %do.end9
  %min_value32 = getelementptr %struct.vega20_hwmgr, ptr %9, i32 0, i32 53, i32 1, i32 8, i32 1
  %16 = ptrtoint ptr %min_value32 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %min_value32, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %value)
  %cmp33 = icmp ugt i32 %17, %value
  br i1 %cmp33, label %sw.bb30.cleanup_crit_edge, label %lor.lhs.false35

sw.bb30.cleanup_crit_edge:                        ; preds = %sw.bb30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false35:                                  ; preds = %sw.bb30
  %max_value37 = getelementptr %struct.vega20_hwmgr, ptr %9, i32 0, i32 53, i32 1, i32 8, i32 2
  %18 = ptrtoint ptr %max_value37 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %max_value37, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %value)
  %cmp38 = icmp ult i32 %19, %value
  br i1 %cmp38, label %lor.lhs.false35.cleanup_crit_edge, label %lor.lhs.false35.sw.epilog.sink.split_crit_edge

lor.lhs.false35.sw.epilog.sink.split_crit_edge:   ; preds = %lor.lhs.false35
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.sink.split

lor.lhs.false35.cleanup_crit_edge:                ; preds = %lor.lhs.false35
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

sw.epilog.sink.split:                             ; preds = %lor.lhs.false35.sw.epilog.sink.split_crit_edge, %sw.bb28, %sw.bb26, %sw.bb24, %sw.bb22, %sw.bb20, %lor.lhs.false.sw.epilog.sink.split_crit_edge, %do.end9.sw.epilog.sink.split_crit_edge
  %.sink = phi ptr [ %5, %sw.bb28 ], [ %4, %sw.bb26 ], [ %3, %sw.bb24 ], [ %2, %sw.bb22 ], [ %1, %sw.bb20 ], [ %0, %lor.lhs.false.sw.epilog.sink.split_crit_edge ], [ %10, %do.end9.sw.epilog.sink.split_crit_edge ], [ %6, %lor.lhs.false35.sw.epilog.sink.split_crit_edge ]
  %conv42 = trunc i32 %value to i16
  %20 = ptrtoint ptr %.sink to i32
  call void @__asan_store2_noabort(i32 %20)
  store i16 %conv42, ptr %.sink, align 2
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %do.end9.sw.epilog_crit_edge
  %call53 = call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef nonnull %od_table, i16 noundef zeroext 9, i1 noundef zeroext false) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call53)
  %tobool55.not = icmp eq i32 %call53, 0
  br i1 %tobool55.not, label %sw.epilog.cleanup_crit_edge, label %if.then56

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then56:                                        ; preds = %sw.epilog
  %call57 = call i32 @___ratelimit(ptr noundef nonnull @vega20_od8_set_settings._rs.408, ptr noundef nonnull @__func__.vega20_od8_set_settings) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call57)
  %tobool58.not = icmp eq i32 %call57, 0
  br i1 %tobool58.not, label %if.then56.cleanup_crit_edge, label %if.then56.cleanup.sink.split_crit_edge

if.then56.cleanup.sink.split_crit_edge:           ; preds = %if.then56
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then56.cleanup_crit_edge:                      ; preds = %if.then56
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.then56.cleanup.sink.split_crit_edge, %if.then.cleanup.sink.split_crit_edge
  %.str.241.sink = phi ptr [ @.str.227, %if.then.cleanup.sink.split_crit_edge ], [ @.str.241, %if.then56.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ %call, %if.then.cleanup.sink.split_crit_edge ], [ %call53, %if.then56.cleanup.sink.split_crit_edge ]
  %call64 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.241.sink) #18
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.then56.cleanup_crit_edge, %sw.epilog.cleanup_crit_edge, %lor.lhs.false35.cleanup_crit_edge, %sw.bb30.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %sw.bb10.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.then.cleanup_crit_edge ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %sw.bb10.cleanup_crit_edge ], [ -22, %lor.lhs.false35.cleanup_crit_edge ], [ -22, %sw.bb30.cleanup_crit_edge ], [ %call53, %if.then56.cleanup_crit_edge ], [ 0, %sw.epilog.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %od_table) #14
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_thermal_get_temperature(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i16 @convert_to_vddc(i8 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sysfs_emit_at(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_get_activity_monitor_coeff(ptr noundef, ptr noundef, i16 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega20_set_activity_monitor_coeff(ptr noundef, ptr noundef, i16 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @vega20_is_smc_ram_running(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get_with_offset(i32 noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #10

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #14

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #15 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 555)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #15 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 555)
  ret void
}

attributes #0 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #2 = { nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #9 = { null_pointer_is_valid allocsize(0) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #10 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #11 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #12 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #13 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #14 = { nounwind }
attributes #15 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #16 = { nomerge }
attributes #17 = { nounwind allocsize(0) }
attributes #18 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !5, !6, !7, !8, !9, !10, !11, !13, !14, !15, !17, !18, !19, !20, !21, !23, !24, !25, !26, !28, !29, !30, !31, !32, !34, !35, !36, !37, !39, !40, !41, !42, !44, !45, !46, !47, !48, !50, !51, !52, !53, !55, !56, !57, !58, !60, !61, !62, !63, !65, !66, !67, !68, !70, !71, !72, !73, !75, !76, !77, !78, !80, !81, !82, !83, !85, !86, !87, !88, !89, !91, !92, !93, !94, !96, !97, !98, !99, !101, !102, !103, !104, !106, !107, !108, !109, !111, !112, !113, !114, !116, !117, !118, !119, !121, !122, !123, !124, !126, !127, !128, !130, !131, !132, !133, !134, !136, !137, !138, !139, !141, !142, !143, !144, !145, !147, !148, !149, !150, !152, !153, !154, !155, !157, !158, !159, !160, !162, !163, !164, !165, !167, !168, !169, !170, !172, !173, !174, !175, !177, !178, !179, !180, !182, !183, !184, !185, !187, !188, !189, !190, !192, !193, !194, !195, !197, !198, !199, !200, !202, !203, !204, !205, !207, !208, !209, !210, !212, !213, !214, !215, !216, !218, !219, !220, !221, !223, !224, !225, !226, !227, !229, !230, !231, !232, !234, !235, !236, !237, !238, !240, !241, !242, !243, !245, !246, !247, !248, !249, !251, !252, !253, !255, !256, !257, !258, !260, !261, !262, !263, !264, !266, !267, !268, !269, !271, !272, !273, !274, !276, !277, !278, !279, !281, !282, !283, !284, !286, !287, !288, !289, !291, !292, !293, !294, !296, !297, !298, !299, !301, !302, !303, !304, !306, !307, !308, !309, !310, !312, !313, !314, !315, !317, !318, !319, !320, !321, !323, !324, !325, !326, !327, !329, !330, !331, !332, !333, !335, !336, !337, !338, !339, !341, !342, !343, !344, !345, !347, !348, !349, !350, !352, !353, !354, !355, !357, !358, !359, !360, !362, !363, !364, !365, !367, !368, !369, !370, !372, !373, !374, !375, !376, !378, !379, !380, !381, !383, !384, !385, !386, !387, !389, !390, !391, !392, !394, !395, !396, !398, !399, !400, !402, !403, !404, !405, !407, !408, !409, !410, !411, !413, !414, !415, !416, !417, !419, !420, !421, !422, !423, !425, !426, !427, !428, !429, !431, !432, !433, !435, !436, !437, !438, !440, !441, !442, !443, !445, !446, !447, !449, !450, !451, !452, !454, !455, !456, !457, !458, !460, !461, !462, !463, !465, !466, !467, !468, !470, !471, !472, !473, !474, !476, !477, !478, !479, !481, !482, !483, !484, !485, !487, !488, !489, !490, !492, !493, !494, !495, !497, !498, !499, !500, !501, !503, !504, !505, !507, !508, !509, !510, !512, !513, !514, !515, !516, !518, !519, !520, !521, !523, !524, !525, !526, !528, !529, !530, !531, !532, !534, !535, !536, !537, !539, !540, !541, !542, !544, !545, !546, !547, !548, !550, !551, !552, !553, !555, !556, !557, !558, !559, !561, !562, !563, !564, !566, !567, !568, !569, !571, !572, !573, !575, !576, !578, !579, !580, !582, !583, !584, !586, !587, !589, !590, !591, !593, !594, !595, !597, !598, !600, !601, !602, !604, !605, !606, !608, !609, !611, !612, !613, !615, !616, !617, !618, !620, !621, !622, !623, !624, !626, !628, !630, !632, !634, !635, !636, !637, !639, !640, !641, !642, !644, !645, !646, !647, !649, !650, !651, !652, !654, !656, !658, !660, !662, !664, !666, !668, !670, !672, !674, !676, !678, !680, !682, !684, !686, !688, !690, !692, !694, !696, !698, !700, !702, !704, !706, !708, !710, !712, !713, !714, !715, !716, !718, !719, !720, !721, !722, !724, !725, !726, !727, !729, !730, !731, !732, !734, !735, !736, !738, !739, !740, !741, !742, !744, !745, !746, !747, !749, !750, !751, !752, !754, !755, !756, !757, !759, !761, !763, !765, !767, !769, !771, !773, !775, !777, !779, !781, !783, !785, !787, !788, !789, !790, !791, !793, !795, !797, !799, !801, !803, !805, !807, !808, !809, !810, !812, !813, !814, !815, !817, !818, !819, !820, !822, !823, !824, !825, !826, !828, !829, !830, !832, !833, !834, !836, !837, !838, !840, !841, !842, !844, !845, !846, !848, !849, !850, !852, !853, !855, !856, !858, !859, !860, !862, !863, !865, !866, !867, !869, !870, !872, !873, !874, !876, !877, !878, !880, !881, !883, !884, !885, !887, !888, !889, !890, !892, !893, !894, !895, !897, !898, !899, !900, !901, !903, !905, !907, !909, !911, !913, !915, !917, !919, !921, !923, !925, !927, !929, !931, !933, !935, !937, !939, !941, !943, !945, !947, !949, !951, !953, !955, !957, !959, !961, !963, !965, !967, !969, !971, !973, !975, !977, !979, !981, !982, !983, !984, !986, !988, !990, !992, !994, !996, !997, !998, !999, !1001, !1002, !1003, !1005, !1006, !1007, !1008, !1009, !1011, !1012, !1013, !1014, !1015, !1017, !1018, !1019, !1020, !1022, !1023, !1024, !1026, !1027, !1028, !1029, !1031}
!llvm.module.flags = !{!1033, !1034, !1035, !1036, !1037, !1038, !1039, !1040}
!llvm.ident = !{!1041}

!0 = !{ptr @vega20_hwmgr_funcs, !1, !"vega20_hwmgr_funcs", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4356, i32 35}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 498, i32 2}
!4 = distinct !{null, !3, !"_rs", i1 false, i1 false}
!5 = !{ptr @__func__.vega20_setup_asic_task, !3, !"<string literal>", i1 false, i1 false}
!6 = !{ptr @.str.1, !3, !"<string literal>", i1 false, i1 false}
!7 = !{ptr @.str.2, !3, !"<string literal>", i1 false, i1 false}
!8 = !{ptr @vega20_setup_asic_task._entry, !3, !"_entry", i1 false, i1 false}
!9 = !{ptr @vega20_setup_asic_task._entry_ptr, !3, !"_entry_ptr", i1 false, i1 false}
!10 = distinct !{null, !3, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.5, !12, !"<string literal>", i1 false, i1 false}
!12 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 505, i32 4}
!13 = !{ptr @vega20_setup_asic_task._entry.4, !12, !"_entry", i1 false, i1 false}
!14 = !{ptr @vega20_setup_asic_task._entry_ptr.6, !12, !"_entry_ptr", i1 false, i1 false}
!15 = !{ptr @vega20_force_dpm_highest._rs, !16, !"_rs", i1 false, i1 false}
!16 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2407, i32 2}
!17 = !{ptr @__func__.vega20_force_dpm_highest, !16, !"<string literal>", i1 false, i1 false}
!18 = !{ptr @vega20_force_dpm_highest._entry, !16, !"_entry", i1 false, i1 false}
!19 = !{ptr @vega20_force_dpm_highest._entry_ptr, !16, !"_entry_ptr", i1 false, i1 false}
!20 = !{ptr @.str.7, !16, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @vega20_force_dpm_highest._rs.8, !22, !"_rs", i1 false, i1 false}
!22 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2414, i32 2}
!23 = !{ptr @vega20_force_dpm_highest._entry.9, !22, !"_entry", i1 false, i1 false}
!24 = !{ptr @vega20_force_dpm_highest._entry_ptr.10, !22, !"_entry_ptr", i1 false, i1 false}
!25 = !{ptr @.str.11, !22, !"<string literal>", i1 false, i1 false}
!26 = !{ptr @vega20_find_highest_dpm_level._rs, !27, !"_rs", i1 false, i1 false}
!27 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1794, i32 2}
!28 = !{ptr @__func__.vega20_find_highest_dpm_level, !27, !"<string literal>", i1 false, i1 false}
!29 = !{ptr @vega20_find_highest_dpm_level._entry, !27, !"_entry", i1 false, i1 false}
!30 = !{ptr @vega20_find_highest_dpm_level._entry_ptr, !27, !"_entry_ptr", i1 false, i1 false}
!31 = !{ptr @.str.12, !27, !"<string literal>", i1 false, i1 false}
!32 = !{ptr @vega20_find_highest_dpm_level._rs.13, !33, !"_rs", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1797, i32 2}
!34 = !{ptr @vega20_find_highest_dpm_level._entry.14, !33, !"_entry", i1 false, i1 false}
!35 = !{ptr @vega20_find_highest_dpm_level._entry_ptr.15, !33, !"_entry_ptr", i1 false, i1 false}
!36 = !{ptr @.str.16, !33, !"<string literal>", i1 false, i1 false}
!37 = !{ptr @vega20_find_highest_dpm_level._rs.17, !38, !"_rs", i1 false, i1 false}
!38 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1800, i32 2}
!39 = !{ptr @vega20_find_highest_dpm_level._entry.18, !38, !"_entry", i1 false, i1 false}
!40 = !{ptr @vega20_find_highest_dpm_level._entry_ptr.19, !38, !"_entry_ptr", i1 false, i1 false}
!41 = !{ptr @.str.20, !38, !"<string literal>", i1 false, i1 false}
!42 = !{ptr @vega20_upload_dpm_min_level._rs, !43, !"_rs", i1 false, i1 false}
!43 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1826, i32 3}
!44 = !{ptr @__func__.vega20_upload_dpm_min_level, !43, !"<string literal>", i1 false, i1 false}
!45 = !{ptr @vega20_upload_dpm_min_level._entry, !43, !"_entry", i1 false, i1 false}
!46 = !{ptr @vega20_upload_dpm_min_level._entry_ptr, !43, !"_entry_ptr", i1 false, i1 false}
!47 = !{ptr @.str.21, !43, !"<string literal>", i1 false, i1 false}
!48 = !{ptr @vega20_upload_dpm_min_level._rs.22, !49, !"_rs", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1837, i32 3}
!50 = !{ptr @vega20_upload_dpm_min_level._entry.23, !49, !"_entry", i1 false, i1 false}
!51 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.24, !49, !"_entry_ptr", i1 false, i1 false}
!52 = !{ptr @.str.25, !49, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @vega20_upload_dpm_min_level._rs.26, !54, !"_rs", i1 false, i1 false}
!54 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1849, i32 3}
!55 = !{ptr @vega20_upload_dpm_min_level._entry.27, !54, !"_entry", i1 false, i1 false}
!56 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.28, !54, !"_entry_ptr", i1 false, i1 false}
!57 = !{ptr @.str.29, !54, !"<string literal>", i1 false, i1 false}
!58 = !{ptr @vega20_upload_dpm_min_level._rs.30, !59, !"_rs", i1 false, i1 false}
!59 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1858, i32 3}
!60 = !{ptr @vega20_upload_dpm_min_level._entry.31, !59, !"_entry", i1 false, i1 false}
!61 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.32, !59, !"_entry_ptr", i1 false, i1 false}
!62 = !{ptr @.str.33, !59, !"<string literal>", i1 false, i1 false}
!63 = !{ptr @vega20_upload_dpm_min_level._rs.34, !64, !"_rs", i1 false, i1 false}
!64 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1870, i32 3}
!65 = !{ptr @vega20_upload_dpm_min_level._entry.35, !64, !"_entry", i1 false, i1 false}
!66 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.36, !64, !"_entry_ptr", i1 false, i1 false}
!67 = !{ptr @.str.37, !64, !"<string literal>", i1 false, i1 false}
!68 = !{ptr @vega20_upload_dpm_min_level._rs.38, !69, !"_rs", i1 false, i1 false}
!69 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1882, i32 3}
!70 = !{ptr @vega20_upload_dpm_min_level._entry.39, !69, !"_entry", i1 false, i1 false}
!71 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.40, !69, !"_entry_ptr", i1 false, i1 false}
!72 = !{ptr @.str.41, !69, !"<string literal>", i1 false, i1 false}
!73 = !{ptr @vega20_upload_dpm_min_level._rs.42, !74, !"_rs", i1 false, i1 false}
!74 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1894, i32 3}
!75 = !{ptr @vega20_upload_dpm_min_level._entry.43, !74, !"_entry", i1 false, i1 false}
!76 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.44, !74, !"_entry_ptr", i1 false, i1 false}
!77 = !{ptr @.str.45, !74, !"<string literal>", i1 false, i1 false}
!78 = !{ptr @vega20_upload_dpm_min_level._rs.46, !79, !"_rs", i1 false, i1 false}
!79 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1906, i32 3}
!80 = !{ptr @vega20_upload_dpm_min_level._entry.47, !79, !"_entry", i1 false, i1 false}
!81 = !{ptr @vega20_upload_dpm_min_level._entry_ptr.48, !79, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.49, !79, !"<string literal>", i1 false, i1 false}
!83 = !{ptr @vega20_upload_dpm_max_level._rs, !84, !"_rs", i1 false, i1 false}
!84 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1928, i32 3}
!85 = !{ptr @__func__.vega20_upload_dpm_max_level, !84, !"<string literal>", i1 false, i1 false}
!86 = !{ptr @vega20_upload_dpm_max_level._entry, !84, !"_entry", i1 false, i1 false}
!87 = !{ptr @vega20_upload_dpm_max_level._entry_ptr, !84, !"_entry_ptr", i1 false, i1 false}
!88 = !{ptr @.str.50, !84, !"<string literal>", i1 false, i1 false}
!89 = !{ptr @vega20_upload_dpm_max_level._rs.51, !90, !"_rs", i1 false, i1 false}
!90 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1940, i32 3}
!91 = !{ptr @vega20_upload_dpm_max_level._entry.52, !90, !"_entry", i1 false, i1 false}
!92 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.53, !90, !"_entry_ptr", i1 false, i1 false}
!93 = !{ptr @.str.54, !90, !"<string literal>", i1 false, i1 false}
!94 = !{ptr @vega20_upload_dpm_max_level._rs.55, !95, !"_rs", i1 false, i1 false}
!95 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1952, i32 3}
!96 = !{ptr @vega20_upload_dpm_max_level._entry.56, !95, !"_entry", i1 false, i1 false}
!97 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.57, !95, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @.str.58, !95, !"<string literal>", i1 false, i1 false}
!99 = !{ptr @vega20_upload_dpm_max_level._rs.59, !100, !"_rs", i1 false, i1 false}
!100 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1960, i32 3}
!101 = !{ptr @vega20_upload_dpm_max_level._entry.60, !100, !"_entry", i1 false, i1 false}
!102 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.61, !100, !"_entry_ptr", i1 false, i1 false}
!103 = !{ptr @.str.62, !100, !"<string literal>", i1 false, i1 false}
!104 = !{ptr @vega20_upload_dpm_max_level._rs.63, !105, !"_rs", i1 false, i1 false}
!105 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1972, i32 3}
!106 = !{ptr @vega20_upload_dpm_max_level._entry.64, !105, !"_entry", i1 false, i1 false}
!107 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.65, !105, !"_entry_ptr", i1 false, i1 false}
!108 = !{ptr @.str.66, !105, !"<string literal>", i1 false, i1 false}
!109 = !{ptr @vega20_upload_dpm_max_level._rs.67, !110, !"_rs", i1 false, i1 false}
!110 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1984, i32 3}
!111 = !{ptr @vega20_upload_dpm_max_level._entry.68, !110, !"_entry", i1 false, i1 false}
!112 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.69, !110, !"_entry_ptr", i1 false, i1 false}
!113 = !{ptr @.str.70, !110, !"<string literal>", i1 false, i1 false}
!114 = !{ptr @vega20_upload_dpm_max_level._rs.71, !115, !"_rs", i1 false, i1 false}
!115 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1996, i32 3}
!116 = !{ptr @vega20_upload_dpm_max_level._entry.72, !115, !"_entry", i1 false, i1 false}
!117 = !{ptr @vega20_upload_dpm_max_level._entry_ptr.73, !115, !"_entry_ptr", i1 false, i1 false}
!118 = !{ptr @.str.74, !115, !"<string literal>", i1 false, i1 false}
!119 = !{ptr @vega20_force_dpm_lowest._rs, !120, !"_rs", i1 false, i1 false}
!120 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2449, i32 2}
!121 = !{ptr @__func__.vega20_force_dpm_lowest, !120, !"<string literal>", i1 false, i1 false}
!122 = !{ptr @vega20_force_dpm_lowest._entry, !120, !"_entry", i1 false, i1 false}
!123 = !{ptr @vega20_force_dpm_lowest._entry_ptr, !120, !"_entry_ptr", i1 false, i1 false}
!124 = !{ptr @vega20_force_dpm_lowest._rs.75, !125, !"_rs", i1 false, i1 false}
!125 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2456, i32 2}
!126 = !{ptr @vega20_force_dpm_lowest._entry.76, !125, !"_entry", i1 false, i1 false}
!127 = !{ptr @vega20_force_dpm_lowest._entry_ptr.77, !125, !"_entry_ptr", i1 false, i1 false}
!128 = !{ptr @vega20_unforce_dpm_levels._rs, !129, !"_rs", i1 false, i1 false}
!129 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2507, i32 2}
!130 = !{ptr @__func__.vega20_unforce_dpm_levels, !129, !"<string literal>", i1 false, i1 false}
!131 = !{ptr @vega20_unforce_dpm_levels._entry, !129, !"_entry", i1 false, i1 false}
!132 = !{ptr @vega20_unforce_dpm_levels._entry_ptr, !129, !"_entry_ptr", i1 false, i1 false}
!133 = !{ptr @.str.78, !129, !"<string literal>", i1 false, i1 false}
!134 = !{ptr @vega20_unforce_dpm_levels._rs.79, !135, !"_rs", i1 false, i1 false}
!135 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2514, i32 2}
!136 = !{ptr @vega20_unforce_dpm_levels._entry.80, !135, !"_entry", i1 false, i1 false}
!137 = !{ptr @vega20_unforce_dpm_levels._entry_ptr.81, !135, !"_entry_ptr", i1 false, i1 false}
!138 = !{ptr @.str.82, !135, !"<string literal>", i1 false, i1 false}
!139 = !{ptr @vega20_enable_dpm_tasks._rs, !140, !"_rs", i1 false, i1 false}
!140 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1694, i32 2}
!141 = !{ptr @__func__.vega20_enable_dpm_tasks, !140, !"<string literal>", i1 false, i1 false}
!142 = !{ptr @vega20_enable_dpm_tasks._entry, !140, !"_entry", i1 false, i1 false}
!143 = !{ptr @vega20_enable_dpm_tasks._entry_ptr, !140, !"_entry_ptr", i1 false, i1 false}
!144 = !{ptr @.str.83, !140, !"<string literal>", i1 false, i1 false}
!145 = !{ptr @vega20_enable_dpm_tasks._rs.84, !146, !"_rs", i1 false, i1 false}
!146 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1699, i32 2}
!147 = !{ptr @vega20_enable_dpm_tasks._entry.85, !146, !"_entry", i1 false, i1 false}
!148 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.86, !146, !"_entry_ptr", i1 false, i1 false}
!149 = !{ptr @.str.87, !146, !"<string literal>", i1 false, i1 false}
!150 = !{ptr @vega20_enable_dpm_tasks._rs.88, !151, !"_rs", i1 false, i1 false}
!151 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1704, i32 2}
!152 = !{ptr @vega20_enable_dpm_tasks._entry.89, !151, !"_entry", i1 false, i1 false}
!153 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.90, !151, !"_entry_ptr", i1 false, i1 false}
!154 = !{ptr @.str.91, !151, !"<string literal>", i1 false, i1 false}
!155 = !{ptr @vega20_enable_dpm_tasks._rs.92, !156, !"_rs", i1 false, i1 false}
!156 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1709, i32 2}
!157 = !{ptr @vega20_enable_dpm_tasks._entry.93, !156, !"_entry", i1 false, i1 false}
!158 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.94, !156, !"_entry_ptr", i1 false, i1 false}
!159 = !{ptr @.str.95, !156, !"<string literal>", i1 false, i1 false}
!160 = !{ptr @vega20_enable_dpm_tasks._rs.96, !161, !"_rs", i1 false, i1 false}
!161 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1714, i32 2}
!162 = !{ptr @vega20_enable_dpm_tasks._entry.97, !161, !"_entry", i1 false, i1 false}
!163 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.98, !161, !"_entry_ptr", i1 false, i1 false}
!164 = !{ptr @.str.99, !161, !"<string literal>", i1 false, i1 false}
!165 = !{ptr @vega20_enable_dpm_tasks._rs.100, !166, !"_rs", i1 false, i1 false}
!166 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1719, i32 2}
!167 = !{ptr @vega20_enable_dpm_tasks._entry.101, !166, !"_entry", i1 false, i1 false}
!168 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.102, !166, !"_entry_ptr", i1 false, i1 false}
!169 = !{ptr @.str.103, !166, !"<string literal>", i1 false, i1 false}
!170 = !{ptr @vega20_enable_dpm_tasks._rs.104, !171, !"_rs", i1 false, i1 false}
!171 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1724, i32 2}
!172 = !{ptr @vega20_enable_dpm_tasks._entry.105, !171, !"_entry", i1 false, i1 false}
!173 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.106, !171, !"_entry_ptr", i1 false, i1 false}
!174 = !{ptr @.str.107, !171, !"<string literal>", i1 false, i1 false}
!175 = !{ptr @vega20_enable_dpm_tasks._rs.108, !176, !"_rs", i1 false, i1 false}
!176 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1729, i32 2}
!177 = !{ptr @vega20_enable_dpm_tasks._entry.109, !176, !"_entry", i1 false, i1 false}
!178 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.110, !176, !"_entry_ptr", i1 false, i1 false}
!179 = !{ptr @.str.111, !176, !"<string literal>", i1 false, i1 false}
!180 = !{ptr @vega20_enable_dpm_tasks._rs.112, !181, !"_rs", i1 false, i1 false}
!181 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1737, i32 2}
!182 = !{ptr @vega20_enable_dpm_tasks._entry.113, !181, !"_entry", i1 false, i1 false}
!183 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.114, !181, !"_entry_ptr", i1 false, i1 false}
!184 = !{ptr @.str.115, !181, !"<string literal>", i1 false, i1 false}
!185 = !{ptr @vega20_enable_dpm_tasks._rs.116, !186, !"_rs", i1 false, i1 false}
!186 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1742, i32 2}
!187 = !{ptr @vega20_enable_dpm_tasks._entry.117, !186, !"_entry", i1 false, i1 false}
!188 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.118, !186, !"_entry_ptr", i1 false, i1 false}
!189 = !{ptr @.str.119, !186, !"<string literal>", i1 false, i1 false}
!190 = !{ptr @vega20_enable_dpm_tasks._rs.120, !191, !"_rs", i1 false, i1 false}
!191 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1747, i32 2}
!192 = !{ptr @vega20_enable_dpm_tasks._entry.121, !191, !"_entry", i1 false, i1 false}
!193 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.122, !191, !"_entry_ptr", i1 false, i1 false}
!194 = !{ptr @.str.123, !191, !"<string literal>", i1 false, i1 false}
!195 = !{ptr @vega20_enable_dpm_tasks._rs.124, !196, !"_rs", i1 false, i1 false}
!196 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1752, i32 2}
!197 = !{ptr @vega20_enable_dpm_tasks._entry.125, !196, !"_entry", i1 false, i1 false}
!198 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.126, !196, !"_entry_ptr", i1 false, i1 false}
!199 = !{ptr @.str.127, !196, !"<string literal>", i1 false, i1 false}
!200 = distinct !{null, !201, !"_rs", i1 false, i1 false}
!201 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1757, i32 2}
!202 = !{ptr @vega20_enable_dpm_tasks._entry.129, !201, !"_entry", i1 false, i1 false}
!203 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.130, !201, !"_entry_ptr", i1 false, i1 false}
!204 = distinct !{null, !201, !"<string literal>", i1 false, i1 false}
!205 = !{ptr @vega20_enable_dpm_tasks._rs.132, !206, !"_rs", i1 false, i1 false}
!206 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1763, i32 2}
!207 = !{ptr @vega20_enable_dpm_tasks._entry.133, !206, !"_entry", i1 false, i1 false}
!208 = !{ptr @vega20_enable_dpm_tasks._entry_ptr.134, !206, !"_entry_ptr", i1 false, i1 false}
!209 = !{ptr @.str.135, !206, !"<string literal>", i1 false, i1 false}
!210 = !{ptr @vega20_set_allowed_featuresmask._rs, !211, !"_rs", i1 false, i1 false}
!211 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 935, i32 2}
!212 = !{ptr @__func__.vega20_set_allowed_featuresmask, !211, !"<string literal>", i1 false, i1 false}
!213 = !{ptr @vega20_set_allowed_featuresmask._entry, !211, !"_entry", i1 false, i1 false}
!214 = !{ptr @vega20_set_allowed_featuresmask._entry_ptr, !211, !"_entry_ptr", i1 false, i1 false}
!215 = !{ptr @.str.136, !211, !"<string literal>", i1 false, i1 false}
!216 = !{ptr @vega20_set_allowed_featuresmask._rs.137, !217, !"_rs", i1 false, i1 false}
!217 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 941, i32 2}
!218 = !{ptr @vega20_set_allowed_featuresmask._entry.138, !217, !"_entry", i1 false, i1 false}
!219 = !{ptr @vega20_set_allowed_featuresmask._entry_ptr.139, !217, !"_entry_ptr", i1 false, i1 false}
!220 = !{ptr @.str.140, !217, !"<string literal>", i1 false, i1 false}
!221 = !{ptr @vega20_init_smc_table._rs, !222, !"_rs", i1 false, i1 false}
!222 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 791, i32 2}
!223 = !{ptr @__func__.vega20_init_smc_table, !222, !"<string literal>", i1 false, i1 false}
!224 = !{ptr @vega20_init_smc_table._entry, !222, !"_entry", i1 false, i1 false}
!225 = !{ptr @vega20_init_smc_table._entry_ptr, !222, !"_entry_ptr", i1 false, i1 false}
!226 = !{ptr @.str.141, !222, !"<string literal>", i1 false, i1 false}
!227 = !{ptr @vega20_init_smc_table._rs.142, !228, !"_rs", i1 false, i1 false}
!228 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 817, i32 2}
!229 = !{ptr @vega20_init_smc_table._entry.143, !228, !"_entry", i1 false, i1 false}
!230 = !{ptr @vega20_init_smc_table._entry_ptr.144, !228, !"_entry_ptr", i1 false, i1 false}
!231 = !{ptr @.str.145, !228, !"<string literal>", i1 false, i1 false}
!232 = !{ptr @vega20_enable_all_smu_features._rs, !233, !"_rs", i1 false, i1 false}
!233 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 967, i32 2}
!234 = !{ptr @__func__.vega20_enable_all_smu_features, !233, !"<string literal>", i1 false, i1 false}
!235 = !{ptr @vega20_enable_all_smu_features._entry, !233, !"_entry", i1 false, i1 false}
!236 = !{ptr @vega20_enable_all_smu_features._entry_ptr, !233, !"_entry_ptr", i1 false, i1 false}
!237 = !{ptr @.str.146, !233, !"<string literal>", i1 false, i1 false}
!238 = !{ptr @vega20_enable_all_smu_features._rs.147, !239, !"_rs", i1 false, i1 false}
!239 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 974, i32 2}
!240 = !{ptr @vega20_enable_all_smu_features._entry.148, !239, !"_entry", i1 false, i1 false}
!241 = !{ptr @vega20_enable_all_smu_features._entry_ptr.149, !239, !"_entry_ptr", i1 false, i1 false}
!242 = !{ptr @.str.150, !239, !"<string literal>", i1 false, i1 false}
!243 = !{ptr @vega20_override_pcie_parameters._rs, !244, !"_rs", i1 false, i1 false}
!244 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 878, i32 4}
!245 = !{ptr @__func__.vega20_override_pcie_parameters, !244, !"<string literal>", i1 false, i1 false}
!246 = !{ptr @vega20_override_pcie_parameters._entry, !244, !"_entry", i1 false, i1 false}
!247 = !{ptr @vega20_override_pcie_parameters._entry_ptr, !244, !"_entry_ptr", i1 false, i1 false}
!248 = !{ptr @.str.151, !244, !"<string literal>", i1 false, i1 false}
!249 = !{ptr @vega20_override_pcie_parameters._rs.152, !250, !"_rs", i1 false, i1 false}
!250 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 895, i32 4}
!251 = !{ptr @vega20_override_pcie_parameters._entry.153, !250, !"_entry", i1 false, i1 false}
!252 = !{ptr @vega20_override_pcie_parameters._entry_ptr.154, !250, !"_entry_ptr", i1 false, i1 false}
!253 = !{ptr @vega20_override_pcie_parameters._rs.155, !254, !"_rs", i1 false, i1 false}
!254 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 905, i32 3}
!255 = !{ptr @vega20_override_pcie_parameters._entry.156, !254, !"_entry", i1 false, i1 false}
!256 = !{ptr @vega20_override_pcie_parameters._entry_ptr.157, !254, !"_entry_ptr", i1 false, i1 false}
!257 = !{ptr @.str.158, !254, !"<string literal>", i1 false, i1 false}
!258 = !{ptr @vega20_setup_default_dpm_tables._rs, !259, !"_rs", i1 false, i1 false}
!259 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 646, i32 3}
!260 = !{ptr @__func__.vega20_setup_default_dpm_tables, !259, !"<string literal>", i1 false, i1 false}
!261 = !{ptr @vega20_setup_default_dpm_tables._entry, !259, !"_entry", i1 false, i1 false}
!262 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr, !259, !"_entry_ptr", i1 false, i1 false}
!263 = !{ptr @.str.159, !259, !"<string literal>", i1 false, i1 false}
!264 = !{ptr @vega20_setup_default_dpm_tables._rs.160, !265, !"_rs", i1 false, i1 false}
!265 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 673, i32 3}
!266 = !{ptr @vega20_setup_default_dpm_tables._entry.161, !265, !"_entry", i1 false, i1 false}
!267 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.162, !265, !"_entry_ptr", i1 false, i1 false}
!268 = !{ptr @.str.163, !265, !"<string literal>", i1 false, i1 false}
!269 = !{ptr @vega20_setup_default_dpm_tables._rs.164, !270, !"_rs", i1 false, i1 false}
!270 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 686, i32 3}
!271 = !{ptr @vega20_setup_default_dpm_tables._entry.165, !270, !"_entry", i1 false, i1 false}
!272 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.166, !270, !"_entry_ptr", i1 false, i1 false}
!273 = !{ptr @.str.167, !270, !"<string literal>", i1 false, i1 false}
!274 = !{ptr @vega20_setup_default_dpm_tables._rs.168, !275, !"_rs", i1 false, i1 false}
!275 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 699, i32 3}
!276 = !{ptr @vega20_setup_default_dpm_tables._entry.169, !275, !"_entry", i1 false, i1 false}
!277 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.170, !275, !"_entry_ptr", i1 false, i1 false}
!278 = !{ptr @.str.171, !275, !"<string literal>", i1 false, i1 false}
!279 = !{ptr @vega20_setup_default_dpm_tables._rs.172, !280, !"_rs", i1 false, i1 false}
!280 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 712, i32 3}
!281 = !{ptr @vega20_setup_default_dpm_tables._entry.173, !280, !"_entry", i1 false, i1 false}
!282 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.174, !280, !"_entry_ptr", i1 false, i1 false}
!283 = !{ptr @.str.175, !280, !"<string literal>", i1 false, i1 false}
!284 = !{ptr @vega20_setup_default_dpm_tables._rs.176, !285, !"_rs", i1 false, i1 false}
!285 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 725, i32 3}
!286 = !{ptr @vega20_setup_default_dpm_tables._entry.177, !285, !"_entry", i1 false, i1 false}
!287 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.178, !285, !"_entry_ptr", i1 false, i1 false}
!288 = !{ptr @.str.179, !285, !"<string literal>", i1 false, i1 false}
!289 = !{ptr @vega20_setup_default_dpm_tables._rs.180, !290, !"_rs", i1 false, i1 false}
!290 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 736, i32 3}
!291 = !{ptr @vega20_setup_default_dpm_tables._entry.181, !290, !"_entry", i1 false, i1 false}
!292 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.182, !290, !"_entry_ptr", i1 false, i1 false}
!293 = !{ptr @.str.183, !290, !"<string literal>", i1 false, i1 false}
!294 = !{ptr @vega20_setup_default_dpm_tables._rs.184, !295, !"_rs", i1 false, i1 false}
!295 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 747, i32 3}
!296 = !{ptr @vega20_setup_default_dpm_tables._entry.185, !295, !"_entry", i1 false, i1 false}
!297 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.186, !295, !"_entry_ptr", i1 false, i1 false}
!298 = !{ptr @.str.187, !295, !"<string literal>", i1 false, i1 false}
!299 = !{ptr @vega20_setup_default_dpm_tables._rs.188, !300, !"_rs", i1 false, i1 false}
!300 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 758, i32 3}
!301 = !{ptr @vega20_setup_default_dpm_tables._entry.189, !300, !"_entry", i1 false, i1 false}
!302 = !{ptr @vega20_setup_default_dpm_tables._entry_ptr.190, !300, !"_entry_ptr", i1 false, i1 false}
!303 = !{ptr @.str.191, !300, !"<string literal>", i1 false, i1 false}
!304 = !{ptr @vega20_setup_single_dpm_table._rs, !305, !"_rs", i1 false, i1 false}
!305 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 565, i32 2}
!306 = !{ptr @__func__.vega20_setup_single_dpm_table, !305, !"<string literal>", i1 false, i1 false}
!307 = !{ptr @vega20_setup_single_dpm_table._entry, !305, !"_entry", i1 false, i1 false}
!308 = !{ptr @vega20_setup_single_dpm_table._entry_ptr, !305, !"_entry_ptr", i1 false, i1 false}
!309 = !{ptr @.str.192, !305, !"<string literal>", i1 false, i1 false}
!310 = !{ptr @vega20_setup_single_dpm_table._rs.193, !311, !"_rs", i1 false, i1 false}
!311 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 573, i32 3}
!312 = !{ptr @vega20_setup_single_dpm_table._entry.194, !311, !"_entry", i1 false, i1 false}
!313 = !{ptr @vega20_setup_single_dpm_table._entry_ptr.195, !311, !"_entry_ptr", i1 false, i1 false}
!314 = !{ptr @.str.196, !311, !"<string literal>", i1 false, i1 false}
!315 = !{ptr @vega20_get_number_of_dpm_level._rs, !316, !"_rs", i1 false, i1 false}
!316 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 535, i32 2}
!317 = !{ptr @__func__.vega20_get_number_of_dpm_level, !316, !"<string literal>", i1 false, i1 false}
!318 = !{ptr @vega20_get_number_of_dpm_level._entry, !316, !"_entry", i1 false, i1 false}
!319 = !{ptr @vega20_get_number_of_dpm_level._entry_ptr, !316, !"_entry_ptr", i1 false, i1 false}
!320 = !{ptr @.str.197, !316, !"<string literal>", i1 false, i1 false}
!321 = !{ptr @vega20_get_dpm_frequency_by_index._rs, !322, !"_rs", i1 false, i1 false}
!322 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 551, i32 2}
!323 = !{ptr @__func__.vega20_get_dpm_frequency_by_index, !322, !"<string literal>", i1 false, i1 false}
!324 = !{ptr @vega20_get_dpm_frequency_by_index._entry, !322, !"_entry", i1 false, i1 false}
!325 = !{ptr @vega20_get_dpm_frequency_by_index._entry_ptr, !322, !"_entry_ptr", i1 false, i1 false}
!326 = !{ptr @.str.198, !322, !"<string literal>", i1 false, i1 false}
!327 = !{ptr @vega20_setup_gfxclk_dpm_table._rs, !328, !"_rs", i1 false, i1 false}
!328 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 593, i32 3}
!329 = !{ptr @__func__.vega20_setup_gfxclk_dpm_table, !328, !"<string literal>", i1 false, i1 false}
!330 = !{ptr @vega20_setup_gfxclk_dpm_table._entry, !328, !"_entry", i1 false, i1 false}
!331 = !{ptr @vega20_setup_gfxclk_dpm_table._entry_ptr, !328, !"_entry_ptr", i1 false, i1 false}
!332 = !{ptr @.str.199, !328, !"<string literal>", i1 false, i1 false}
!333 = !{ptr @vega20_setup_memclk_dpm_table._rs, !334, !"_rs", i1 false, i1 false}
!334 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 614, i32 3}
!335 = !{ptr @__func__.vega20_setup_memclk_dpm_table, !334, !"<string literal>", i1 false, i1 false}
!336 = !{ptr @vega20_setup_memclk_dpm_table._entry, !334, !"_entry", i1 false, i1 false}
!337 = !{ptr @vega20_setup_memclk_dpm_table._entry_ptr, !334, !"_entry_ptr", i1 false, i1 false}
!338 = !{ptr @.str.200, !334, !"<string literal>", i1 false, i1 false}
!339 = !{ptr @vega20_init_max_sustainable_clocks._rs, !340, !"_rs", i1 false, i1 false}
!340 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1621, i32 3}
!341 = !{ptr @__func__.vega20_init_max_sustainable_clocks, !340, !"<string literal>", i1 false, i1 false}
!342 = !{ptr @vega20_init_max_sustainable_clocks._entry, !340, !"_entry", i1 false, i1 false}
!343 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr, !340, !"_entry_ptr", i1 false, i1 false}
!344 = !{ptr @.str.201, !340, !"<string literal>", i1 false, i1 false}
!345 = !{ptr @vega20_init_max_sustainable_clocks._rs.202, !346, !"_rs", i1 false, i1 false}
!346 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1628, i32 3}
!347 = !{ptr @vega20_init_max_sustainable_clocks._entry.203, !346, !"_entry", i1 false, i1 false}
!348 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr.204, !346, !"_entry_ptr", i1 false, i1 false}
!349 = !{ptr @.str.205, !346, !"<string literal>", i1 false, i1 false}
!350 = !{ptr @vega20_init_max_sustainable_clocks._rs.206, !351, !"_rs", i1 false, i1 false}
!351 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1635, i32 3}
!352 = !{ptr @vega20_init_max_sustainable_clocks._entry.207, !351, !"_entry", i1 false, i1 false}
!353 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr.208, !351, !"_entry_ptr", i1 false, i1 false}
!354 = !{ptr @.str.209, !351, !"<string literal>", i1 false, i1 false}
!355 = !{ptr @vega20_init_max_sustainable_clocks._rs.210, !356, !"_rs", i1 false, i1 false}
!356 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1640, i32 3}
!357 = !{ptr @vega20_init_max_sustainable_clocks._entry.211, !356, !"_entry", i1 false, i1 false}
!358 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr.212, !356, !"_entry_ptr", i1 false, i1 false}
!359 = !{ptr @.str.213, !356, !"<string literal>", i1 false, i1 false}
!360 = !{ptr @vega20_init_max_sustainable_clocks._rs.214, !361, !"_rs", i1 false, i1 false}
!361 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1645, i32 3}
!362 = !{ptr @vega20_init_max_sustainable_clocks._entry.215, !361, !"_entry", i1 false, i1 false}
!363 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr.216, !361, !"_entry_ptr", i1 false, i1 false}
!364 = !{ptr @.str.217, !361, !"<string literal>", i1 false, i1 false}
!365 = !{ptr @vega20_init_max_sustainable_clocks._rs.218, !366, !"_rs", i1 false, i1 false}
!366 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1650, i32 3}
!367 = !{ptr @vega20_init_max_sustainable_clocks._entry.219, !366, !"_entry", i1 false, i1 false}
!368 = !{ptr @vega20_init_max_sustainable_clocks._entry_ptr.220, !366, !"_entry_ptr", i1 false, i1 false}
!369 = !{ptr @.str.221, !366, !"<string literal>", i1 false, i1 false}
!370 = !{ptr @vega20_get_max_sustainable_clock._rs, !371, !"_rs", i1 false, i1 false}
!371 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1585, i32 2}
!372 = !{ptr @__func__.vega20_get_max_sustainable_clock, !371, !"<string literal>", i1 false, i1 false}
!373 = !{ptr @vega20_get_max_sustainable_clock._entry, !371, !"_entry", i1 false, i1 false}
!374 = !{ptr @vega20_get_max_sustainable_clock._entry_ptr, !371, !"_entry_ptr", i1 false, i1 false}
!375 = !{ptr @.str.222, !371, !"<string literal>", i1 false, i1 false}
!376 = !{ptr @vega20_get_max_sustainable_clock._rs.223, !377, !"_rs", i1 false, i1 false}
!377 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1594, i32 3}
!378 = !{ptr @vega20_get_max_sustainable_clock._entry.224, !377, !"_entry", i1 false, i1 false}
!379 = !{ptr @vega20_get_max_sustainable_clock._entry_ptr.225, !377, !"_entry_ptr", i1 false, i1 false}
!380 = !{ptr @.str.226, !377, !"<string literal>", i1 false, i1 false}
!381 = !{ptr @vega20_od8_initialize_default_settings._rs, !382, !"_rs", i1 false, i1 false}
!382 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1255, i32 2}
!383 = !{ptr @__func__.vega20_od8_initialize_default_settings, !382, !"<string literal>", i1 false, i1 false}
!384 = !{ptr @vega20_od8_initialize_default_settings._entry, !382, !"_entry", i1 false, i1 false}
!385 = !{ptr @vega20_od8_initialize_default_settings._entry_ptr, !382, !"_entry_ptr", i1 false, i1 false}
!386 = !{ptr @.str.227, !382, !"<string literal>", i1 false, i1 false}
!387 = !{ptr @vega20_od8_initialize_default_settings._rs.228, !388, !"_rs", i1 false, i1 false}
!388 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1284, i32 3}
!389 = !{ptr @vega20_od8_initialize_default_settings._entry.229, !388, !"_entry", i1 false, i1 false}
!390 = !{ptr @vega20_od8_initialize_default_settings._entry_ptr.230, !388, !"_entry_ptr", i1 false, i1 false}
!391 = !{ptr @.str.231, !388, !"<string literal>", i1 false, i1 false}
!392 = !{ptr @vega20_od8_initialize_default_settings._rs.232, !393, !"_rs", i1 false, i1 false}
!393 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1292, i32 3}
!394 = !{ptr @vega20_od8_initialize_default_settings._entry.233, !393, !"_entry", i1 false, i1 false}
!395 = !{ptr @vega20_od8_initialize_default_settings._entry_ptr.234, !393, !"_entry_ptr", i1 false, i1 false}
!396 = !{ptr @vega20_od8_initialize_default_settings._rs.235, !397, !"_rs", i1 false, i1 false}
!397 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1300, i32 3}
!398 = !{ptr @vega20_od8_initialize_default_settings._entry.236, !397, !"_entry", i1 false, i1 false}
!399 = !{ptr @vega20_od8_initialize_default_settings._entry_ptr.237, !397, !"_entry_ptr", i1 false, i1 false}
!400 = !{ptr @vega20_od8_initialize_default_settings._rs.238, !401, !"_rs", i1 false, i1 false}
!401 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1383, i32 2}
!402 = !{ptr @vega20_od8_initialize_default_settings._entry.239, !401, !"_entry", i1 false, i1 false}
!403 = !{ptr @vega20_od8_initialize_default_settings._entry_ptr.240, !401, !"_entry_ptr", i1 false, i1 false}
!404 = !{ptr @.str.241, !401, !"<string literal>", i1 false, i1 false}
!405 = !{ptr @vega20_od8_get_gfx_clock_base_voltage._rs, !406, !"_rs", i1 false, i1 false}
!406 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1228, i32 2}
!407 = !{ptr @__func__.vega20_od8_get_gfx_clock_base_voltage, !406, !"<string literal>", i1 false, i1 false}
!408 = !{ptr @vega20_od8_get_gfx_clock_base_voltage._entry, !406, !"_entry", i1 false, i1 false}
!409 = !{ptr @vega20_od8_get_gfx_clock_base_voltage._entry_ptr, !406, !"_entry_ptr", i1 false, i1 false}
!410 = !{ptr @.str.242, !406, !"<string literal>", i1 false, i1 false}
!411 = !{ptr @vega20_disable_dpm_tasks._rs, !412, !"_rs", i1 false, i1 false}
!412 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3926, i32 2}
!413 = !{ptr @__func__.vega20_disable_dpm_tasks, !412, !"<string literal>", i1 false, i1 false}
!414 = !{ptr @vega20_disable_dpm_tasks._entry, !412, !"_entry", i1 false, i1 false}
!415 = !{ptr @vega20_disable_dpm_tasks._entry_ptr, !412, !"_entry_ptr", i1 false, i1 false}
!416 = !{ptr @.str.243, !412, !"<string literal>", i1 false, i1 false}
!417 = !{ptr @vega20_disable_all_smu_features._rs, !418, !"_rs", i1 false, i1 false}
!418 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1025, i32 2}
!419 = !{ptr @__func__.vega20_disable_all_smu_features, !418, !"<string literal>", i1 false, i1 false}
!420 = !{ptr @vega20_disable_all_smu_features._entry, !418, !"_entry", i1 false, i1 false}
!421 = !{ptr @vega20_disable_all_smu_features._entry_ptr, !418, !"_entry_ptr", i1 false, i1 false}
!422 = !{ptr @.str.244, !418, !"<string literal>", i1 false, i1 false}
!423 = !{ptr @.str.245, !424, !"<string literal>", i1 false, i1 false}
!424 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2016, i32 5}
!425 = !{ptr @.str.246, !424, !"<string literal>", i1 false, i1 false}
!426 = !{ptr @.str.247, !424, !"<string literal>", i1 false, i1 false}
!427 = !{ptr @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug343, !424, !"__UNIQUE_ID_ddebug343", i1 false, i1 false}
!428 = !{ptr @.str.248, !424, !"<string literal>", i1 false, i1 false}
!429 = !{ptr @.str.249, !430, !"<string literal>", i1 false, i1 false}
!430 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2018, i32 5}
!431 = !{ptr @vega20_enable_disable_vce_dpm.__UNIQUE_ID_ddebug344, !430, !"__UNIQUE_ID_ddebug344", i1 false, i1 false}
!432 = !{ptr @.str.250, !430, !"<string literal>", i1 false, i1 false}
!433 = !{ptr @vega20_enable_disable_vce_dpm._rs, !434, !"_rs", i1 false, i1 false}
!434 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2024, i32 3}
!435 = !{ptr @vega20_enable_disable_vce_dpm._entry, !434, !"_entry", i1 false, i1 false}
!436 = !{ptr @vega20_enable_disable_vce_dpm._entry_ptr, !434, !"_entry_ptr", i1 false, i1 false}
!437 = !{ptr @.str.251, !434, !"<string literal>", i1 false, i1 false}
!438 = !{ptr @.str.252, !439, !"<string literal>", i1 false, i1 false}
!439 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3676, i32 5}
!440 = !{ptr @.str.253, !439, !"<string literal>", i1 false, i1 false}
!441 = !{ptr @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug347, !439, !"__UNIQUE_ID_ddebug347", i1 false, i1 false}
!442 = !{ptr @.str.254, !439, !"<string literal>", i1 false, i1 false}
!443 = !{ptr @.str.255, !444, !"<string literal>", i1 false, i1 false}
!444 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3678, i32 5}
!445 = !{ptr @vega20_enable_disable_uvd_dpm.__UNIQUE_ID_ddebug348, !444, !"__UNIQUE_ID_ddebug348", i1 false, i1 false}
!446 = !{ptr @.str.256, !444, !"<string literal>", i1 false, i1 false}
!447 = !{ptr @vega20_enable_disable_uvd_dpm._rs, !448, !"_rs", i1 false, i1 false}
!448 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3684, i32 3}
!449 = !{ptr @vega20_enable_disable_uvd_dpm._entry, !448, !"_entry", i1 false, i1 false}
!450 = !{ptr @vega20_enable_disable_uvd_dpm._entry_ptr, !448, !"_entry_ptr", i1 false, i1 false}
!451 = !{ptr @.str.257, !448, !"<string literal>", i1 false, i1 false}
!452 = !{ptr @vega20_dpm_get_mclk._rs, !453, !"_rs", i1 false, i1 false}
!453 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2092, i32 2}
!454 = !{ptr @__func__.vega20_dpm_get_mclk, !453, !"<string literal>", i1 false, i1 false}
!455 = !{ptr @vega20_dpm_get_mclk._entry, !453, !"_entry", i1 false, i1 false}
!456 = !{ptr @vega20_dpm_get_mclk._entry_ptr, !453, !"_entry_ptr", i1 false, i1 false}
!457 = !{ptr @.str.258, !453, !"<string literal>", i1 false, i1 false}
!458 = !{ptr @vega20_dpm_get_mclk._rs.259, !459, !"_rs", i1 false, i1 false}
!459 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2098, i32 3}
!460 = !{ptr @vega20_dpm_get_mclk._entry.260, !459, !"_entry", i1 false, i1 false}
!461 = !{ptr @vega20_dpm_get_mclk._entry_ptr.261, !459, !"_entry_ptr", i1 false, i1 false}
!462 = !{ptr @.str.262, !459, !"<string literal>", i1 false, i1 false}
!463 = !{ptr @vega20_dpm_get_mclk._rs.263, !464, !"_rs", i1 false, i1 false}
!464 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2103, i32 3}
!465 = !{ptr @vega20_dpm_get_mclk._entry.264, !464, !"_entry", i1 false, i1 false}
!466 = !{ptr @vega20_dpm_get_mclk._entry_ptr.265, !464, !"_entry_ptr", i1 false, i1 false}
!467 = !{ptr @.str.266, !464, !"<string literal>", i1 false, i1 false}
!468 = !{ptr @vega20_get_clock_ranges._rs, !469, !"_rs", i1 false, i1 false}
!469 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2042, i32 3}
!470 = !{ptr @__func__.vega20_get_clock_ranges, !469, !"<string literal>", i1 false, i1 false}
!471 = !{ptr @vega20_get_clock_ranges._entry, !469, !"_entry", i1 false, i1 false}
!472 = !{ptr @vega20_get_clock_ranges._entry_ptr, !469, !"_entry_ptr", i1 false, i1 false}
!473 = !{ptr @.str.267, !469, !"<string literal>", i1 false, i1 false}
!474 = !{ptr @vega20_get_clock_ranges._rs.268, !475, !"_rs", i1 false, i1 false}
!475 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2048, i32 3}
!476 = !{ptr @vega20_get_clock_ranges._entry.269, !475, !"_entry", i1 false, i1 false}
!477 = !{ptr @vega20_get_clock_ranges._entry_ptr.270, !475, !"_entry_ptr", i1 false, i1 false}
!478 = !{ptr @.str.271, !475, !"<string literal>", i1 false, i1 false}
!479 = !{ptr @vega20_dpm_get_sclk._rs, !480, !"_rs", i1 false, i1 false}
!480 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2066, i32 2}
!481 = !{ptr @__func__.vega20_dpm_get_sclk, !480, !"<string literal>", i1 false, i1 false}
!482 = !{ptr @vega20_dpm_get_sclk._entry, !480, !"_entry", i1 false, i1 false}
!483 = !{ptr @vega20_dpm_get_sclk._entry_ptr, !480, !"_entry_ptr", i1 false, i1 false}
!484 = !{ptr @.str.272, !480, !"<string literal>", i1 false, i1 false}
!485 = !{ptr @vega20_dpm_get_sclk._rs.273, !486, !"_rs", i1 false, i1 false}
!486 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2072, i32 3}
!487 = !{ptr @vega20_dpm_get_sclk._entry.274, !486, !"_entry", i1 false, i1 false}
!488 = !{ptr @vega20_dpm_get_sclk._entry_ptr.275, !486, !"_entry_ptr", i1 false, i1 false}
!489 = !{ptr @.str.276, !486, !"<string literal>", i1 false, i1 false}
!490 = !{ptr @vega20_dpm_get_sclk._rs.277, !491, !"_rs", i1 false, i1 false}
!491 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2077, i32 3}
!492 = !{ptr @vega20_dpm_get_sclk._entry.278, !491, !"_entry", i1 false, i1 false}
!493 = !{ptr @vega20_dpm_get_sclk._entry_ptr.279, !491, !"_entry_ptr", i1 false, i1 false}
!494 = !{ptr @.str.280, !491, !"<string literal>", i1 false, i1 false}
!495 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs, !496, !"_rs", i1 false, i1 false}
!496 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2355, i32 5}
!497 = !{ptr @__func__.vega20_notify_smc_display_config_after_ps_adjustment, !496, !"<string literal>", i1 false, i1 false}
!498 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry, !496, !"_entry", i1 false, i1 false}
!499 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr, !496, !"_entry_ptr", i1 false, i1 false}
!500 = !{ptr @.str.281, !496, !"<string literal>", i1 false, i1 false}
!501 = !{ptr @.str.283, !502, !"<string literal>", i1 false, i1 false}
!502 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2362, i32 4}
!503 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.282, !502, !"_entry", i1 false, i1 false}
!504 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.284, !502, !"_entry_ptr", i1 false, i1 false}
!505 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._rs.285, !506, !"_rs", i1 false, i1 false}
!506 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2368, i32 3}
!507 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry.286, !506, !"_entry", i1 false, i1 false}
!508 = !{ptr @vega20_notify_smc_display_config_after_ps_adjustment._entry_ptr.287, !506, !"_entry_ptr", i1 false, i1 false}
!509 = !{ptr @.str.288, !506, !"<string literal>", i1 false, i1 false}
!510 = !{ptr @vega20_set_uclk_to_highest_dpm_level._rs, !511, !"_rs", i1 false, i1 false}
!511 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3578, i32 3}
!512 = !{ptr @__func__.vega20_set_uclk_to_highest_dpm_level, !511, !"<string literal>", i1 false, i1 false}
!513 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry, !511, !"_entry", i1 false, i1 false}
!514 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr, !511, !"_entry_ptr", i1 false, i1 false}
!515 = !{ptr @.str.289, !511, !"<string literal>", i1 false, i1 false}
!516 = !{ptr @vega20_set_uclk_to_highest_dpm_level._rs.290, !517, !"_rs", i1 false, i1 false}
!517 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3581, i32 3}
!518 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry.291, !517, !"_entry", i1 false, i1 false}
!519 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr.292, !517, !"_entry_ptr", i1 false, i1 false}
!520 = !{ptr @.str.293, !517, !"<string literal>", i1 false, i1 false}
!521 = !{ptr @vega20_set_uclk_to_highest_dpm_level._rs.294, !522, !"_rs", i1 false, i1 false}
!522 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3586, i32 3}
!523 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry.295, !522, !"_entry", i1 false, i1 false}
!524 = !{ptr @vega20_set_uclk_to_highest_dpm_level._entry_ptr.296, !522, !"_entry_ptr", i1 false, i1 false}
!525 = !{ptr @.str.297, !522, !"<string literal>", i1 false, i1 false}
!526 = !{ptr @vega20_set_fclk_to_highest_dpm_level._rs, !527, !"_rs", i1 false, i1 false}
!527 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3604, i32 3}
!528 = !{ptr @__func__.vega20_set_fclk_to_highest_dpm_level, !527, !"<string literal>", i1 false, i1 false}
!529 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry, !527, !"_entry", i1 false, i1 false}
!530 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr, !527, !"_entry_ptr", i1 false, i1 false}
!531 = !{ptr @.str.298, !527, !"<string literal>", i1 false, i1 false}
!532 = !{ptr @vega20_set_fclk_to_highest_dpm_level._rs.299, !533, !"_rs", i1 false, i1 false}
!533 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3607, i32 3}
!534 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry.300, !533, !"_entry", i1 false, i1 false}
!535 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr.301, !533, !"_entry_ptr", i1 false, i1 false}
!536 = !{ptr @.str.302, !533, !"<string literal>", i1 false, i1 false}
!537 = !{ptr @vega20_set_fclk_to_highest_dpm_level._rs.303, !538, !"_rs", i1 false, i1 false}
!538 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3612, i32 3}
!539 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry.304, !538, !"_entry", i1 false, i1 false}
!540 = !{ptr @vega20_set_fclk_to_highest_dpm_level._entry_ptr.305, !538, !"_entry_ptr", i1 false, i1 false}
!541 = !{ptr @.str.306, !538, !"<string literal>", i1 false, i1 false}
!542 = !{ptr @vega20_display_configuration_changed_task._rs, !543, !"_rs", i1 false, i1 false}
!543 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3649, i32 3}
!544 = !{ptr @__func__.vega20_display_configuration_changed_task, !543, !"<string literal>", i1 false, i1 false}
!545 = !{ptr @vega20_display_configuration_changed_task._entry, !543, !"_entry", i1 false, i1 false}
!546 = !{ptr @vega20_display_configuration_changed_task._entry_ptr, !543, !"_entry_ptr", i1 false, i1 false}
!547 = !{ptr @.str.307, !543, !"<string literal>", i1 false, i1 false}
!548 = !{ptr @.str.308, !549, !"<string literal>", i1 false, i1 false}
!549 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2311, i32 4}
!550 = !{ptr @.str.309, !549, !"<string literal>", i1 false, i1 false}
!551 = !{ptr @vega20_display_clock_voltage_request._entry, !549, !"_entry", i1 false, i1 false}
!552 = !{ptr @vega20_display_clock_voltage_request._entry_ptr, !549, !"_entry_ptr", i1 false, i1 false}
!553 = !{ptr @vega20_power_off_asic._rs, !554, !"_rs", i1 false, i1 false}
!554 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3939, i32 2}
!555 = !{ptr @__func__.vega20_power_off_asic, !554, !"<string literal>", i1 false, i1 false}
!556 = !{ptr @vega20_power_off_asic._entry, !554, !"_entry", i1 false, i1 false}
!557 = !{ptr @vega20_power_off_asic._entry_ptr, !554, !"_entry_ptr", i1 false, i1 false}
!558 = !{ptr @.str.310, !554, !"<string literal>", i1 false, i1 false}
!559 = !{ptr @.str.311, !560, !"<string literal>", i1 false, i1 false}
!560 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2567, i32 4}
!561 = !{ptr @.str.312, !560, !"<string literal>", i1 false, i1 false}
!562 = !{ptr @vega20_force_clock_level._entry, !560, !"_entry", i1 false, i1 false}
!563 = !{ptr @vega20_force_clock_level._entry_ptr, !560, !"_entry_ptr", i1 false, i1 false}
!564 = !{ptr @vega20_force_clock_level._rs, !565, !"_rs", i1 false, i1 false}
!565 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2579, i32 3}
!566 = !{ptr @vega20_force_clock_level._entry.313, !565, !"_entry", i1 false, i1 false}
!567 = !{ptr @vega20_force_clock_level._entry_ptr.314, !565, !"_entry_ptr", i1 false, i1 false}
!568 = !{ptr @.str.315, !565, !"<string literal>", i1 false, i1 false}
!569 = !{ptr @vega20_force_clock_level._rs.316, !570, !"_rs", i1 false, i1 false}
!570 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2584, i32 3}
!571 = !{ptr @vega20_force_clock_level._entry.317, !570, !"_entry", i1 false, i1 false}
!572 = !{ptr @vega20_force_clock_level._entry_ptr.318, !570, !"_entry_ptr", i1 false, i1 false}
!573 = !{ptr @vega20_force_clock_level._entry.319, !574, !"_entry", i1 false, i1 false}
!574 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2594, i32 4}
!575 = !{ptr @vega20_force_clock_level._entry_ptr.320, !574, !"_entry_ptr", i1 false, i1 false}
!576 = !{ptr @vega20_force_clock_level._rs.321, !577, !"_rs", i1 false, i1 false}
!577 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2606, i32 3}
!578 = !{ptr @vega20_force_clock_level._entry.322, !577, !"_entry", i1 false, i1 false}
!579 = !{ptr @vega20_force_clock_level._entry_ptr.323, !577, !"_entry_ptr", i1 false, i1 false}
!580 = !{ptr @vega20_force_clock_level._rs.324, !581, !"_rs", i1 false, i1 false}
!581 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2611, i32 3}
!582 = !{ptr @vega20_force_clock_level._entry.325, !581, !"_entry", i1 false, i1 false}
!583 = !{ptr @vega20_force_clock_level._entry_ptr.326, !581, !"_entry_ptr", i1 false, i1 false}
!584 = !{ptr @vega20_force_clock_level._entry.327, !585, !"_entry", i1 false, i1 false}
!585 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2622, i32 4}
!586 = !{ptr @vega20_force_clock_level._entry_ptr.328, !585, !"_entry_ptr", i1 false, i1 false}
!587 = !{ptr @vega20_force_clock_level._rs.329, !588, !"_rs", i1 false, i1 false}
!588 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2634, i32 3}
!589 = !{ptr @vega20_force_clock_level._entry.330, !588, !"_entry", i1 false, i1 false}
!590 = !{ptr @vega20_force_clock_level._entry_ptr.331, !588, !"_entry_ptr", i1 false, i1 false}
!591 = !{ptr @vega20_force_clock_level._rs.332, !592, !"_rs", i1 false, i1 false}
!592 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2639, i32 3}
!593 = !{ptr @vega20_force_clock_level._entry.333, !592, !"_entry", i1 false, i1 false}
!594 = !{ptr @vega20_force_clock_level._entry_ptr.334, !592, !"_entry_ptr", i1 false, i1 false}
!595 = !{ptr @vega20_force_clock_level._entry.335, !596, !"_entry", i1 false, i1 false}
!596 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2650, i32 4}
!597 = !{ptr @vega20_force_clock_level._entry_ptr.336, !596, !"_entry_ptr", i1 false, i1 false}
!598 = !{ptr @vega20_force_clock_level._rs.337, !599, !"_rs", i1 false, i1 false}
!599 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2662, i32 3}
!600 = !{ptr @vega20_force_clock_level._entry.338, !599, !"_entry", i1 false, i1 false}
!601 = !{ptr @vega20_force_clock_level._entry_ptr.339, !599, !"_entry_ptr", i1 false, i1 false}
!602 = !{ptr @vega20_force_clock_level._rs.340, !603, !"_rs", i1 false, i1 false}
!603 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2667, i32 3}
!604 = !{ptr @vega20_force_clock_level._entry.341, !603, !"_entry", i1 false, i1 false}
!605 = !{ptr @vega20_force_clock_level._entry_ptr.342, !603, !"_entry_ptr", i1 false, i1 false}
!606 = !{ptr @vega20_force_clock_level._entry.343, !607, !"_entry", i1 false, i1 false}
!607 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2677, i32 4}
!608 = !{ptr @vega20_force_clock_level._entry_ptr.344, !607, !"_entry_ptr", i1 false, i1 false}
!609 = !{ptr @vega20_force_clock_level._rs.345, !610, !"_rs", i1 false, i1 false}
!610 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2687, i32 3}
!611 = !{ptr @vega20_force_clock_level._entry.346, !610, !"_entry", i1 false, i1 false}
!612 = !{ptr @vega20_force_clock_level._entry_ptr.347, !610, !"_entry_ptr", i1 false, i1 false}
!613 = !{ptr @vega20_force_clock_level._rs.348, !614, !"_rs", i1 false, i1 false}
!614 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2705, i32 3}
!615 = !{ptr @vega20_force_clock_level._entry.349, !614, !"_entry", i1 false, i1 false}
!616 = !{ptr @vega20_force_clock_level._entry_ptr.350, !614, !"_entry_ptr", i1 false, i1 false}
!617 = !{ptr @.str.351, !614, !"<string literal>", i1 false, i1 false}
!618 = !{ptr @vega20_print_clock_levels._rs, !619, !"_rs", i1 false, i1 false}
!619 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3372, i32 3}
!620 = !{ptr @__func__.vega20_print_clock_levels, !619, !"<string literal>", i1 false, i1 false}
!621 = !{ptr @vega20_print_clock_levels._entry, !619, !"_entry", i1 false, i1 false}
!622 = !{ptr @vega20_print_clock_levels._entry_ptr, !619, !"_entry_ptr", i1 false, i1 false}
!623 = !{ptr @.str.352, !619, !"<string literal>", i1 false, i1 false}
!624 = !{ptr @.str.353, !625, !"<string literal>", i1 false, i1 false}
!625 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3377, i32 32}
!626 = !{ptr @.str.354, !627, !"<string literal>", i1 false, i1 false}
!627 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3383, i32 32}
!628 = !{ptr @.str.355, !629, !"<string literal>", i1 false, i1 false}
!629 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3385, i32 50}
!630 = !{ptr @.str.356, !631, !"<string literal>", i1 false, i1 false}
!631 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3385, i32 56}
!632 = !{ptr @vega20_print_clock_levels._rs.357, !633, !"_rs", i1 false, i1 false}
!633 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3390, i32 3}
!634 = !{ptr @vega20_print_clock_levels._entry.358, !633, !"_entry", i1 false, i1 false}
!635 = !{ptr @vega20_print_clock_levels._entry_ptr.359, !633, !"_entry_ptr", i1 false, i1 false}
!636 = !{ptr @.str.360, !633, !"<string literal>", i1 false, i1 false}
!637 = !{ptr @vega20_print_clock_levels._rs.361, !638, !"_rs", i1 false, i1 false}
!638 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3408, i32 3}
!639 = !{ptr @vega20_print_clock_levels._entry.362, !638, !"_entry", i1 false, i1 false}
!640 = !{ptr @vega20_print_clock_levels._entry_ptr.363, !638, !"_entry_ptr", i1 false, i1 false}
!641 = !{ptr @.str.364, !638, !"<string literal>", i1 false, i1 false}
!642 = !{ptr @vega20_print_clock_levels._rs.365, !643, !"_rs", i1 false, i1 false}
!643 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3426, i32 3}
!644 = !{ptr @vega20_print_clock_levels._entry.366, !643, !"_entry", i1 false, i1 false}
!645 = !{ptr @vega20_print_clock_levels._entry_ptr.367, !643, !"_entry_ptr", i1 false, i1 false}
!646 = !{ptr @.str.368, !643, !"<string literal>", i1 false, i1 false}
!647 = !{ptr @vega20_print_clock_levels._rs.369, !648, !"_rs", i1 false, i1 false}
!648 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3438, i32 3}
!649 = !{ptr @vega20_print_clock_levels._entry.370, !648, !"_entry", i1 false, i1 false}
!650 = !{ptr @vega20_print_clock_levels._entry_ptr.371, !648, !"_entry_ptr", i1 false, i1 false}
!651 = !{ptr @.str.372, !648, !"<string literal>", i1 false, i1 false}
!652 = !{ptr @.str.373, !653, !"<string literal>", i1 false, i1 false}
!653 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3463, i32 32}
!654 = !{ptr @.str.374, !655, !"<string literal>", i1 false, i1 false}
!655 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3464, i32 25}
!656 = !{ptr @.str.375, !657, !"<string literal>", i1 false, i1 false}
!657 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3465, i32 25}
!658 = !{ptr @.str.376, !659, !"<string literal>", i1 false, i1 false}
!659 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3466, i32 25}
!660 = !{ptr @.str.377, !661, !"<string literal>", i1 false, i1 false}
!661 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3467, i32 25}
!662 = !{ptr @.str.378, !663, !"<string literal>", i1 false, i1 false}
!663 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3468, i32 26}
!664 = !{ptr @.str.379, !665, !"<string literal>", i1 false, i1 false}
!665 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3469, i32 26}
!666 = !{ptr @.str.380, !667, !"<string literal>", i1 false, i1 false}
!667 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3470, i32 26}
!668 = !{ptr @.str.381, !669, !"<string literal>", i1 false, i1 false}
!669 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3471, i32 26}
!670 = !{ptr @.str.382, !671, !"<string literal>", i1 false, i1 false}
!671 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3472, i32 26}
!672 = !{ptr @.str.383, !673, !"<string literal>", i1 false, i1 false}
!673 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3473, i32 26}
!674 = !{ptr @.str.384, !675, !"<string literal>", i1 false, i1 false}
!675 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3484, i32 32}
!676 = !{ptr @.str.385, !677, !"<string literal>", i1 false, i1 false}
!677 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3484, i32 41}
!678 = !{ptr @.str.386, !679, !"<string literal>", i1 false, i1 false}
!679 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3485, i32 32}
!680 = !{ptr @.str.387, !681, !"<string literal>", i1 false, i1 false}
!681 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3487, i32 32}
!682 = !{ptr @.str.388, !683, !"<string literal>", i1 false, i1 false}
!683 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3494, i32 41}
!684 = !{ptr @.str.389, !685, !"<string literal>", i1 false, i1 false}
!685 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3508, i32 41}
!686 = !{ptr @.str.390, !687, !"<string literal>", i1 false, i1 false}
!687 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3509, i32 32}
!688 = !{ptr @.str.391, !689, !"<string literal>", i1 false, i1 false}
!689 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3512, i32 32}
!690 = !{ptr @.str.392, !691, !"<string literal>", i1 false, i1 false}
!691 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3515, i32 32}
!692 = !{ptr @.str.393, !693, !"<string literal>", i1 false, i1 false}
!693 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3523, i32 40}
!694 = !{ptr @.str.394, !695, !"<string literal>", i1 false, i1 false}
!695 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3527, i32 32}
!696 = !{ptr @.str.395, !697, !"<string literal>", i1 false, i1 false}
!697 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3533, i32 32}
!698 = !{ptr @.str.396, !699, !"<string literal>", i1 false, i1 false}
!699 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3544, i32 32}
!700 = !{ptr @.str.397, !701, !"<string literal>", i1 false, i1 false}
!701 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3547, i32 32}
!702 = !{ptr @.str.398, !703, !"<string literal>", i1 false, i1 false}
!703 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3550, i32 32}
!704 = !{ptr @.str.399, !705, !"<string literal>", i1 false, i1 false}
!705 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3553, i32 32}
!706 = !{ptr @.str.400, !707, !"<string literal>", i1 false, i1 false}
!707 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3556, i32 32}
!708 = !{ptr @.str.401, !709, !"<string literal>", i1 false, i1 false}
!709 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3559, i32 32}
!710 = !{ptr @vega20_get_current_clk_freq._rs, !711, !"_rs", i1 false, i1 false}
!711 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2165, i32 2}
!712 = !{ptr @__func__.vega20_get_current_clk_freq, !711, !"<string literal>", i1 false, i1 false}
!713 = !{ptr @vega20_get_current_clk_freq._entry, !711, !"_entry", i1 false, i1 false}
!714 = !{ptr @vega20_get_current_clk_freq._entry_ptr, !711, !"_entry_ptr", i1 false, i1 false}
!715 = !{ptr @.str.402, !711, !"<string literal>", i1 false, i1 false}
!716 = !{ptr @vega20_set_sclk_od._rs, !717, !"_rs", i1 false, i1 false}
!717 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1499, i32 2}
!718 = !{ptr @__func__.vega20_set_sclk_od, !717, !"<string literal>", i1 false, i1 false}
!719 = !{ptr @vega20_set_sclk_od._entry, !717, !"_entry", i1 false, i1 false}
!720 = !{ptr @vega20_set_sclk_od._entry_ptr, !717, !"_entry_ptr", i1 false, i1 false}
!721 = !{ptr @.str.403, !717, !"<string literal>", i1 false, i1 false}
!722 = !{ptr @vega20_set_sclk_od._rs.404, !723, !"_rs", i1 false, i1 false}
!723 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1505, i32 2}
!724 = !{ptr @vega20_set_sclk_od._entry.405, !723, !"_entry", i1 false, i1 false}
!725 = !{ptr @vega20_set_sclk_od._entry_ptr.406, !723, !"_entry_ptr", i1 false, i1 false}
!726 = !{ptr @.str.407, !723, !"<string literal>", i1 false, i1 false}
!727 = !{ptr @vega20_od8_set_settings._rs, !728, !"_rs", i1 false, i1 false}
!728 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1402, i32 2}
!729 = !{ptr @__func__.vega20_od8_set_settings, !728, !"<string literal>", i1 false, i1 false}
!730 = !{ptr @vega20_od8_set_settings._entry, !728, !"_entry", i1 false, i1 false}
!731 = !{ptr @vega20_od8_set_settings._entry_ptr, !728, !"_entry_ptr", i1 false, i1 false}
!732 = !{ptr @vega20_od8_set_settings._rs.408, !733, !"_rs", i1 false, i1 false}
!733 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1459, i32 2}
!734 = !{ptr @vega20_od8_set_settings._entry.409, !733, !"_entry", i1 false, i1 false}
!735 = !{ptr @vega20_od8_set_settings._entry_ptr.410, !733, !"_entry_ptr", i1 false, i1 false}
!736 = !{ptr @vega20_set_mclk_od._rs, !737, !"_rs", i1 false, i1 false}
!737 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1545, i32 2}
!738 = !{ptr @__func__.vega20_set_mclk_od, !737, !"<string literal>", i1 false, i1 false}
!739 = !{ptr @vega20_set_mclk_od._entry, !737, !"_entry", i1 false, i1 false}
!740 = !{ptr @vega20_set_mclk_od._entry_ptr, !737, !"_entry_ptr", i1 false, i1 false}
!741 = !{ptr @.str.411, !737, !"<string literal>", i1 false, i1 false}
!742 = !{ptr @vega20_set_mclk_od._rs.412, !743, !"_rs", i1 false, i1 false}
!743 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1551, i32 2}
!744 = !{ptr @vega20_set_mclk_od._entry.413, !743, !"_entry", i1 false, i1 false}
!745 = !{ptr @vega20_set_mclk_od._entry_ptr.414, !743, !"_entry_ptr", i1 false, i1 false}
!746 = !{ptr @.str.415, !743, !"<string literal>", i1 false, i1 false}
!747 = !{ptr @.str.416, !748, !"<string literal>", i1 false, i1 false}
!748 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2127, i32 4}
!749 = !{ptr @.str.417, !748, !"<string literal>", i1 false, i1 false}
!750 = !{ptr @vega20_get_metrics_table._entry, !748, !"_entry", i1 false, i1 false}
!751 = !{ptr @vega20_get_metrics_table._entry_ptr, !748, !"_entry_ptr", i1 false, i1 false}
!752 = !{ptr @.str.418, !753, !"<string literal>", i1 false, i1 false}
!753 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2195, i32 3}
!754 = !{ptr @.str.419, !753, !"<string literal>", i1 false, i1 false}
!755 = !{ptr @vega20_get_current_activity_percent._entry, !753, !"_entry", i1 false, i1 false}
!756 = !{ptr @vega20_get_current_activity_percent._entry_ptr, !753, !"_entry_ptr", i1 false, i1 false}
!757 = !{ptr @SMU7ThermalWithDelayPolicy, !758, !"SMU7ThermalWithDelayPolicy", i1 false, i1 false}
!758 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h", i32 28, i32 56}
!759 = !{ptr @.str.420, !760, !"<string literal>", i1 false, i1 false}
!760 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3984, i32 4}
!761 = !{ptr @.str.421, !762, !"<string literal>", i1 false, i1 false}
!762 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3985, i32 4}
!763 = !{ptr @.str.422, !764, !"<string literal>", i1 false, i1 false}
!764 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3986, i32 4}
!765 = !{ptr @.str.423, !766, !"<string literal>", i1 false, i1 false}
!766 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3987, i32 4}
!767 = !{ptr @.str.424, !768, !"<string literal>", i1 false, i1 false}
!768 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3988, i32 4}
!769 = !{ptr @.str.425, !770, !"<string literal>", i1 false, i1 false}
!770 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3989, i32 4}
!771 = !{ptr @.str.426, !772, !"<string literal>", i1 false, i1 false}
!772 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3990, i32 4}
!773 = !{ptr @.str.427, !774, !"<string literal>", i1 false, i1 false}
!774 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3991, i32 4}
!775 = !{ptr @.str.428, !776, !"<string literal>", i1 false, i1 false}
!776 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3992, i32 4}
!777 = !{ptr @.str.429, !778, !"<string literal>", i1 false, i1 false}
!778 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3993, i32 4}
!779 = !{ptr @.str.430, !780, !"<string literal>", i1 false, i1 false}
!780 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3994, i32 4}
!781 = distinct !{null, !782, !"title", i1 false, i1 false}
!782 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3983, i32 21}
!783 = !{ptr @.str.431, !784, !"<string literal>", i1 false, i1 false}
!784 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4002, i32 35}
!785 = !{ptr @vega20_get_power_profile_mode._rs, !786, !"_rs", i1 false, i1 false}
!786 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4011, i32 3}
!787 = !{ptr @__func__.vega20_get_power_profile_mode, !786, !"<string literal>", i1 false, i1 false}
!788 = !{ptr @vega20_get_power_profile_mode._entry, !786, !"_entry", i1 false, i1 false}
!789 = !{ptr @vega20_get_power_profile_mode._entry_ptr, !786, !"_entry_ptr", i1 false, i1 false}
!790 = !{ptr @.str.432, !786, !"<string literal>", i1 false, i1 false}
!791 = !{ptr @.str.433, !792, !"<string literal>", i1 false, i1 false}
!792 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4015, i32 36}
!793 = !{ptr @.str.434, !794, !"<string literal>", i1 false, i1 false}
!794 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4016, i32 75}
!795 = !{ptr @.str.435, !796, !"<string literal>", i1 false, i1 false}
!796 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4018, i32 36}
!797 = !{ptr @.str.436, !798, !"<string literal>", i1 false, i1 false}
!798 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4021, i32 4}
!799 = !{ptr @.str.437, !800, !"<string literal>", i1 false, i1 false}
!800 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4035, i32 4}
!801 = !{ptr @.str.438, !802, !"<string literal>", i1 false, i1 false}
!802 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4049, i32 4}
!803 = !{ptr @.str.439, !804, !"<string literal>", i1 false, i1 false}
!804 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4063, i32 4}
!805 = !{ptr @.str.440, !806, !"<string literal>", i1 false, i1 false}
!806 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4085, i32 3}
!807 = !{ptr @.str.441, !806, !"<string literal>", i1 false, i1 false}
!808 = !{ptr @vega20_set_power_profile_mode._entry, !806, !"_entry", i1 false, i1 false}
!809 = !{ptr @vega20_set_power_profile_mode._entry_ptr, !806, !"_entry_ptr", i1 false, i1 false}
!810 = !{ptr @vega20_set_power_profile_mode._rs, !811, !"_rs", i1 false, i1 false}
!811 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4100, i32 3}
!812 = !{ptr @vega20_set_power_profile_mode._entry.442, !811, !"_entry", i1 false, i1 false}
!813 = !{ptr @vega20_set_power_profile_mode._entry_ptr.443, !811, !"_entry_ptr", i1 false, i1 false}
!814 = !{ptr @.str.444, !811, !"<string literal>", i1 false, i1 false}
!815 = !{ptr @vega20_set_power_profile_mode._rs.445, !816, !"_rs", i1 false, i1 false}
!816 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4162, i32 3}
!817 = !{ptr @vega20_set_power_profile_mode._entry.446, !816, !"_entry", i1 false, i1 false}
!818 = !{ptr @vega20_set_power_profile_mode._entry_ptr.447, !816, !"_entry_ptr", i1 false, i1 false}
!819 = !{ptr @.str.448, !816, !"<string literal>", i1 false, i1 false}
!820 = !{ptr @vega20_odn_edit_dpm_table._rs, !821, !"_rs", i1 false, i1 false}
!821 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2968, i32 2}
!822 = !{ptr @__func__.vega20_odn_edit_dpm_table, !821, !"<string literal>", i1 false, i1 false}
!823 = !{ptr @vega20_odn_edit_dpm_table._entry, !821, !"_entry", i1 false, i1 false}
!824 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr, !821, !"_entry_ptr", i1 false, i1 false}
!825 = !{ptr @.str.449, !821, !"<string literal>", i1 false, i1 false}
!826 = !{ptr @.str.451, !827, !"<string literal>", i1 false, i1 false}
!827 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2975, i32 4}
!828 = !{ptr @vega20_odn_edit_dpm_table._entry.450, !827, !"_entry", i1 false, i1 false}
!829 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.452, !827, !"_entry_ptr", i1 false, i1 false}
!830 = !{ptr @.str.454, !831, !"<string literal>", i1 false, i1 false}
!831 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2981, i32 5}
!832 = !{ptr @vega20_odn_edit_dpm_table._entry.453, !831, !"_entry", i1 false, i1 false}
!833 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.455, !831, !"_entry_ptr", i1 false, i1 false}
!834 = !{ptr @.str.457, !835, !"<string literal>", i1 false, i1 false}
!835 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2990, i32 5}
!836 = !{ptr @vega20_odn_edit_dpm_table._entry.456, !835, !"_entry", i1 false, i1 false}
!837 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.458, !835, !"_entry_ptr", i1 false, i1 false}
!838 = !{ptr @.str.460, !839, !"<string literal>", i1 false, i1 false}
!839 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2991, i32 5}
!840 = !{ptr @vega20_odn_edit_dpm_table._entry.459, !839, !"_entry", i1 false, i1 false}
!841 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.461, !839, !"_entry_ptr", i1 false, i1 false}
!842 = !{ptr @.str.463, !843, !"<string literal>", i1 false, i1 false}
!843 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 2997, i32 5}
!844 = !{ptr @vega20_odn_edit_dpm_table._entry.462, !843, !"_entry", i1 false, i1 false}
!845 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.464, !843, !"_entry_ptr", i1 false, i1 false}
!846 = !{ptr @.str.466, !847, !"<string literal>", i1 false, i1 false}
!847 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3018, i32 4}
!848 = !{ptr @vega20_odn_edit_dpm_table._entry.465, !847, !"_entry", i1 false, i1 false}
!849 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.467, !847, !"_entry_ptr", i1 false, i1 false}
!850 = !{ptr @vega20_odn_edit_dpm_table._entry.468, !851, !"_entry", i1 false, i1 false}
!851 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3024, i32 5}
!852 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.469, !851, !"_entry_ptr", i1 false, i1 false}
!853 = !{ptr @vega20_odn_edit_dpm_table._entry.470, !854, !"_entry", i1 false, i1 false}
!854 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3033, i32 5}
!855 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.471, !854, !"_entry_ptr", i1 false, i1 false}
!856 = !{ptr @.str.473, !857, !"<string literal>", i1 false, i1 false}
!857 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3034, i32 5}
!858 = !{ptr @vega20_odn_edit_dpm_table._entry.472, !857, !"_entry", i1 false, i1 false}
!859 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.474, !857, !"_entry_ptr", i1 false, i1 false}
!860 = !{ptr @vega20_odn_edit_dpm_table._entry.475, !861, !"_entry", i1 false, i1 false}
!861 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3040, i32 5}
!862 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.476, !861, !"_entry_ptr", i1 false, i1 false}
!863 = !{ptr @.str.478, !864, !"<string literal>", i1 false, i1 false}
!864 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3062, i32 4}
!865 = !{ptr @vega20_odn_edit_dpm_table._entry.477, !864, !"_entry", i1 false, i1 false}
!866 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.479, !864, !"_entry_ptr", i1 false, i1 false}
!867 = !{ptr @vega20_odn_edit_dpm_table._entry.480, !868, !"_entry", i1 false, i1 false}
!868 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3068, i32 5}
!869 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.481, !868, !"_entry_ptr", i1 false, i1 false}
!870 = !{ptr @.str.483, !871, !"<string literal>", i1 false, i1 false}
!871 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3078, i32 5}
!872 = !{ptr @vega20_odn_edit_dpm_table._entry.482, !871, !"_entry", i1 false, i1 false}
!873 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.484, !871, !"_entry_ptr", i1 false, i1 false}
!874 = !{ptr @.str.486, !875, !"<string literal>", i1 false, i1 false}
!875 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3080, i32 5}
!876 = !{ptr @vega20_odn_edit_dpm_table._entry.485, !875, !"_entry", i1 false, i1 false}
!877 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.487, !875, !"_entry_ptr", i1 false, i1 false}
!878 = !{ptr @vega20_odn_edit_dpm_table._entry.488, !879, !"_entry", i1 false, i1 false}
!879 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3087, i32 5}
!880 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.489, !879, !"_entry_ptr", i1 false, i1 false}
!881 = !{ptr @.str.491, !882, !"<string literal>", i1 false, i1 false}
!882 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3097, i32 5}
!883 = !{ptr @vega20_odn_edit_dpm_table._entry.490, !882, !"_entry", i1 false, i1 false}
!884 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.492, !882, !"_entry_ptr", i1 false, i1 false}
!885 = !{ptr @vega20_odn_edit_dpm_table._rs.493, !886, !"_rs", i1 false, i1 false}
!886 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3128, i32 3}
!887 = !{ptr @vega20_odn_edit_dpm_table._entry.494, !886, !"_entry", i1 false, i1 false}
!888 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.495, !886, !"_entry_ptr", i1 false, i1 false}
!889 = !{ptr @.str.496, !886, !"<string literal>", i1 false, i1 false}
!890 = !{ptr @vega20_odn_edit_dpm_table._rs.497, !891, !"_rs", i1 false, i1 false}
!891 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3137, i32 3}
!892 = !{ptr @vega20_odn_edit_dpm_table._entry.498, !891, !"_entry", i1 false, i1 false}
!893 = !{ptr @vega20_odn_edit_dpm_table._entry_ptr.499, !891, !"_entry_ptr", i1 false, i1 false}
!894 = !{ptr @.str.500, !891, !"<string literal>", i1 false, i1 false}
!895 = !{ptr @vega20_enable_mgpu_fan_boost._rs, !896, !"_rs", i1 false, i1 false}
!896 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 1670, i32 2}
!897 = !{ptr @__func__.vega20_enable_mgpu_fan_boost, !896, !"<string literal>", i1 false, i1 false}
!898 = !{ptr @vega20_enable_mgpu_fan_boost._entry, !896, !"_entry", i1 false, i1 false}
!899 = !{ptr @vega20_enable_mgpu_fan_boost._entry_ptr, !896, !"_entry_ptr", i1 false, i1 false}
!900 = !{ptr @.str.501, !896, !"<string literal>", i1 false, i1 false}
!901 = !{ptr @.str.502, !902, !"<string literal>", i1 false, i1 false}
!902 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3198, i32 5}
!903 = !{ptr @.str.503, !904, !"<string literal>", i1 false, i1 false}
!904 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3199, i32 5}
!905 = !{ptr @.str.504, !906, !"<string literal>", i1 false, i1 false}
!906 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3200, i32 5}
!907 = !{ptr @.str.505, !908, !"<string literal>", i1 false, i1 false}
!908 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3201, i32 5}
!909 = !{ptr @.str.506, !910, !"<string literal>", i1 false, i1 false}
!910 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3202, i32 5}
!911 = !{ptr @.str.507, !912, !"<string literal>", i1 false, i1 false}
!912 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3203, i32 5}
!913 = !{ptr @.str.508, !914, !"<string literal>", i1 false, i1 false}
!914 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3204, i32 5}
!915 = !{ptr @.str.509, !916, !"<string literal>", i1 false, i1 false}
!916 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3205, i32 5}
!917 = !{ptr @.str.510, !918, !"<string literal>", i1 false, i1 false}
!918 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3206, i32 5}
!919 = !{ptr @.str.511, !920, !"<string literal>", i1 false, i1 false}
!920 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3207, i32 5}
!921 = !{ptr @.str.512, !922, !"<string literal>", i1 false, i1 false}
!922 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3208, i32 5}
!923 = !{ptr @.str.513, !924, !"<string literal>", i1 false, i1 false}
!924 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3209, i32 5}
!925 = !{ptr @.str.514, !926, !"<string literal>", i1 false, i1 false}
!926 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3210, i32 5}
!927 = !{ptr @.str.515, !928, !"<string literal>", i1 false, i1 false}
!928 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3211, i32 5}
!929 = !{ptr @.str.516, !930, !"<string literal>", i1 false, i1 false}
!930 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3212, i32 5}
!931 = !{ptr @.str.517, !932, !"<string literal>", i1 false, i1 false}
!932 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3213, i32 5}
!933 = !{ptr @.str.518, !934, !"<string literal>", i1 false, i1 false}
!934 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3214, i32 5}
!935 = !{ptr @.str.519, !936, !"<string literal>", i1 false, i1 false}
!936 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3215, i32 5}
!937 = !{ptr @.str.520, !938, !"<string literal>", i1 false, i1 false}
!938 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3216, i32 5}
!939 = !{ptr @.str.521, !940, !"<string literal>", i1 false, i1 false}
!940 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3217, i32 5}
!941 = !{ptr @.str.522, !942, !"<string literal>", i1 false, i1 false}
!942 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3218, i32 5}
!943 = !{ptr @.str.523, !944, !"<string literal>", i1 false, i1 false}
!944 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3219, i32 5}
!945 = !{ptr @.str.524, !946, !"<string literal>", i1 false, i1 false}
!946 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3220, i32 5}
!947 = !{ptr @.str.525, !948, !"<string literal>", i1 false, i1 false}
!948 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3221, i32 5}
!949 = !{ptr @.str.526, !950, !"<string literal>", i1 false, i1 false}
!950 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3222, i32 5}
!951 = !{ptr @.str.527, !952, !"<string literal>", i1 false, i1 false}
!952 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3223, i32 5}
!953 = !{ptr @.str.528, !954, !"<string literal>", i1 false, i1 false}
!954 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3224, i32 5}
!955 = !{ptr @.str.529, !956, !"<string literal>", i1 false, i1 false}
!956 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3225, i32 5}
!957 = !{ptr @.str.530, !958, !"<string literal>", i1 false, i1 false}
!958 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3226, i32 5}
!959 = !{ptr @.str.531, !960, !"<string literal>", i1 false, i1 false}
!960 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3227, i32 5}
!961 = !{ptr @.str.532, !962, !"<string literal>", i1 false, i1 false}
!962 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3228, i32 5}
!963 = !{ptr @.str.533, !964, !"<string literal>", i1 false, i1 false}
!964 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3229, i32 5}
!965 = !{ptr @.str.534, !966, !"<string literal>", i1 false, i1 false}
!966 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3230, i32 5}
!967 = !{ptr @.str.535, !968, !"<string literal>", i1 false, i1 false}
!968 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3231, i32 5}
!969 = !{ptr @vega20_get_ppfeature_status.ppfeature_name, !970, !"ppfeature_name", i1 false, i1 false}
!970 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3197, i32 21}
!971 = !{ptr @.str.536, !972, !"<string literal>", i1 false, i1 false}
!972 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3233, i32 5}
!973 = !{ptr @.str.537, !974, !"<string literal>", i1 false, i1 false}
!974 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3234, i32 5}
!975 = !{ptr @.str.538, !976, !"<string literal>", i1 false, i1 false}
!976 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3235, i32 5}
!977 = distinct !{null, !978, !"output_title", i1 false, i1 false}
!978 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3232, i32 21}
!979 = !{ptr @vega20_get_ppfeature_status._rs, !980, !"_rs", i1 false, i1 false}
!980 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3244, i32 2}
!981 = !{ptr @__func__.vega20_get_ppfeature_status, !980, !"<string literal>", i1 false, i1 false}
!982 = !{ptr @vega20_get_ppfeature_status._entry, !980, !"_entry", i1 false, i1 false}
!983 = !{ptr @vega20_get_ppfeature_status._entry_ptr, !980, !"_entry_ptr", i1 false, i1 false}
!984 = !{ptr @.str.539, !985, !"<string literal>", i1 false, i1 false}
!985 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3248, i32 35}
!986 = !{ptr @.str.540, !987, !"<string literal>", i1 false, i1 false}
!987 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3249, i32 35}
!988 = !{ptr @.str.541, !989, !"<string literal>", i1 false, i1 false}
!989 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3254, i32 36}
!990 = !{ptr @.str.542, !991, !"<string literal>", i1 false, i1 false}
!991 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3257, i32 41}
!992 = !{ptr @.str.543, !993, !"<string literal>", i1 false, i1 false}
!993 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3257, i32 47}
!994 = !{ptr @.str.544, !995, !"<string literal>", i1 false, i1 false}
!995 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3283, i32 2}
!996 = !{ptr @.str.545, !995, !"<string literal>", i1 false, i1 false}
!997 = !{ptr @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug345, !995, !"__UNIQUE_ID_ddebug345", i1 false, i1 false}
!998 = !{ptr @.str.546, !995, !"<string literal>", i1 false, i1 false}
!999 = !{ptr @.str.547, !1000, !"<string literal>", i1 false, i1 false}
!1000 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3284, i32 2}
!1001 = !{ptr @vega20_set_ppfeature_status.__UNIQUE_ID_ddebug346, !1000, !"__UNIQUE_ID_ddebug346", i1 false, i1 false}
!1002 = !{ptr @.str.548, !1000, !"<string literal>", i1 false, i1 false}
!1003 = !{ptr @vega20_set_mp1_state._rs, !1004, !"_rs", i1 false, i1 false}
!1004 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 3188, i32 2}
!1005 = !{ptr @__func__.vega20_set_mp1_state, !1004, !"<string literal>", i1 false, i1 false}
!1006 = !{ptr @vega20_set_mp1_state._entry, !1004, !"_entry", i1 false, i1 false}
!1007 = !{ptr @vega20_set_mp1_state._entry_ptr, !1004, !"_entry_ptr", i1 false, i1 false}
!1008 = !{ptr @.str.549, !1004, !"<string literal>", i1 false, i1 false}
!1009 = !{ptr @vega20_smu_i2c_bus_access._rs, !1010, !"_rs", i1 false, i1 false}
!1010 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4252, i32 2}
!1011 = !{ptr @__func__.vega20_smu_i2c_bus_access, !1010, !"<string literal>", i1 false, i1 false}
!1012 = !{ptr @vega20_smu_i2c_bus_access._entry, !1010, !"_entry", i1 false, i1 false}
!1013 = !{ptr @vega20_smu_i2c_bus_access._entry_ptr, !1010, !"_entry_ptr", i1 false, i1 false}
!1014 = !{ptr @.str.550, !1010, !"<string literal>", i1 false, i1 false}
!1015 = !{ptr @.str.551, !1016, !"<string literal>", i1 false, i1 false}
!1016 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4263, i32 3}
!1017 = !{ptr @.str.552, !1016, !"<string literal>", i1 false, i1 false}
!1018 = !{ptr @vega20_set_df_cstate._entry, !1016, !"_entry", i1 false, i1 false}
!1019 = !{ptr @vega20_set_df_cstate._entry_ptr, !1016, !"_entry_ptr", i1 false, i1 false}
!1020 = !{ptr @.str.554, !1021, !"<string literal>", i1 false, i1 false}
!1021 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4270, i32 3}
!1022 = !{ptr @vega20_set_df_cstate._entry.553, !1021, !"_entry", i1 false, i1 false}
!1023 = !{ptr @vega20_set_df_cstate._entry_ptr.555, !1021, !"_entry_ptr", i1 false, i1 false}
!1024 = !{ptr @.str.556, !1025, !"<string literal>", i1 false, i1 false}
!1025 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 4285, i32 3}
!1026 = !{ptr @.str.557, !1025, !"<string literal>", i1 false, i1 false}
!1027 = !{ptr @vega20_set_xgmi_pstate._entry, !1025, !"_entry", i1 false, i1 false}
!1028 = !{ptr @vega20_set_xgmi_pstate._entry_ptr, !1025, !"_entry_ptr", i1 false, i1 false}
!1029 = !{ptr @link_width, !1030, !"link_width", i1 false, i1 false}
!1030 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 60, i32 18}
!1031 = !{ptr @link_speed, !1032, !"link_speed", i1 false, i1 false}
!1032 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega20_hwmgr.c", i32 61, i32 18}
!1033 = !{i32 1, !"wchar_size", i32 2}
!1034 = !{i32 1, !"min_enum_size", i32 4}
!1035 = !{i32 8, !"branch-target-enforcement", i32 0}
!1036 = !{i32 8, !"sign-return-address", i32 0}
!1037 = !{i32 8, !"sign-return-address-all", i32 0}
!1038 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!1039 = !{i32 7, !"uwtable", i32 1}
!1040 = !{i32 7, !"frame-pointer", i32 2}
!1041 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!1042 = !{!"auto-init"}
!1043 = !{i8 0, i8 2}
!1044 = !{i64 2148898802, i64 2148898807, i64 2148898820, i64 2148898864, i64 2148898898, i64 2148898919}
!1045 = !{i32 0, i32 33}
