

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_153_2'
================================================================
* Date:           Thu Feb 27 14:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.257 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_2  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      204|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       86|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      145|      290|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_13s_13s_13ns_13_4_1_U16  |mac_muladd_13s_13s_13ns_13_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln154_2_fu_193_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln154_3_fu_188_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln154_fu_142_p2     |         +|   0|  0|  38|          31|           1|
    |ap_condition_126        |       and|   0|  0|   2|           1|           1|
    |ap_condition_280        |       and|   0|  0|   2|           1|           1|
    |ap_condition_76         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_167_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln153_fu_136_p2    |      icmp|   0|  0|  39|          32|          32|
    |reuse_select_fu_172_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 204|         158|         136|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_y_1     |   9|          2|   31|         62|
    |phi_mul_fu_58            |   9|          2|   13|         26|
    |reuse_addr_reg_fu_50     |   9|          2|   64|        128|
    |reuse_reg_fu_54          |   9|          2|    8|         16|
    |y_fu_62                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         19|  151|        303|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln153_reg_261                |   1|   0|    1|          0|
    |phi_mul_fu_58                     |  13|   0|   13|          0|
    |reuse_addr_reg_fu_50              |  64|   0|   64|          0|
    |reuse_reg_fu_54                   |   8|   0|    8|          0|
    |reuse_select_reg_280              |   8|   0|    8|          0|
    |y_fu_62                           |  31|   0|   31|          0|
    |zext_ln154_reg_270                |  13|   0|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|   0|  196|         51|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|sub_i11         |   in|   32|     ap_none|                            sub_i11|        scalar|
|empty_14        |   in|   13|     ap_none|                           empty_14|        scalar|
|empty           |   in|   13|     ap_none|                              empty|        scalar|
|pixel_address0  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce0       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_q0        |   in|    8|   ap_memory|                              pixel|         array|
|pixel_address1  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_we1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_d1        |  out|    8|   ap_memory|                              pixel|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

