# vsim -c top "+UVM_VERBOSITY=UVM_MEDIUM" -do "run -all;exit" 
# Start time: 14:41:14 on Sep 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_pkg(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_regression_test...
# ** Info: PCLK is toggling
#    Time: 5 ns Started: 5 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 255 | read_addr = 478 | wdata =  35 | rdata =   0 | pslverr = 0
# @ 15 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST FAILED @ 15                                
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 1
# Matches = 0
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 15 ns Started: 15 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 25 ns Started: 25 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: VALID INPUTS
#    Time: 35 ns Started: 35 ns  Scope: top.intf File: apb_interface.sv Line: 47
# ** Info: RESET passed
#    Time: 35 ns Started: 35 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 35 ns Started: 35 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn is applied                            
# ------------------------------------------------------------------------------
# transfer = 1 | reset = 0 | read_write = 0 | write_addr = 145 | read_addr = 331 | wdata =  28 | rdata =   0 | pslverr = 0
# @ 45 : PRESETn = 0 | Transfer = 1 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 45                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 2
# Matches = 1
# Mismatches = 1
# ** Info: VALID INPUTS
#    Time: 45 ns Started: 45 ns  Scope: top.intf File: apb_interface.sv Line: 47
# ** Info: RESET passed
#    Time: 45 ns Started: 45 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 45 ns Started: 45 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: VALID INPUTS
#    Time: 55 ns Started: 55 ns  Scope: top.intf File: apb_interface.sv Line: 47
# ** Info: RESET passed
#    Time: 55 ns Started: 55 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 55 ns Started: 55 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 65 ns Started: 65 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 1 | write_addr = 100 | read_addr = 255 | wdata =  66 | rdata =   0 | pslverr = 0
# @ 75 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 75                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 3
# Matches = 2
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 75 ns Started: 75 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 85 ns Started: 85 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 95 ns Started: 95 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn = 1 and transfer = 0 is applied for latched state                           
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 1 | read_write = 0 | write_addr = 179 | read_addr = 292 | wdata =  29 | rdata =   0 | pslverr = 0
# @ 105 : PRESETn = 1 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 105                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 4
# Matches = 3
# Mismatches = 1
# ** Info: PCLK is toggling
#    Time: 105 ns Started: 105 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: PCLK is toggling
#    Time: 115 ns Started: 115 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: RESET passed
#    Time: 125 ns Started: 125 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 125 ns Started: 125 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 PRESETn is applied                            
# ------------------------------------------------------------------------------
# transfer = 0 | reset = 0 | read_write = 1 | write_addr = 286 | read_addr = 307 | wdata = 104 | rdata =   0 | pslverr = 0
# @ 135 : PRESETn = 0 | Transfer = 0 | apb_read_data_out =   0 | PSLVERR = 0
#                 TEST PASSED @ 135                             
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 5
# Matches = 4
# Mismatches = 1
# ** Info: RESET passed
#    Time: 135 ns Started: 135 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 135 ns Started: 135 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: RESET passed
#    Time: 145 ns Started: 145 ns  Scope: top.intf File: apb_interface.sv Line: 59
# ** Info: PCLK is toggling
#    Time: 145 ns Started: 145 ns  Scope: top.intf File: apb_interface.sv Line: 36
# ** Info: VALID INPUTS
#    Time: 155 ns Started: 155 ns  Scope: top.intf File: apb_interface.sv Line: 47
# ** Info: PCLK is toggling
#    Time: 155 ns Started: 155 ns  Scope: top.intf File: apb_interface.sv Line: 36
# 
# 
# ------------------------------------------------------------------------------
#                 Read Condition read operation                                              165
# ------------------------------------------------------------------------------
# @ 165 : Address read from = 179 | data read from address(dut) =   0 | data in address(ref) =   x
#                 TEST FAILED @ 165                                
# ------------------------------------------------------------------------------
# 
# 
# Total number of transactions = 6
# Matches = 4
# Mismatches = 2
# ** Info: VALID INPUTS
#    Time: 165 ns Started: 165 ns  Scope: top.intf File: apb_interface.sv Line: 47
# ** Info: PCLK is toggling
#    Time: 165 ns Started: 165 ns  Scope: top.intf File: apb_interface.sv Line: 36
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 175: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# ------------------------- INPUT-COVERAGE ------------------------------
# 
#  !!!! INPUT COVERAGE = 93.75 % !!!!
# 
# ------------------------- INPUT-COVERAGE ------------------------------
# 
# ------------------------- OUPTUT-COVERAGE ------------------------------
# 
#  !!!! OUTPUT COVERAGE = 75.00 % !!!!
# 
# ------------------------- OUTPUT-COVERAGE ------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 175 ns  Iteration: 54  Instance: /top
# End time: 14:41:16 on Sep 24,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
