0.6
2019.2
Nov  6 2019
21:42:20
/home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/AESL_automem_c.v,1733926471,systemVerilog,,,,AESL_automem_c,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/fir.autotb.v,1733926471,systemVerilog,,,,apatb_fir_top,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/fir.v,1733925747,systemVerilog,,,,fir,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/fir_shift_reg.v,1733925747,systemVerilog,,,,fir_shift_reg;fir_shift_reg_ram,/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
