(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h55):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire16;
  wire [(3'h6):(1'h0)] wire15;
  wire signed [(2'h3):(1'h0)] wire14;
  wire [(2'h3):(1'h0)] wire11;
  wire signed [(3'h6):(1'h0)] wire10;
  wire [(4'hb):(1'h0)] wire9;
  wire signed [(3'h6):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  reg signed [(2'h3):(1'h0)] reg17 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg13 = (1'h0);
  reg [(3'h7):(1'h0)] reg12 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg17,
                 reg13,
                 reg12,
                 (1'h0)};
  assign wire4 = (^({$signed(wire0)} ?
                     $unsigned({wire2}) : $unsigned((wire3 >> wire3))));
  assign wire5 = wire4[(3'h5):(3'h5)];
  assign wire6 = ((^~wire1) ^~ ($unsigned($signed(wire2)) ?
                     wire3[(1'h1):(1'h1)] : $unsigned(((8'ha1) <<< wire3))));
  assign wire7 = (8'ha9);
  assign wire8 = $signed($signed(((wire4 ?
                     wire6 : wire0) > (wire2 + (8'haa)))));
  assign wire9 = wire7[(2'h3):(1'h1)];
  assign wire10 = ($signed(($signed((8'ha9)) ?
                      $unsigned(wire8) : ((8'had) ?
                          wire0 : wire9))) >> {$unsigned(wire2)});
  assign wire11 = wire4[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      reg12 <= (8'hac);
      reg13 <= (~|wire10[(3'h6):(1'h1)]);
    end
  assign wire14 = (!$unsigned((8'haa)));
  assign wire15 = (|(wire5[(2'h3):(1'h1)] & reg12[(3'h7):(2'h2)]));
  assign wire16 = $signed({$signed((wire2 ? (8'hb0) : wire14))});
  always
    @(posedge clk) begin
      reg17 <= $unsigned(wire1[(2'h2):(1'h0)]);
    end
endmodule