Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  2 07:59:39 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   270         
TIMING-18  Warning   Missing input or output delay     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0               221846        0.018        0.000                      0               221846        0.538        0.000                       0                138149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.051        0.000                      0               218964        0.018        0.000                      0               218964        3.000        0.000                       0                137881  
  clk_1x_pre        1.067        0.000                      0                 2882        0.122        0.000                      0                 2882        6.234        0.000                       0                   256  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_5x_pre                  
(none)        clk_fb                      
(none)                      clk_1x_pre    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/res_reg[epsilon][48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 15.324 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.757     5.442    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X155Y105       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y105       FDRE (Prop_fdre_C_Q)         0.456     5.898 r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/Q
                         net (fo=1277, routed)        9.355    15.253    raymarcher/ss/msdi_3/tc/valid1
    SLICE_X22Y239        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[epsilon][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.824    15.324    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X22Y239        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[epsilon][48]/C
                         clock pessimism              0.185    15.509    
                         clock uncertainty           -0.035    15.473    
    SLICE_X22Y239        FDRE (Setup_fdre_C_CE)      -0.169    15.304    raymarcher/ss/msdi_3/tc/res_reg[epsilon][48]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/res_reg[march_depth][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 0.456ns (4.714%)  route 9.218ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 15.224 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.757     5.442    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X155Y105       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y105       FDRE (Prop_fdre_C_Q)         0.456     5.898 r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/Q
                         net (fo=1277, routed)        9.218    15.116    raymarcher/ss/msdi_3/tc/valid1
    SLICE_X46Y211        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[march_depth][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.724    15.224    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X46Y211        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[march_depth][7]/C
                         clock pessimism              0.185    15.409    
                         clock uncertainty           -0.035    15.373    
    SLICE_X46Y211        FDRE (Setup_fdre_C_CE)      -0.169    15.204    raymarcher/ss/msdi_3/tc/res_reg[march_depth][7]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/res_reg[epsilon][52]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 0.456ns (4.714%)  route 9.218ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.757     5.442    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X155Y105       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y105       FDRE (Prop_fdre_C_Q)         0.456     5.898 r  raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]/Q
                         net (fo=1277, routed)        9.218    15.116    raymarcher/ss/msdi_3/tc/valid1
    SLICE_X44Y208        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[epsilon][52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.726    15.226    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X44Y208        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[epsilon][52]/C
                         clock pessimism              0.185    15.411    
                         clock uncertainty           -0.035    15.375    
    SLICE_X44Y208        FDRE (Setup_fdre_C_CE)      -0.169    15.206    raymarcher/ss/msdi_3/tc/res_reg[epsilon][52]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 1.660ns (17.008%)  route 8.100ns (82.992%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.938     5.623    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X38Y242        FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y242        FDRE (Prop_fdre_C_Q)         0.456     6.079 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/Q
                         net (fo=3, routed)           8.100    14.179    raymarcher/ss/msdi_1/tp/tp/act2/x_reg_n_0_[1][47]
    SLICE_X115Y244       LUT3 (Prop_lut3_I2_O)        0.124    14.303 r  raymarcher/ss/msdi_1/tp/tp/act2/x[2][47]_i_2__0/O
                         net (fo=1, routed)           0.000    14.303    raymarcher/ss/msdi_1/tp/tp/act2/x[2][47]_i_2__0_n_0
    SLICE_X115Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.704 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.704    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][47]_i_1__0_n_0
    SLICE_X115Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][51]_i_1__0_n_0
    SLICE_X115Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][55]_i_1__0_n_0
    SLICE_X115Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][59]_i_1__0_n_0
    SLICE_X115Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][63]_i_1__0_n_0
    SLICE_X115Y249       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.383 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.383    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]_i_1__0_n_7
    SLICE_X115Y249       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.747    15.247    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X115Y249       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]/C
                         clock pessimism              0.201    15.448    
                         clock uncertainty           -0.035    15.412    
    SLICE_X115Y249       FDRE (Setup_fdre_C_D)        0.062    15.474    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][64]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.657ns (16.983%)  route 8.100ns (83.017%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.938     5.623    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X38Y242        FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y242        FDRE (Prop_fdre_C_Q)         0.456     6.079 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[1][47]/Q
                         net (fo=3, routed)           8.100    14.179    raymarcher/ss/msdi_1/tp/tp/act2/x_reg_n_0_[1][47]
    SLICE_X115Y244       LUT3 (Prop_lut3_I2_O)        0.124    14.303 r  raymarcher/ss/msdi_1/tp/tp/act2/x[2][47]_i_2__0/O
                         net (fo=1, routed)           0.000    14.303    raymarcher/ss/msdi_1/tp/tp/act2/x[2][47]_i_2__0_n_0
    SLICE_X115Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.704 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.704    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][47]_i_1__0_n_0
    SLICE_X115Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][51]_i_1__0_n_0
    SLICE_X115Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][55]_i_1__0_n_0
    SLICE_X115Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][59]_i_1__0_n_0
    SLICE_X115Y248       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.380 r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][63]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.380    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][63]_i_1__0_n_6
    SLICE_X115Y248       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.747    15.247    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X115Y248       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][61]/C
                         clock pessimism              0.201    15.448    
                         clock uncertainty           -0.035    15.412    
    SLICE_X115Y248       FDRE (Setup_fdre_C_D)        0.062    15.474    raymarcher/ss/msdi_1/tp/tp/act2/x_reg[2][61]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                         -15.380    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 0.419ns (4.434%)  route 9.032ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 15.188 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.761     5.446    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/CLK_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.419     5.865 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         9.032    14.897    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X162Y172       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.689    15.188    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X162Y172       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][17]/C
                         clock pessimism              0.185    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X162Y172       FDRE (Setup_fdre_C_CE)      -0.344    14.994    raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][17]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 0.419ns (4.434%)  route 9.032ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 15.188 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.761     5.446    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/CLK_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.419     5.865 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         9.032    14.897    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X162Y172       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.689    15.188    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X162Y172       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][18]/C
                         clock pessimism              0.185    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X162Y172       FDRE (Setup_fdre_C_CE)      -0.344    14.994    raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][18]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_2/tc/tc/sc1/z_reg[23][64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.703ns (27.864%)  route 6.998ns (72.136%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 15.216 - 10.000 ) 
    Source Clock Delay      (SCD):    5.624ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.939     5.624    raymarcher/ss/msdi_2/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X31Y215        FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc1/z_reg[23][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y215        FDRE (Prop_fdre_C_Q)         0.456     6.080 r  raymarcher/ss/msdi_2/tc/tc/sc1/z_reg[23][64]/Q
                         net (fo=134, routed)         6.998    13.078    raymarcher/ss/msdi_2/tc/tc/sc1/z_reg_n_0_[23][64]
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  raymarcher/ss/msdi_2/tc/tc/sc1/x[24][15]_i_5__5/O
                         net (fo=1, routed)           0.000    13.202    raymarcher/ss/msdi_2/tc/tc/sc1/x[24][15]_i_5__5_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.734 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.734    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][15]_i_1__5_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.848 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.848    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][19]_i_1__5_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.962 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.962    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][23]_i_1__5_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.076 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.076    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][27]_i_1__5_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.190 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][31]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.190    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][31]_i_1__5_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.304 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][35]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.304    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][35]_i_1__5_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][39]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.418    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][39]_i_1__5_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][43]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.532    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][43]_i_1__5_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.646 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][47]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.646    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][47]_i_1__5_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.760 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][51]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.760    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][51]_i_1__5_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.874 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][55]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.874    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][55]_i_1__5_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][59]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    14.988    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][59]_i_1__5_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    15.102    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][63]_i_1__5_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.325 r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]_i_1__5/O[0]
                         net (fo=1, routed)           0.000    15.325    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]_i_1__5_n_7
    SLICE_X45Y95         FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.716    15.216    raymarcher/ss/msdi_2/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]/C
                         clock pessimism              0.185    15.401    
                         clock uncertainty           -0.035    15.365    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)        0.062    15.427    raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[24][64]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.419ns (4.433%)  route 9.034ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.761     5.446    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/CLK_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.419     5.865 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         9.034    14.899    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X162Y164       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.698    15.197    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X162Y164       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][11]/C
                         clock pessimism              0.185    15.382    
                         clock uncertainty           -0.035    15.347    
    SLICE_X162Y164       FDRE (Setup_fdre_C_CE)      -0.344    15.003    raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][11]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.419ns (4.433%)  route 9.034ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.761     5.446    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/CLK_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.419     5.865 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         9.034    14.899    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X162Y164       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.698    15.197    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X162Y164       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][1]/C
                         clock pessimism              0.185    15.382    
                         clock uncertainty           -0.035    15.347    
    SLICE_X162Y164       FDRE (Setup_fdre_C_CE)      -0.344    15.003    raymarcher/ss/msdi_3/dr_zr/res_reg[pos_y][1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 raymarcher/ss/res_reg[55][pos_y][58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/msg_out_reg[9][pos_y][58]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.402%)  route 0.214ns (56.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.562     1.507    raymarcher/ss/CLK_IBUF_BUFG
    SLICE_X84Y189        FDRE                                         r  raymarcher/ss/res_reg[55][pos_y][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y189        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  raymarcher/ss/res_reg[55][pos_y][58]/Q
                         net (fo=1, routed)           0.214     1.885    raymarcher/msg_out[0][pos_y][58]
    SLICE_X80Y188        SRL16E                                       r  raymarcher/msg_out_reg[9][pos_y][58]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.832     2.026    raymarcher/CLK_IBUF_BUFG
    SLICE_X80Y188        SRL16E                                       r  raymarcher/msg_out_reg[9][pos_y][58]_srl9/CLK
                         clock pessimism             -0.253     1.773    
    SLICE_X80Y188        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.867    raymarcher/msg_out_reg[9][pos_y][58]_srl9
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/res_reg[pos_x][50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/msg_reg_reg[31][pos_x][50]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.710     1.655    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X150Y200       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_x][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y200       FDRE (Prop_fdre_C_Q)         0.164     1.819 r  raymarcher/ss/msdi_3/dr_zr/res_reg[pos_x][50]/Q
                         net (fo=1, routed)           0.146     1.966    raymarcher/ss/msdi_3/tc/msg_reg_reg[63][pos_x][64]_srl32_0[50]
    SLICE_X150Y199       SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][pos_x][50]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.890     2.084    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X150Y199       SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][pos_x][50]_srl32/CLK
                         clock pessimism             -0.253     1.831    
    SLICE_X150Y199       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.940    raymarcher/ss/msdi_3/tc/msg_reg_reg[31][pos_x][50]_srl32
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act2/y_reg[16][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.368ns (74.955%)  route 0.123ns (25.045%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.593     1.538    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X125Y199       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y199       FDRE (Prop_fdre_C_Q)         0.141     1.679 r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[16][0]/Q
                         net (fo=1, routed)           0.122     1.801    raymarcher/ss/msdi_1/tp/tp/act2/y_reg_n_0_[16][0]
    SLICE_X122Y199       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.974 r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][3]_i_1__0_n_0
    SLICE_X122Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.029    raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][7]_i_1__0_n_7
    SLICE_X122Y200       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.957     2.151    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X122Y200       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][4]/C
                         clock pessimism             -0.253     1.897    
    SLICE_X122Y200       FDRE (Hold_fdre_C_D)         0.105     2.002    raymarcher/ss/msdi_1/tp/tp/act2/y_reg[17][4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.256ns (50.719%)  route 0.249ns (49.281%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.724     1.669    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][20]/Q
                         net (fo=3, routed)           0.249     2.059    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22]_336[20]
    SLICE_X2Y47          LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  raymarcher/ss/msdi_4/tp/tp/act2/z[23][24]_i_5__12/O
                         net (fo=1, routed)           0.000     2.104    raymarcher/ss/msdi_4/tp/tp/act2/z[23][24]_i_5__12_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.174 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][24]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     2.174    raymarcher/ss/msdi_4/tp/tp/act2/p_1_out[21]
    SLICE_X2Y47          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.077     2.270    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][21]/C
                         clock pessimism             -0.257     2.013    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.134     2.147    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][21]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.256ns (50.719%)  route 0.249ns (49.281%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.724     1.669    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][24]/Q
                         net (fo=3, routed)           0.249     2.059    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22]_336[24]
    SLICE_X2Y48          LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  raymarcher/ss/msdi_4/tp/tp/act2/z[23][28]_i_5__12/O
                         net (fo=1, routed)           0.000     2.104    raymarcher/ss/msdi_4/tp/tp/act2/z[23][28]_i_5__12_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.174 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][28]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     2.174    raymarcher/ss/msdi_4/tp/tp/act2/p_1_out[25]
    SLICE_X2Y48          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.077     2.270    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][25]/C
                         clock pessimism             -0.257     2.013    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.134     2.147    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][25]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.256ns (50.719%)  route 0.249ns (49.281%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.724     1.669    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][16]/Q
                         net (fo=3, routed)           0.249     2.059    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22]_336[16]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  raymarcher/ss/msdi_4/tp/tp/act2/z[23][20]_i_5__12/O
                         net (fo=1, routed)           0.000     2.104    raymarcher/ss/msdi_4/tp/tp/act2/z[23][20]_i_5__12_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.174 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][20]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     2.174    raymarcher/ss/msdi_4/tp/tp/act2/p_1_out[17]
    SLICE_X2Y46          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.076     2.269    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][17]/C
                         clock pessimism             -0.257     2.012    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.134     2.146    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][17]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.256ns (50.476%)  route 0.251ns (49.524%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.723     1.668    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22][28]/Q
                         net (fo=3, routed)           0.251     2.060    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[22]_336[28]
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.045     2.105 r  raymarcher/ss/msdi_4/tp/tp/act2/z[23][32]_i_5__12/O
                         net (fo=1, routed)           0.000     2.105    raymarcher/ss/msdi_4/tp/tp/act2/z[23][32]_i_5__12_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.175 r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][32]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     2.175    raymarcher/ss/msdi_4/tp/tp/act2/p_1_out[29]
    SLICE_X2Y49          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.077     2.270    raymarcher/ss/msdi_4/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][29]/C
                         clock pessimism             -0.257     2.013    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.134     2.147    raymarcher/ss/msdi_4/tp/tp/act2/z_reg[23][29]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/approxmult_dst2/fm/M_reg[7][76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/ld/approxmult_dst2/ou_reg[1][44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.606%)  route 0.234ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.582     1.527    raymarcher/ss/ld/approxmult_dst2/fm/CLK_IBUF_BUFG
    SLICE_X101Y150       FDRE                                         r  raymarcher/ss/ld/approxmult_dst2/fm/M_reg[7][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y150       FDRE (Prop_fdre_C_Q)         0.141     1.668 r  raymarcher/ss/ld/approxmult_dst2/fm/M_reg[7][76]/Q
                         net (fo=1, routed)           0.234     1.902    raymarcher/ss/ld/approxmult_dst2/fm_n_189
    SLICE_X101Y147       FDRE                                         r  raymarcher/ss/ld/approxmult_dst2/ou_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.855     2.048    raymarcher/ss/ld/approxmult_dst2/CLK_IBUF_BUFG
    SLICE_X101Y147       FDRE                                         r  raymarcher/ss/ld/approxmult_dst2/ou_reg[1][44]/C
                         clock pessimism             -0.248     1.800    
    SLICE_X101Y147       FDRE (Hold_fdre_C_D)         0.071     1.871    raymarcher/ss/ld/approxmult_dst2/ou_reg[1][44]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.876%)  route 0.155ns (38.124%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.596     1.541    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X137Y149       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y149       FDRE (Prop_fdre_C_Q)         0.141     1.682 r  raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[24][5]/Q
                         net (fo=2, routed)           0.155     1.836    raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[24]_746[5]
    SLICE_X135Y150       LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  raymarcher/ss/msdi_1/tc/tc/sc2/x[25][7]_i_4__2/O
                         net (fo=1, routed)           0.000     1.881    raymarcher/ss/msdi_1/tc/tc/sc2/x[25][7]_i_4__2_n_0
    SLICE_X135Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.946 r  raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][7]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.946    raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][7]_i_1__2_n_6
    SLICE_X135Y150       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.864     2.058    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X135Y150       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][5]/C
                         clock pessimism             -0.248     1.810    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.105     1.915    raymarcher/ss/msdi_1/tc/tc/sc2/x_reg[25][5]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/invn/x_reg[14][39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/ld/invn/x_reg[15][39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.643%)  route 0.335ns (70.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.614     1.559    raymarcher/ss/ld/invn/CLK_IBUF_BUFG
    SLICE_X39Y196        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[14][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  raymarcher/ss/ld/invn/x_reg[14][39]/Q
                         net (fo=3, routed)           0.335     2.034    raymarcher/ss/ld/invn/x_reg[14]_524[39]
    SLICE_X25Y200        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[15][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.985     2.179    raymarcher/ss/ld/invn/CLK_IBUF_BUFG
    SLICE_X25Y200        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[15][39]/C
                         clock pessimism             -0.253     1.925    
    SLICE_X25Y200        FDRE (Hold_fdre_C_D)         0.076     2.001    raymarcher/ss/ld/invn/x_reg[15][39]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X3Y62      raymarcher/fm1/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y69      raymarcher/fm1/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y62      raymarcher/fm2/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X2Y81      raymarcher/fm2/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y69      raymarcher/fm3/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y72      raymarcher/fm3/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X7Y64      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y62      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X3Y69      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y51      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]__0/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X72Y198    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X72Y198    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X72Y198    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X72Y198    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X70Y199    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.771ns  (logic 4.705ns (39.973%)  route 7.066ns (60.027%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.233ns = ( 23.701 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[16])
                                                      4.016    16.195 r  bth/addrb0/P[16]
                         net (fo=1, routed)           0.835    17.030    display_timings_inst/P[16]
    SLICE_X68Y57         LUT5 (Prop_lut5_I0_O)        0.124    17.154 r  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.171    18.325    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X74Y58         LUT4 (Prop_lut4_I3_O)        0.146    18.471 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb/O
                         net (fo=10, routed)          3.817    22.288    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENB
    RAMB36_X8Y3          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.014    23.701    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X8Y3          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.470    24.171    
                         clock uncertainty           -0.168    24.003    
    RAMB36_X8Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    23.356    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.356    
                         arrival time                         -22.288    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 4.559ns (39.353%)  route 7.026ns (60.647%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.053ns = ( 23.521 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[6])
                                                      4.016    16.195 r  bth/addrb0/P[6]
                         net (fo=1, routed)           0.855    17.050    display_timings_inst/P[6]
    SLICE_X68Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.174 r  display_timings_inst/framebuffer_i_14/O
                         net (fo=155, routed)         4.929    22.103    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[6]
    RAMB36_X8Y17         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.833    23.521    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X8Y17         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    23.990    
                         clock uncertainty           -0.168    23.822    
    RAMB36_X8Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    23.256    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.256    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 4.683ns (40.056%)  route 7.008ns (59.944%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 23.526 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      4.016    16.195 f  bth/addrb0/P[17]
                         net (fo=1, routed)           0.924    17.119    display_timings_inst/P[17]
    SLICE_X68Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.243 f  display_timings_inst/framebuffer_i_3/O
                         net (fo=17, routed)          1.496    18.739    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X74Y72         LUT4 (Prop_lut4_I2_O)        0.124    18.863 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb/O
                         net (fo=10, routed)          3.346    22.209    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ENB
    RAMB36_X8Y19         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.838    23.526    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X8Y19         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    23.995    
                         clock uncertainty           -0.168    23.827    
    RAMB36_X8Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.384    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.384    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.686ns  (logic 4.683ns (40.073%)  route 7.003ns (59.927%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.059ns = ( 23.527 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      4.016    16.195 r  bth/addrb0/P[17]
                         net (fo=1, routed)           0.924    17.119    display_timings_inst/P[17]
    SLICE_X68Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  display_timings_inst/framebuffer_i_3/O
                         net (fo=17, routed)          1.518    18.761    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124    18.885 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb/O
                         net (fo=10, routed)          3.319    22.204    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/ENB
    RAMB36_X8Y10         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.839    23.527    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X8Y10         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.470    23.996    
                         clock uncertainty           -0.168    23.828    
    RAMB36_X8Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.385    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.385    
                         arrival time                         -22.204    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.353ns  (logic 4.559ns (40.158%)  route 6.794ns (59.842%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.890ns = ( 23.358 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[6])
                                                      4.016    16.195 r  bth/addrb0/P[6]
                         net (fo=1, routed)           0.855    17.050    display_timings_inst/P[6]
    SLICE_X68Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.174 r  display_timings_inst/framebuffer_i_14/O
                         net (fo=155, routed)         4.697    21.870    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[6]
    RAMB36_X7Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.671    23.358    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X7Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.819    
                         clock uncertainty           -0.168    23.651    
    RAMB36_X7Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    23.085    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                         -21.870    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 4.683ns (40.259%)  route 6.949ns (59.741%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 23.526 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      4.016    16.195 r  bth/addrb0/P[17]
                         net (fo=1, routed)           0.924    17.119    display_timings_inst/P[17]
    SLICE_X68Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  display_timings_inst/framebuffer_i_3/O
                         net (fo=17, routed)          1.518    18.761    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124    18.885 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb/O
                         net (fo=10, routed)          3.265    22.150    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/ENB
    RAMB36_X8Y11         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.838    23.526    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X8Y11         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    23.995    
                         clock uncertainty           -0.168    23.827    
    RAMB36_X8Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.384    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.384    
                         arrival time                         -22.150    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 4.709ns (41.311%)  route 6.690ns (58.689%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.053ns = ( 23.521 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[17])
                                                      4.016    16.195 r  bth/addrb0/P[17]
                         net (fo=1, routed)           0.924    17.119    display_timings_inst/P[17]
    SLICE_X68Y56         LUT5 (Prop_lut5_I0_O)        0.124    17.243 r  display_timings_inst/framebuffer_i_3/O
                         net (fo=17, routed)          1.496    18.739    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X74Y72         LUT4 (Prop_lut4_I3_O)        0.150    18.889 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb/O
                         net (fo=10, routed)          3.028    21.917    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ENB
    RAMB36_X8Y17         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.833    23.521    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X8Y17         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    23.990    
                         clock uncertainty           -0.168    23.822    
    RAMB36_X8Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    23.155    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.155    
                         arrival time                         -21.917    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 4.683ns (40.921%)  route 6.761ns (59.079%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.890ns = ( 23.358 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[16])
                                                      4.016    16.195 f  bth/addrb0/P[16]
                         net (fo=1, routed)           0.835    17.030    display_timings_inst/P[16]
    SLICE_X68Y57         LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.354    18.507    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.631 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb/O
                         net (fo=10, routed)          3.330    21.962    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/ENB
    RAMB36_X7Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.671    23.358    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X7Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.819    
                         clock uncertainty           -0.168    23.651    
    RAMB36_X7Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.208    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.208    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.626ns  (logic 4.559ns (39.213%)  route 7.067ns (60.787%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.228ns = ( 23.696 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[6])
                                                      4.016    16.195 r  bth/addrb0/P[6]
                         net (fo=1, routed)           0.855    17.050    display_timings_inst/P[6]
    SLICE_X68Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.174 r  display_timings_inst/framebuffer_i_14/O
                         net (fo=155, routed)         4.970    22.144    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[6]
    RAMB36_X8Y4          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.009    23.696    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X8Y4          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    24.166    
                         clock uncertainty           -0.168    23.998    
    RAMB36_X8Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    23.432    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.551ns  (logic 4.683ns (40.543%)  route 6.868ns (59.457%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.054ns = ( 23.522 - 13.468 ) 
    Source Clock Delay      (SCD):    10.518ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.845    10.518    display_timings_inst/o_clk_1x
    SLICE_X53Y51         FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDSE (Prop_fdse_C_Q)         0.419    10.937 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          1.242    12.179    bth/Q[15]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[25]_P[16])
                                                      4.016    16.195 f  bth/addrb0/P[16]
                         net (fo=1, routed)           0.835    17.030    display_timings_inst/P[16]
    SLICE_X68Y57         LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.354    18.507    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.631 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb/O
                         net (fo=10, routed)          3.437    22.069    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/ENB
    RAMB36_X7Y19         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.834    23.522    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X7Y19         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.470    23.991    
                         clock uncertainty           -0.168    23.823    
    RAMB36_X7Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.380    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                         -22.069    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.709     3.387    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y65        FDPE (Prop_fdpe_C_Q)         0.141     3.528 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     3.584    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.984     4.270    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.883     3.387    
    SLICE_X159Y65        FDPE (Hold_fdpe_C_D)         0.075     3.462    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.709     3.387    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y65        FDPE (Prop_fdpe_C_Q)         0.128     3.515 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.119     3.634    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.984     4.270    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X159Y65        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.883     3.387    
    SLICE_X159Y65        FDPE (Hold_fdpe_C_D)         0.012     3.399    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.128     3.491 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.112     3.603    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X145Y59        LUT6 (Prop_lut6_I4_O)        0.099     3.702 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[2]_i_1/O
                         net (fo=1, routed)           0.000     3.702    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[2]
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
                         clock pessimism             -0.884     3.363    
    SLICE_X145Y59        FDRE (Hold_fdre_C_D)         0.092     3.455    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.673%)  route 0.113ns (33.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.128     3.491 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.113     3.604    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X145Y59        LUT6 (Prop_lut6_I4_O)        0.099     3.703 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[1]_i_1/O
                         net (fo=1, routed)           0.000     3.703    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[1]
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
                         clock pessimism             -0.884     3.363    
    SLICE_X145Y59        FDRE (Hold_fdre_C_D)         0.091     3.454    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.898%)  route 0.145ns (39.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.128     3.491 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=5, routed)           0.145     3.636    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[5]
    SLICE_X145Y59        LUT6 (Prop_lut6_I2_O)        0.098     3.734 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[3]_i_1/O
                         net (fo=1, routed)           0.000     3.734    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[3]
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
                         clock pessimism             -0.884     3.363    
    SLICE_X145Y59        FDRE (Hold_fdre_C_D)         0.092     3.455    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.898%)  route 0.145ns (39.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.128     3.491 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=5, routed)           0.145     3.636    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[5]
    SLICE_X145Y59        LUT6 (Prop_lut6_I2_O)        0.098     3.734 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[4]_i_1/O
                         net (fo=1, routed)           0.000     3.734    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[4]
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                         clock pessimism             -0.884     3.363    
    SLICE_X145Y59        FDRE (Hold_fdre_C_D)         0.092     3.455    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.720     3.397    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDSE (Prop_fdse_C_Q)         0.141     3.538 r  display_timings_inst/o_sx_reg[2]/Q
                         net (fo=6, routed)           0.136     3.674    display_timings_inst/out[2]
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.785 r  display_timings_inst/o_sx_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.785    display_timings_inst/o_sx_reg[0]_i_2_n_5
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.996     4.282    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/C
                         clock pessimism             -0.884     3.397    
    SLICE_X50Y34         FDSE (Hold_fdse_C_D)         0.105     3.502    display_timings_inst/o_sx_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.285ns (67.724%)  route 0.136ns (32.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.720     3.397    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDSE (Prop_fdse_C_Q)         0.141     3.538 r  display_timings_inst/o_sx_reg[2]/Q
                         net (fo=6, routed)           0.136     3.674    display_timings_inst/out[2]
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.818 r  display_timings_inst/o_sx_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.818    display_timings_inst/o_sx_reg[0]_i_2_n_4
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.996     4.282    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
                         clock pessimism             -0.884     3.397    
    SLICE_X50Y34         FDSE (Hold_fdse_C_D)         0.105     3.502    display_timings_inst/o_sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.498%)  route 0.573ns (75.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.712     3.390    dvi_out/encode_ch2/o_clk_1x
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y59        FDRE (Prop_fdre_C_Q)         0.141     3.531 r  dvi_out/encode_ch2/bias_reg[1]/Q
                         net (fo=14, routed)          0.573     4.104    bth/bias_reg[4]_6[0]
    SLICE_X160Y45        LUT6 (Prop_lut6_I3_O)        0.045     4.149 r  bth/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.149    dvi_out/encode_ch2/bias_reg[4]_3[0]
    SLICE_X160Y45        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.071     4.357    dvi_out/encode_ch2/o_clk_1x
    SLICE_X160Y45        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism             -0.617     3.740    
    SLICE_X160Y45        FDRE (Hold_fdre_C_D)         0.091     3.831    dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.609%)  route 0.185ns (42.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.721     3.398    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDSE (Prop_fdse_C_Q)         0.141     3.539 r  display_timings_inst/o_sx_reg[14]/Q
                         net (fo=7, routed)           0.185     3.725    display_timings_inst/out[14]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.836 r  display_timings_inst/o_sx_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.836    display_timings_inst/o_sx_reg[12]_i_1_n_5
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.998     4.284    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[14]/C
                         clock pessimism             -0.885     3.398    
    SLICE_X50Y37         FDSE (Hold_fdse_C_D)         0.105     3.503    display_timings_inst/o_sx_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X3Y20     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X3Y21     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y5      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y6      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y14     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y15     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X4Y20     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X4Y21     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y3      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y4      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X152Y64    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X152Y64    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X152Y64    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X152Y64    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y140    dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y139    dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y136    dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y135    dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y134    dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y133    dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y148    dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y147    dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897    12.874 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000    12.874    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896    12.873 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000    12.873    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896    12.873 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000    12.873    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895    12.872 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000    12.872    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885    12.865 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000    12.865    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.884    12.864 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000    12.864    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868    12.851 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000    12.851    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     1.867    12.850 r  tmds_buf_chc/O
                         net (fo=0)                   0.000    12.850    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     4.311 r  tmds_buf_chc/O
                         net (fo=0)                   0.000     4.311    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.900%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     4.312 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000     4.312    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     4.326 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000     4.326    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     4.327 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000     4.327    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     4.335 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000     4.335    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     4.336 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000     4.336    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     4.336 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000     4.336    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     4.337 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000     4.337    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    R4                                                0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    26.475 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    28.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    28.685 f  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      2.106    30.791    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    30.879 f  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    30.893    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.745    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 0.124ns (1.240%)  route 9.873ns (98.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.134     9.997    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y34         FDRE                                         r  display_timings_inst/o_sx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.885    10.104    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDRE                                         r  display_timings_inst/o_sx_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 0.124ns (1.240%)  route 9.873ns (98.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.134     9.997    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.885    10.104    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 0.124ns (1.240%)  route 9.873ns (98.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.134     9.997    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.885    10.104    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 0.124ns (1.240%)  route 9.873ns (98.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.134     9.997    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.885    10.104    display_timings_inst/o_clk_1x
    SLICE_X50Y34         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.955ns  (logic 0.124ns (1.246%)  route 9.831ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.091     9.955    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.887    10.106    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[12]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.955ns  (logic 0.124ns (1.246%)  route 9.831ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.091     9.955    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.887    10.106    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[13]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.955ns  (logic 0.124ns (1.246%)  route 9.831ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.091     9.955    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.887    10.106    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[14]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.955ns  (logic 0.124ns (1.246%)  route 9.831ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.091     9.955    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.887    10.106    display_timings_inst/o_clk_1x
    SLICE_X50Y37         FDSE                                         r  display_timings_inst/o_sx_reg[15]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.948ns  (logic 0.124ns (1.246%)  route 9.824ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.085     9.948    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  display_timings_inst/o_sx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.886    10.105    display_timings_inst/o_clk_1x
    SLICE_X50Y35         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.948ns  (logic 0.124ns (1.246%)  route 9.824ns (98.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           8.740     8.740    display_timings_inst/o_locked
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.864 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          1.085     9.948    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  display_timings_inst/o_sx_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.886    10.105    display_timings_inst/o_clk_1x
    SLICE_X50Y35         FDRE                                         r  display_timings_inst/o_sx_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.045ns (4.462%)  route 0.964ns (95.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.964     0.964    display_timings_inst/o_locked
    SLICE_X161Y54        LUT6 (Prop_lut6_I2_O)        0.045     1.009 r  display_timings_inst/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.009    dvi_out/encode_ch2/o_tmds_reg[9]_0
    SLICE_X161Y54        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.991     4.277    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y54        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[9]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.045ns (4.460%)  route 0.964ns (95.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           0.964     0.964    display_timings_inst/o_locked
    SLICE_X161Y55        LUT6 (Prop_lut6_I2_O)        0.045     1.009 r  display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.009    dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X161Y55        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.991     4.277    dvi_out/encode_ch1/o_clk_1x
    SLICE_X161Y55        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.045ns (3.720%)  route 1.165ns (96.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.165     1.165    display_timings_inst/o_locked
    SLICE_X157Y50        LUT6 (Prop_lut6_I5_O)        0.045     1.210 r  display_timings_inst/o_tmds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.210    dvi_out/encode_ch0/o_tmds_reg[9]_0
    SLICE_X157Y50        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.991     4.277    dvi_out/encode_ch0/o_clk_1x
    SLICE_X157Y50        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.567ns  (logic 0.045ns (1.753%)  route 2.522ns (98.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.806     1.806    display_timings_inst/o_locked
    SLICE_X132Y66        LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.716     2.567    dvi_out/encode_ch0/SR[0]
    SLICE_X160Y64        FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.986     4.272    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y64        FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.045ns (1.731%)  route 2.555ns (98.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.806     1.806    display_timings_inst/o_locked
    SLICE_X132Y66        LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.750     2.600    dvi_out/encode_ch0/SR[0]
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.989     4.275    dvi_out/encode_ch0/o_clk_1x
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.045ns (1.731%)  route 2.555ns (98.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.806     1.806    display_timings_inst/o_locked
    SLICE_X132Y66        LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.750     2.600    dvi_out/encode_ch2/SR[0]
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.989     4.275    dvi_out/encode_ch2/o_clk_1x
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.045ns (1.731%)  route 2.555ns (98.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.806     1.806    display_timings_inst/o_locked
    SLICE_X132Y66        LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.750     2.600    dvi_out/encode_ch2/SR[0]
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.989     4.275    dvi_out/encode_ch2/o_clk_1x
    SLICE_X159Y59        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.848ns  (logic 0.045ns (1.580%)  route 2.803ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.098     2.098    display_clocks_inst/o_locked
    SLICE_X116Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.143 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.705     2.848    dvi_out/encode_ch0/AS[0]
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    dvi_out/encode_ch0/o_clk_1x
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.848ns  (logic 0.045ns (1.580%)  route 2.803ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.098     2.098    display_clocks_inst/o_locked
    SLICE_X116Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.143 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.705     2.848    dvi_out/encode_ch0/AS[0]
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    dvi_out/encode_ch0/o_clk_1x
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.848ns  (logic 0.045ns (1.580%)  route 2.803ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.098     2.098    display_clocks_inst/o_locked
    SLICE_X116Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.143 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.705     2.848    dvi_out/encode_ch2/AS[0]
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    dvi_out/encode_ch2/o_clk_1x
    SLICE_X150Y58        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1682 Endpoints
Min Delay          1682 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.344ns  (logic 3.519ns (28.510%)  route 8.825ns (71.490%))
  Logic Levels:           18  (CARRY4=16 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X77Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  raymarcher/camera_x_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    raymarcher/camera_x_reg[60]_i_1_n_0
    SLICE_X77Y199        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.344 r  raymarcher/camera_x_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.344    raymarcher/camera_x_reg[64]_i_1_n_7
    SLICE_X77Y199        FDRE                                         r  raymarcher/camera_x_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y199        FDRE                                         r  raymarcher/camera_x_reg[64]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.341ns  (logic 3.516ns (28.493%)  route 8.825ns (71.507%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X77Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.341 r  raymarcher/camera_x_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.341    raymarcher/camera_x_reg[60]_i_1_n_6
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[61]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.320ns  (logic 3.495ns (28.371%)  route 8.825ns (71.629%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X77Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.320 r  raymarcher/camera_x_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.320    raymarcher/camera_x_reg[60]_i_1_n_4
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[63]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.246ns  (logic 3.421ns (27.938%)  route 8.825ns (72.062%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X77Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.246 r  raymarcher/camera_x_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.246    raymarcher/camera_x_reg[60]_i_1_n_5
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[62]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.230ns  (logic 3.405ns (27.844%)  route 8.825ns (72.156%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  raymarcher/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    raymarcher/camera_x_reg[56]_i_1_n_0
    SLICE_X77Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.230 r  raymarcher/camera_x_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.230    raymarcher/camera_x_reg[60]_i_1_n_7
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y198        FDRE                                         r  raymarcher/camera_x_reg[60]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.227ns  (logic 3.402ns (27.826%)  route 8.825ns (72.174%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.227 r  raymarcher/camera_x_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.227    raymarcher/camera_x_reg[56]_i_1_n_6
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[57]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.206ns  (logic 3.381ns (27.702%)  route 8.825ns (72.298%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.206 r  raymarcher/camera_x_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.206    raymarcher/camera_x_reg[56]_i_1_n_4
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[59]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.132ns  (logic 3.307ns (27.261%)  route 8.825ns (72.739%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.132 r  raymarcher/camera_x_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.132    raymarcher/camera_x_reg[56]_i_1_n_5
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[58]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.116ns  (logic 3.291ns (27.165%)  route 8.825ns (72.835%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  raymarcher/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    raymarcher/camera_x_reg[52]_i_1_n_0
    SLICE_X77Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.116 r  raymarcher/camera_x_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.116    raymarcher/camera_x_reg[56]_i_1_n_7
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.523     5.022    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y197        FDRE                                         r  raymarcher/camera_x_reg[56]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            raymarcher/camera_x_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.113ns  (logic 3.288ns (27.147%)  route 8.825ns (72.853%))
  Logic Levels:           15  (CARRY4=13 IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btnu_IBUF_inst/O
                         net (fo=68, routed)          8.337     9.407    raymarcher/btnu_IBUF
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  raymarcher/camera_x[0]_i_2/O
                         net (fo=3, routed)           0.488    10.018    raymarcher/p_1_out[5]
    SLICE_X77Y184        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.525 r  raymarcher/camera_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    raymarcher/camera_x_reg[4]_i_1_n_0
    SLICE_X77Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  raymarcher/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    raymarcher/camera_x_reg[8]_i_1_n_0
    SLICE_X77Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.753 r  raymarcher/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.753    raymarcher/camera_x_reg[12]_i_1_n_0
    SLICE_X77Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.867 r  raymarcher/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.867    raymarcher/camera_x_reg[16]_i_1_n_0
    SLICE_X77Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.981 r  raymarcher/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.981    raymarcher/camera_x_reg[20]_i_1_n_0
    SLICE_X77Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  raymarcher/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.095    raymarcher/camera_x_reg[24]_i_1_n_0
    SLICE_X77Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  raymarcher/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.209    raymarcher/camera_x_reg[28]_i_1_n_0
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  raymarcher/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    raymarcher/camera_x_reg[32]_i_1_n_0
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  raymarcher/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    raymarcher/camera_x_reg[36]_i_1_n_0
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  raymarcher/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    raymarcher/camera_x_reg[40]_i_1_n_0
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  raymarcher/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    raymarcher/camera_x_reg[44]_i_1_n_0
    SLICE_X77Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  raymarcher/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    raymarcher/camera_x_reg[48]_i_1_n_0
    SLICE_X77Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.113 r  raymarcher/camera_x_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.113    raymarcher/camera_x_reg[52]_i_1_n_6
    SLICE_X77Y196        FDRE                                         r  raymarcher/camera_x_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.522     5.021    raymarcher/CLK_IBUF_BUFG
    SLICE_X77Y196        FDRE                                         r  raymarcher/camera_x_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_53
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_43
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_42
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_41
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_40
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_39
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_38
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_37
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_36
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y61          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_35
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137880, routed)      1.752     5.436    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X6Y62          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK





