// Seed: 2510628171
module module_0 ();
  parameter id_1 = 1;
  assign module_1.id_5 = 0;
  logic id_2;
endmodule
module module_0 #(
    parameter id_5 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    module_1
);
  input wire id_7;
  output wire id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  timeunit 1ps;
  module_0 modCall_1 ();
  logic [-1 : id_5  <=  1] id_8;
endmodule
module module_2 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire [1  -  -1 : id_2] id_3;
endmodule
