Copyright (c) 2012-2025 Anlogic Inc., All Rights Reserved.
----------------------------------------------------------------------------
| Tool Version : Tang Dynasty v6.2.168116 Jul 10 2025 19:20:51              
| Date         : Thu Nov  6 13:27:41 2025                                   
| Command      : report_clock_utilization -file place_clock_utilization.txt 
| Design       : system_top                                                 
| Device       : ph1_180-PH1A180SFG676                                      
| Speed        : 2                                                          
----------------------------------------------------------------------------

Table of Contents
-----------------
A. Clock Utilization Report.
B. Clock Buffer Info.
C. IP Stat.


------------------------------------------------------------------------------------------------------------
----------------------------------------A. Clock Utilization Report.----------------------------------------
------------------------------------------------------------------------------------------------------------

1. Clock Buffer Utilization
+------------------+------+-----------+
| Type             | Used | Available |
+------------------+------+-----------+
| PH1_PHY_GCLK_V2  |   10 |        32 |
| PH1_PHY_HP_IOCLK |    4 |        12 |
| PH1_PHY_HP_MLCLK |    2 |        12 |
| PH1_PHY_IOCLK    |    0 |        12 |
| PH1_PHY_LCLK_V2  |    0 |        44 |
| PH1_PHY_MLCLK_V2 |    0 |        10 |
| PH1_PHY_SCLK_V2  |    3 |       120 |
+------------------+------+-----------+


2. Global Clock Resource Stat.
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+
| Global Idx | Source Idx | Global Type     | Inst.Pin                                                                                 | Constraint | site | Location  | Load Clock Region | Clock Loads | Total Loads | Clock Period | Clock                 | Net                                                                    |
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+
| gclk_0     | src_0      | PH1_PHY_GCLK_V2 | S_hs_rx_clk_created_gclkinst.clkout                                                      | None       | B    | x51y99z7  |                10 |       20994 |       20995 |        6.000 | S_hs_rx_clk           | S_hs_rx_clk_syn_5                                                      |
| gclk_1     | src_1      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout                            | None       | B    | x51y99z1  |                 4 |        5498 |        5498 |        5.000 | u_ddr_phy/dfi_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                |
| gclk_2     | src_2      | PH1_PHY_GCLK_V2 | cwc_jtck_created_gclkinst.clkout                                                         | None       | T    | x51y99z16 |                 5 |        3425 |        3425 |      100.000 | config_inst.cwc_tck_o | cwc_jtck_syn_1                                                         |
| gclk_3     | src_3      | PH1_PHY_GCLK_V2 | u_pll/bufg_c0.clkout                                                                     | None       | B    | x51y99z2  |                 2 |        1787 |        1787 |        8.000 | a_tx_clk              | udp_stack_inst/udp_layer_inst/I_W_udp_clk                              |
| gclk_4     | src_4      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst.clkout | None       | B    | x51y99z4  |                 4 |         704 |         704 |       20.000 | u_ddr_phy/mcu_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 |
| gclk_5     | src_5      | PH1_PHY_GCLK_V2 | uidbuf_u0/I_R_rclk_created_gclkinst.clkout                                               | None       | B    | x51y99z3  |                 2 |         648 |         648 |       27.999 | cam_clk_35m           | uidbuf_u0/I_R_rclk_syn_5                                               |
| gclk_6     | src_6      | PH1_PHY_GCLK_V2 | u_pll/bufg_c3.clkout                                                                     | None       | B    | x51y99z5  |                 1 |          71 |          71 |       41.716 | cam_clk_24m           | u_uicfg_imx415/I_clk                                                   |
| gclk_7     | src_7      | PH1_PHY_GCLK_V2 | u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst.clkout                                | None       | B    | x51y99z8  |                 1 |          17 |          17 |              |                       | u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                                |
| gclk_8     | src_8      | PH1_PHY_GCLK_V2 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst.clkout                      | None       | B    | x51y99z6  |                 1 |           7 |           7 |       14.285 | cpu_clk_70m           | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1                      |
| gclk_9     | src_9      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout                     | None       | B    | x51y99z0  |                 2 |           2 |           2 |        5.000 | u_ddr_phy/fbk_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int                 |
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+


3. Global Clock Source Stat.
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+-----------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+
| Source Idx | Global Idx | Source Type       | Inst.Pin                                                                                         | Constraint | Site | Location  | Clock Loads | Non Clock Loads | Source Clock Period | Source Clock          | Net                                                              |
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+-----------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+
| src_0      | gclk_0     | PH1_PHY_MIPIIO    | u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric | X5Y0Z0     | N/A  | x5y0z0    |           1 |               0 |               6.000 | S_hs_rx_clk           | S_hs_rx_clk                                                      |
| src_1      | gclk_1     | PH1_PHY_GCLK_V2   | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout                             | None       | B    | x51y99z0  |           2 |               0 |               5.000 | u_ddr_phy/fbk_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int           |
| src_2      | gclk_2     | PH1_PHY_CONFIG_V2 | config_inst.cwc_tck_o                                                                            | None       | N/A  | x5y119z0  |           1 |               0 |             100.000 | config_inst.cwc_tck_o | cwc_jtck                                                         |
| src_3      | gclk_3     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[0]                                                                           | None       | N/A  | x0y39z0   |           1 |               0 |               8.000 | a_tx_clk              | u_pll/clk0_buf                                                   |
| src_4      | gclk_4     | PH1_PHY_PLL       | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]                                 | X113Y79Z0  | N/A  | x113y79z0 |           1 |               0 |              20.000 | u_ddr_phy/mcu_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk |
| src_5      | gclk_5     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[4]                                                                           | None       | N/A  | x0y39z0   |           1 |               0 |              27.999 | cam_clk_35m           | uidbuf_u0/I_R_rclk                                               |
| src_6      | gclk_6     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[3]                                                                           | None       | N/A  | x0y39z0   |           1 |               0 |              41.716 | cam_clk_24m           | u_pll/clk3_buf                                                   |
| src_7      | gclk_7     | PH1_PHY_LSLICE    | u_uicfg_imx415/uii2c_inst/clkdiv_reg[0]_syn_5.oqb                                                | None       | N/A  | x1y23z7   |           1 |               2 |                     |                       | u_uicfg_imx415/uii2c_inst/scl_clk                                |
| src_8      | gclk_8     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[2]                                                                           | None       | N/A  | x0y39z0   |           1 |               0 |              14.285 | cpu_clk_70m           | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                      |
| src_9      | gclk_9     | PH1_PHY_PLL       | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]                                 | X113Y40Z0  | N/A  | x113y40z0 |           1 |               0 |               5.000 | u_ddr_phy/usr_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf         |
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+-----------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+


4. Local Clock Resource Stat.
+-----------+------+----------+------------+------+----------+-------------+-------------+--------------+-------+-----+
| Local Idx | Type | Inst.Pin | Constraint | site | Location | Clock Loads | Total Loads | Clock Period | Clock | Net |
+-----------+------+----------+------------+------+----------+-------------+-------------+--------------+-------+-----+


5. Clock Region Resource Stat.
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   | PH1_PHY_SCLK_V2  | PH1_PHY_LCLK_V2  | PH1_PHY_MLCLK_V2 | PH1_PHY_HP_MLCLK |  PH1_PHY_IOCLK   | PH1_PHY_HP_IOCLK |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      12 |      0 |      12 |      0 |       8 |      0 |       2 |      0 |       0 |      0 |       4 |      0 |       0 |
| X1Y0              |      0 |      12 |      1 |      12 |      0 |       4 |      0 |       0 |      0 |       4 |      0 |       0 |      2 |       4 |
| X0Y1              |      0 |      12 |      1 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y1              |      0 |      12 |      1 |      12 |      0 |       4 |      0 |       0 |      2 |       4 |      0 |       0 |      2 |       4 |
| X0Y2              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y2              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       4 |      0 |       0 |      0 |       4 |
| X0Y3              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y3              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y4              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y4              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+


6. Track Utilization.
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Global Clock gclk_0 Stat.
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
| Global Idx | Type            | Driver.Pin                          | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Net               | FanoutGroup1          | FanoutGroup2        | FanoutGroup3      | FanoutGroup4        | FanoutGroup5               | FanoutGroup6      |
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
| gclk_0     | PH1_PHY_GCLK_V2 | S_hs_rx_clk_created_gclkinst.clkout | B                 | S_hs_rx_clk |       6.000 | {0.000 3.000} | N/A      | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(20174) | PH1_PHY_MSLICE(536) | PH1_PHY_ERAM(145) | PH1_PHY_DSPSIOU(72) | PH1_PHY_SHIFTERHARDCON(67) | PH1_PHY_MIPIIO(1) |
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y4 |  366 |  234 |
| Y3 | 3113 | 2198 |
| Y2 | 3040 | 4752 |
| Y1 | 2602 | 3297 |
| Y0 |  382 | 1011 |
+----+------+------+


8. Global Clock gclk_1 Stat.
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+----------------------+---------------------+
| Global Idx | Type            | Driver.Pin                                                    | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Net                                                     | FanoutGroup1         | FanoutGroup2        | FanoutGroup3            | FanoutGroup4     | FanoutGroup5               | FanoutGroup6         | FanoutGroup7        |
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+----------------------+---------------------+
| gclk_1     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout | B                 | u_ddr_phy/dfi_clk |       5.000 | {0.236 2.736} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg | PH1_PHY_LSLICE(5183) | PH1_PHY_MSLICE(228) | PH1_PHY_DRAMHARDCON(31) | PH1_PHY_ERAM(29) | PH1_PHY_SHIFTERHARDCON(16) | PH1_PHY_DDR_BANK(10) | PH1_PHY_DDR4_CAL(1) |
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+----------------------+---------------------+
+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y4 |   0 |    0 |
| Y3 |   0 |    0 |
| Y2 |   0 |    0 |
| Y1 | 101 | 2178 |
| Y0 | 643 | 2576 |
+----+-----+------+


9. Global Clock gclk_2 Stat.
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
| Global Idx | Type            | Driver.Pin                       | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns)  | Root (R) | Net            | FanoutGroup1         |
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
| gclk_2     | PH1_PHY_GCLK_V2 | cwc_jtck_created_gclkinst.clkout | T                 | config_inst.cwc_tck_o |     100.000 | {0.000 50.000} | N/A      | cwc_jtck_syn_1 | PH1_PHY_LSLICE(3425) |
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y4 |   0 |    0 |
| Y3 |   0 |    0 |
| Y2 |   0 |  974 |
| Y1 |  35 | 1089 |
| Y0 | 422 |  905 |
+----+-----+------+


10. Global Clock gclk_3 Stat.
+------------+-----------------+----------------------+-------------------+----------+-------------+---------------+----------+-------------------------------------------+----------------------+--------------------+------------------+----------------+---------------------------+
| Global Idx | Type            | Driver.Pin           | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Net                                       | FanoutGroup1         | FanoutGroup2       | FanoutGroup3     | FanoutGroup4   | FanoutGroup5              |
+------------+-----------------+----------------------+-------------------+----------+-------------+---------------+----------+-------------------------------------------+----------------------+--------------------+------------------+----------------+---------------------------+
| gclk_3     | PH1_PHY_GCLK_V2 | u_pll/bufg_c0.clkout | B                 | a_tx_clk |       8.000 | {0.000 4.000} | N/A      | udp_stack_inst/udp_layer_inst/I_W_udp_clk | PH1_PHY_LSLICE(1734) | PH1_PHY_MSLICE(24) | PH1_PHY_ERAM(20) | PH1_PHY_PAD(6) | PH1_PHY_SHIFTERHARDCON(3) |
+------------+-----------------+----------------------+-------------------+----------+-------------+---------------+----------+-------------------------------------------+----------------------+--------------------+------------------+----------------+---------------------------+
+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y4 |    0 |  0 |
| Y3 |    0 |  0 |
| Y2 |    0 |  0 |
| Y1 | 1252 |  0 |
| Y0 |  535 |  0 |
+----+------+----+


11. Global Clock gclk_4 Stat.
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
| Global Idx | Type            | Driver.Pin                                                                               | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Net                                                                    | FanoutGroup1        | FanoutGroup2       | FanoutGroup3            | FanoutGroup4     | FanoutGroup5         | FanoutGroup6        |
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
| gclk_4     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst.clkout | B                 | u_ddr_phy/mcu_clk |      20.000 | {0.000 10.000} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 | PH1_PHY_LSLICE(625) | PH1_PHY_MSLICE(32) | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16) | PH1_PHY_DDR_BANK(10) | PH1_PHY_DDR4_CAL(1) |
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  1 |  11 |
| Y0 |  3 | 689 |
+----+----+-----+


12. Global Clock gclk_5 Stat.
+------------+-----------------+--------------------------------------------+-------------------+-------------+-------------+----------------+----------+--------------------------+---------------------+--------------------+------------------+---------------------------+
| Global Idx | Type            | Driver.Pin                                 | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)  | Root (R) | Net                      | FanoutGroup1        | FanoutGroup2       | FanoutGroup3     | FanoutGroup4              |
+------------+-----------------+--------------------------------------------+-------------------+-------------+-------------+----------------+----------+--------------------------+---------------------+--------------------+------------------+---------------------------+
| gclk_5     | PH1_PHY_GCLK_V2 | uidbuf_u0/I_R_rclk_created_gclkinst.clkout | B                 | cam_clk_35m |      27.999 | {0.000 13.999} | N/A      | uidbuf_u0/I_R_rclk_syn_5 | PH1_PHY_LSLICE(618) | PH1_PHY_MSLICE(16) | PH1_PHY_ERAM(12) | PH1_PHY_SHIFTERHARDCON(2) |
+------------+-----------------+--------------------------------------------+-------------------+-------------+-------------+----------------+----------+--------------------------+---------------------+--------------------+------------------+---------------------------+
+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y4 |   0 |   0 |
| Y3 |   0 |   0 |
| Y2 |   0 |   0 |
| Y1 |   0 |   0 |
| Y0 | 528 | 120 |
+----+-----+-----+


13. Global Clock gclk_6 Stat.
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------------+--------------------+----------------+
| Global Idx | Type            | Driver.Pin           | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)  | Root (R) | Net                  | FanoutGroup1       | FanoutGroup2   |
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------------+--------------------+----------------+
| gclk_6     | PH1_PHY_GCLK_V2 | u_pll/bufg_c3.clkout | B                 | cam_clk_24m |      41.716 | {0.000 20.858} | N/A      | u_uicfg_imx415/I_clk | PH1_PHY_LSLICE(70) | PH1_PHY_PAD(1) |
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------------+--------------------+----------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 | 71 |  0 |
+----+----+----+


14. Global Clock gclk_7 Stat.
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
| Global Idx | Type            | Driver.Pin                                                | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Net                                     | FanoutGroup1       |
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
| gclk_7     | PH1_PHY_GCLK_V2 | u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst.clkout | B                 |       |             |               | N/A      | u_uicfg_imx415/uii2c_inst/scl_clk_syn_9 | PH1_PHY_LSLICE(17) |
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 | 17 |  0 |
+----+----+----+


15. Global Clock gclk_8 Stat.
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
| Global Idx | Type            | Driver.Pin                                                          | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Net                                               | FanoutGroup1      |
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
| gclk_8     | PH1_PHY_GCLK_V2 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst.clkout | B                 | cpu_clk_70m |      14.285 | {0.000 7.142} | N/A      | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1 | PH1_PHY_LSLICE(7) |
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  7 |  0 |
+----+----+----+


16. Global Clock gclk_9 Stat.
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
| Global Idx | Type            | Driver.Pin                                                           | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Net                                                    | FanoutGroup1       | FanoutGroup2   |
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
| gclk_9     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout | B                 | u_ddr_phy/fbk_clk |       5.000 | {0.236 2.736} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int | PH1_PHY_GCLK_V2(1) | PH1_PHY_PLL(1) |
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


17. Region X0Y0
+----------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+---------------------+------------------------+-----------------+---------------------------+
| Idx      | Track | Type            | Constraint | Clock Loads | Total Loads | Net                                                                    | FanoutGroup1        | FanoutGroup2           | FanoutGroup3    | FanoutGroup4              |
+----------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+---------------------+------------------------+-----------------+---------------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2 | None       |         381 |         382 | S_hs_rx_clk_syn_5                                                      | PH1_PHY_LSLICE(381) | PH1_PHY_MIPIIO(1)      |                 |                           |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2 | None       |         643 |         643 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                | PH1_PHY_LSLICE(642) | PH1_PHY_DRAMHARDCON(1) |                 |                           |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2 | None       |         422 |         422 | cwc_jtck_syn_1                                                         | PH1_PHY_LSLICE(422) |                        |                 |                           |
| gclk_3   | N/A   | PH1_PHY_GCLK_V2 | None       |         535 |         535 | udp_stack_inst/udp_layer_inst/I_W_udp_clk                              | PH1_PHY_LSLICE(510) | PH1_PHY_MSLICE(16)     | PH1_PHY_ERAM(7) | PH1_PHY_SHIFTERHARDCON(2) |
| gclk_4   | N/A   | PH1_PHY_GCLK_V2 | None       |           3 |           3 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 | PH1_PHY_LSLICE(3)   |                        |                 |                           |
| gclk_5   | N/A   | PH1_PHY_GCLK_V2 | None       |         528 |         528 | uidbuf_u0/I_R_rclk_syn_5                                               | PH1_PHY_LSLICE(503) | PH1_PHY_MSLICE(16)     | PH1_PHY_ERAM(7) | PH1_PHY_SHIFTERHARDCON(2) |
| gclk_6   | N/A   | PH1_PHY_GCLK_V2 | None       |          71 |          71 | u_uicfg_imx415/I_clk                                                   | PH1_PHY_LSLICE(70)  | PH1_PHY_PAD(1)         |                 |                           |
| gclk_7   | N/A   | PH1_PHY_GCLK_V2 | None       |          17 |          17 | u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                                | PH1_PHY_LSLICE(17)  |                        |                 |                           |
| gclk_8   | N/A   | PH1_PHY_GCLK_V2 | None       |           7 |           7 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1                      | PH1_PHY_LSLICE(7)   |                        |                 |                           |
|          |       |                 |            |             |             |                                                                        |                     |                        |                 |                           |
| local_8  | N/A   | PH1_PHY_LSLICE  | None       |           0 |           2 | u_uicfg_imx415/uii2c_inst/scl_clk                                      | PH1_PHY_LSLICE(2)   |                        |                 |                           |
| local_12 | N/A   | PH1_PHY_PAD     | None       |           1 |           1 | I_sys_clk_25m_dup_1                                                    | PH1_PHY_PLL(1)      |                        |                 |                           |
+----------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+---------------------+------------------------+-----------------+---------------------------+


18. Region X1Y0
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+----------------------------+---------------------+---------------------+
| Idx      | Track | Type             | Constraint | Clock Loads | Total Loads | Net                                                                           | FanoutGroup1         | FanoutGroup2        | FanoutGroup3            | FanoutGroup4               | FanoutGroup5        | FanoutGroup6        |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+----------------------------+---------------------+---------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2  | None       |        1011 |        1011 | S_hs_rx_clk_syn_5                                                             | PH1_PHY_LSLICE(1009) | PH1_PHY_ERAM(1)     | PH1_PHY_DSPSIOU(1)      |                            |                     |                     |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2  | None       |        2576 |        2576 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                       | PH1_PHY_LSLICE(2395) | PH1_PHY_MSLICE(132) | PH1_PHY_DRAMHARDCON(18) | PH1_PHY_SHIFTERHARDCON(16) | PH1_PHY_ERAM(10)    | PH1_PHY_DDR_BANK(5) |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2  | None       |         905 |         905 | cwc_jtck_syn_1                                                                | PH1_PHY_LSLICE(905)  |                     |                         |                            |                     |                     |
| gclk_4   | N/A   | PH1_PHY_GCLK_V2  | None       |         689 |         689 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1        | PH1_PHY_LSLICE(616)  | PH1_PHY_MSLICE(32)  | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16)           | PH1_PHY_DDR_BANK(5) |                     |
| gclk_5   | N/A   | PH1_PHY_GCLK_V2  | None       |         120 |         120 | uidbuf_u0/I_R_rclk_syn_5                                                      | PH1_PHY_LSLICE(115)  | PH1_PHY_ERAM(5)     |                         |                            |                     |                     |
|          |       |                  |            |             |             |                                                                               |                      |                     |                         |                            |                     |                     |
| local_3  | N/A   | PH1_PHY_SCLK_V2  | None       |           5 |           5 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2] | PH1_PHY_DDR_BANK(5)  |                     |                         |                            |                     |                     |
| local_6  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]    | PH1_PHY_DDR_BANK(4)  |                     |                         |                            |                     |                     |
| local_7  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]    | PH1_PHY_DDR_BANK(4)  |                     |                         |                            |                     |                     |
| local_9  | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                         |                            |                     |                     |
| local_10 | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                         |                            |                     |                     |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+----------------------------+---------------------+---------------------+


19. Region X0Y1
+---------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+----------------------+------------------+-------------------+----------------+---------------------------+
| Idx     | Track | Type            | Constraint | Clock Loads | Total Loads | Net                                                                    | FanoutGroup1         | FanoutGroup2     | FanoutGroup3      | FanoutGroup4   | FanoutGroup5              |
+---------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+----------------------+------------------+-------------------+----------------+---------------------------+
| gclk_0  | N/A   | PH1_PHY_GCLK_V2 | None       |        2602 |        2602 | S_hs_rx_clk_syn_5                                                      | PH1_PHY_LSLICE(2588) | PH1_PHY_ERAM(14) |                   |                |                           |
| gclk_1  | N/A   | PH1_PHY_GCLK_V2 | None       |         101 |         101 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                | PH1_PHY_LSLICE(101)  |                  |                   |                |                           |
| gclk_2  | N/A   | PH1_PHY_GCLK_V2 | None       |          35 |          35 | cwc_jtck_syn_1                                                         | PH1_PHY_LSLICE(35)   |                  |                   |                |                           |
| gclk_3  | N/A   | PH1_PHY_GCLK_V2 | None       |        1252 |        1252 | udp_stack_inst/udp_layer_inst/I_W_udp_clk                              | PH1_PHY_LSLICE(1224) | PH1_PHY_ERAM(13) | PH1_PHY_MSLICE(8) | PH1_PHY_PAD(6) | PH1_PHY_SHIFTERHARDCON(1) |
| gclk_4  | N/A   | PH1_PHY_GCLK_V2 | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 | PH1_PHY_LSLICE(1)    |                  |                   |                |                           |
|         |       |                 |            |             |             |                                                                        |                      |                  |                   |                |                           |
| local_1 | N/A   | PH1_PHY_PAD     | None       |         237 |         237 | I_a_rgmii_rxc_dup_1                                                    | PH1_PHY_LSLICE(227)  | PH1_PHY_ERAM(5)  | PH1_PHY_PAD(5)    |                |                           |
| local_2 | N/A   | PH1_PHY_SCLK_V2 | None       |         237 |         237 | udp_stack_inst/mac_layer_inst/mac_rx_inst/I_gmii_rclk                  | PH1_PHY_LSLICE(227)  | PH1_PHY_ERAM(5)  | PH1_PHY_PAD(5)    |                |                           |
+---------+-------+-----------------+------------+-------------+-------------+------------------------------------------------------------------------+----------------------+------------------+-------------------+----------------+---------------------------+


20. Region X1Y1
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+---------------------+-------------------------+----------------------------+---------------------+
| Idx      | Track | Type             | Constraint | Clock Loads | Total Loads | Net                                                                           | FanoutGroup1         | FanoutGroup2        | FanoutGroup3        | FanoutGroup4            | FanoutGroup5               | FanoutGroup6        |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+---------------------+-------------------------+----------------------------+---------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2  | None       |        3297 |        3297 | S_hs_rx_clk_syn_5                                                             | PH1_PHY_LSLICE(3015) | PH1_PHY_MSLICE(184) | PH1_PHY_DSPSIOU(38) | PH1_PHY_ERAM(37)        | PH1_PHY_SHIFTERHARDCON(23) |                     |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2  | None       |        2178 |        2178 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                       | PH1_PHY_LSLICE(2045) | PH1_PHY_MSLICE(96)  | PH1_PHY_ERAM(19)    | PH1_PHY_DRAMHARDCON(12) | PH1_PHY_DDR_BANK(5)        | PH1_PHY_DDR4_CAL(1) |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2  | None       |        1089 |        1089 | cwc_jtck_syn_1                                                                | PH1_PHY_LSLICE(1089) |                     |                     |                         |                            |                     |
| gclk_4   | N/A   | PH1_PHY_GCLK_V2  | None       |          11 |          11 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1        | PH1_PHY_DDR_BANK(5)  | PH1_PHY_LSLICE(5)   | PH1_PHY_DDR4_CAL(1) |                         |                            |                     |
| gclk_9   | N/A   | PH1_PHY_GCLK_V2  | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int                        | PH1_PHY_PLL(1)       |                     |                     |                         |                            |                     |
|          |       |                  |            |             |             |                                                                               |                      |                     |                     |                         |                            |                     |
| local_0  | N/A   | PH1_PHY_SCLK_V2  | None       |        1025 |        1025 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1] | PH1_PHY_LSLICE(1019) | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1) |                         |                            |                     |
| local_4  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]    | PH1_PHY_DDR_BANK(4)  |                     |                     |                         |                            |                     |
| local_5  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]    | PH1_PHY_DDR_BANK(4)  |                     |                     |                         |                            |                     |
| local_9  | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                     |                         |                            |                     |
| local_10 | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                     |                         |                            |                     |
| local_11 | N/A   | PH1_PHY_HP_PAD   | None       |           1 |           1 | I_ddr_clk_dup_1                                                               | PH1_PHY_PLL(1)       |                     |                     |                         |                            |                     |
| local_14 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                                | PH1_PHY_HP_MLCLK(1)  |                     |                     |                         |                            |                     |
| local_15 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                                | PH1_PHY_HP_MLCLK(1)  |                     |                     |                         |                            |                     |
| local_17 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk                        | PH1_PHY_PLL(1)       |                     |                     |                         |                            |                     |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+---------------------+-------------------------+----------------------------+---------------------+


21. Region X0Y2
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+----------------------------+------------------+--------------------+
| Idx      | Track | Type              | Constraint | Clock Loads | Total Loads | Net                                                              | FanoutGroup1         | FanoutGroup2        | FanoutGroup3               | FanoutGroup4     | FanoutGroup5       |
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+----------------------------+------------------+--------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2   | None       |        3040 |        3040 | S_hs_rx_clk_syn_5                                                | PH1_PHY_LSLICE(2816) | PH1_PHY_MSLICE(184) | PH1_PHY_SHIFTERHARDCON(23) | PH1_PHY_ERAM(14) | PH1_PHY_DSPSIOU(3) |
| gclk_9   | N/A   | PH1_PHY_GCLK_V2   | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int           | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
|          |       |                   |            |             |             |                                                                  |                      |                     |                            |                  |                    |
| local_8  | N/A   | PH1_PHY_LSLICE    | None       |           1 |           1 | u_uicfg_imx415/uii2c_inst/scl_clk                                | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_13 | N/A   | PH1_PHY_MIPIIO    | X5Y0Z0     |           1 |           1 | S_hs_rx_clk                                                      | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_16 | N/A   | PH1_PHY_PLL       | X113Y40Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf         | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_18 | N/A   | PH1_PHY_PLL       | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_19 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                      | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_20 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_pll/clk0_buf                                                   | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_21 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_pll/clk3_buf                                                   | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_22 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | uidbuf_u0/I_R_rclk                                               | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
| local_23 | N/A   | PH1_PHY_CONFIG_V2 | None       |           1 |           1 | cwc_jtck                                                         | PH1_PHY_GCLK_V2(1)   |                     |                            |                  |                    |
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+----------------------------+------------------+--------------------+


22. Region X1Y2
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+---------------------+---------------------+----------------------------+------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1         | FanoutGroup2        | FanoutGroup3        | FanoutGroup4               | FanoutGroup5     |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+---------------------+---------------------+----------------------------+------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |        4752 |        4752 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(4534) | PH1_PHY_MSLICE(152) | PH1_PHY_DSPSIOU(28) | PH1_PHY_SHIFTERHARDCON(19) | PH1_PHY_ERAM(19) |
| gclk_2 | N/A   | PH1_PHY_GCLK_V2 | None       |         974 |         974 | cwc_jtck_syn_1    | PH1_PHY_LSLICE(974)  |                     |                     |                            |                  |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+---------------------+---------------------+----------------------------+------------------+


23. Region X0Y3
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+------------------+--------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1         | FanoutGroup2     | FanoutGroup3       |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+------------------+--------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |        3113 |        3113 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(3055) | PH1_PHY_ERAM(56) | PH1_PHY_DSPSIOU(2) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+------------------+--------------------+


24. Region X1Y3
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+--------------------+---------------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1         | FanoutGroup2       | FanoutGroup3              |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+--------------------+---------------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |        2198 |        2198 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(2180) | PH1_PHY_MSLICE(16) | PH1_PHY_SHIFTERHARDCON(2) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+----------------------+--------------------+---------------------------+


25. Region X0Y4
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+-----------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1        | FanoutGroup2    |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+-----------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |         366 |         366 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(362) | PH1_PHY_ERAM(4) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+-----------------+


26. Region X1Y4
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1        |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |         234 |         234 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(234) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+



-----------------------------------------------------------------------------------------------------
----------------------------------------B. Clock Buffer Info.----------------------------------------
-----------------------------------------------------------------------------------------------------

1.Clock Buffer Index.
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+
| Index   | Type             | Location  | Sector | Fanout | Buffer                                                                            |
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+
| gclk_1  | PH1_PHY_GCLK_V2  | x51y99z7  |      2 |  20995 | S_hs_rx_clk_created_gclkinst                                                      |
| gclk_2  | PH1_PHY_GCLK_V2  | x51y99z1  |      2 |   4470 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk                            |
| gclk_3  | PH1_PHY_GCLK_V2  | x51y99z16 |      2 |   3425 | cwc_jtck_created_gclkinst                                                         |
| gclk_4  | PH1_PHY_GCLK_V2  | x51y99z2  |      2 |   1787 | u_pll/bufg_c0                                                                     |
| gclk_5  | PH1_PHY_GCLK_V2  | x51y99z4  |      2 |    704 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst |
| gclk_6  | PH1_PHY_GCLK_V2  | x51y99z3  |      2 |    648 | uidbuf_u0/I_R_rclk_created_gclkinst                                               |
| gclk_7  | PH1_PHY_GCLK_V2  | x51y99z5  |      2 |     71 | u_pll/bufg_c3                                                                     |
| gclk_8  | PH1_PHY_GCLK_V2  | x51y99z8  |      2 |     17 | u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst                                |
| gclk_9  | PH1_PHY_GCLK_V2  | x51y99z6  |      2 |      7 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst                      |
| gclk_10 | PH1_PHY_GCLK_V2  | x51y99z0  |      2 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback                     |
|         |                  |           |        |        |                                                                                   |
| sclk_1  | PH1_PHY_SCLK_V2  | x51y59z23 |      1 |   1025 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk  |
| sclk_2  | PH1_PHY_SCLK_V2  | x51y59z11 |      1 |    237 | rgmii_interface_inst/u_rgmii_rxc                                                  |
| sclk_3  | PH1_PHY_SCLK_V2  | x51y19z23 |      0 |      5 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk  |
|         |                  |           |        |        |                                                                                   |
| lclk_1  | PH1_PHY_HP_MLCLK | x113y59z0 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0                                 |
| lclk_2  | PH1_PHY_HP_MLCLK | x113y59z1 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1                                 |
|         |                  |           |        |        |                                                                                   |
| mlclk_1 | PH1_PHY_HP_MLCLK | x113y59z0 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0                                 |
| mlclk_2 | PH1_PHY_HP_MLCLK | x113y59z1 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1                                 |
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+

2.Clock Buffer Driver Stat.
+---------+-----------+------+---------------------------------------+----------------+------------+
| Index   | Location  | Site | DriverType.Pin                        | DriverLocation | DriverSite |
+---------+-----------+------+---------------------------------------+----------------+------------+
| gclk_1  | x51y99z7  | B    | PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric | x5y0z0         | S0 L       |
| gclk_2  | x51y99z1  | B    | PH1_PHY_GCLK_V2.clkout                | x51y99z0       | S2 L       |
| gclk_3  | x51y99z16 | T    | PH1_PHY_CONFIG_V2.cwc_tck_o           | x5y119z0       | S2 L       |
| gclk_4  | x51y99z2  | B    | PH1_PHY_PLL.clkc[0]                   | x0y39z0        | S0 L       |
| gclk_5  | x51y99z4  | B    | PH1_PHY_PLL.clkc[3]                   | x113y79z0      | S1 R       |
| gclk_6  | x51y99z3  | B    | PH1_PHY_PLL.clkc[4]                   | x0y39z0        | S0 L       |
| gclk_7  | x51y99z5  | B    | PH1_PHY_PLL.clkc[3]                   | x0y39z0        | S0 L       |
| gclk_8  | x51y99z8  | B    | PH1_PHY_LSLICE.oqb                    | x1y23z7        | S0 L       |
| gclk_9  | x51y99z6  | B    | PH1_PHY_PLL.clkc[2]                   | x0y39z0        | S0 L       |
| gclk_10 | x51y99z0  | B    | PH1_PHY_PLL.clkc[0]                   | x113y40z0      | S1 R       |
|         |           |      |                                       |                |            |
| sclk_1  | x51y59z23 | S1 R | PH1_PHY_GCLK_V2.clkout                | x51y99z1       | S2 L       |
| sclk_2  | x51y59z11 | S1 L | PH1_PHY_PAD.di                        | x0y60z0        | S1 L       |
| sclk_3  | x51y19z23 | S0 R | PH1_PHY_GCLK_V2.clkout                | x51y99z1       | S2 L       |
|         |           |      |                                       |                |            |
| lclk_1  | x113y59z0 | S1 R | PH1_PHY_PLL.clkc[1]                   | x113y79z0      | S1 R       |
| lclk_2  | x113y59z1 | S1 R | PH1_PHY_PLL.clkc[2]                   | x113y79z0      | S1 R       |
|         |           |      |                                       |                |            |
| lclk_1  | x113y59z0 | S1 R | PH1_PHY_PLL.clkc[1]                   | x113y79z0      | S1 R       |
| lclk_2  | x113y59z1 | S1 R | PH1_PHY_PLL.clkc[2]                   | x113y79z0      | S1 R       |
+---------+-----------+------+---------------------------------------+----------------+------------+

3.Clock Buffer Fanout Stat.
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+
| Index   | FanoutGroup1          | FanoutGroup2        | FanoutGroup3            | FanoutGroup4              | FanoutGroup5               | FanoutGroup6        |
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+
| gclk_1  | PH1_PHY_LSLICE(20174) | PH1_PHY_MSLICE(536) | PH1_PHY_ERAM(145)       | PH1_PHY_DSPSIOU(72)       | PH1_PHY_SHIFTERHARDCON(67) | PH1_PHY_MIPIIO(1)   |
| gclk_2  | PH1_PHY_LSLICE(4164)  | PH1_PHY_MSLICE(228) | PH1_PHY_DRAMHARDCON(31) | PH1_PHY_ERAM(29)          | PH1_PHY_SHIFTERHARDCON(16) | PH1_PHY_SCLK_V2(2)  |
| gclk_3  | PH1_PHY_LSLICE(3425)  |                     |                         |                           |                            |                     |
| gclk_4  | PH1_PHY_LSLICE(1734)  | PH1_PHY_MSLICE(24)  | PH1_PHY_ERAM(20)        | PH1_PHY_PAD(6)            | PH1_PHY_SHIFTERHARDCON(3)  |                     |
| gclk_5  | PH1_PHY_LSLICE(625)   | PH1_PHY_MSLICE(32)  | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16)          | PH1_PHY_DDR_BANK(10)       | PH1_PHY_DDR4_CAL(1) |
| gclk_6  | PH1_PHY_LSLICE(618)   | PH1_PHY_MSLICE(16)  | PH1_PHY_ERAM(12)        | PH1_PHY_SHIFTERHARDCON(2) |                            |                     |
| gclk_7  | PH1_PHY_LSLICE(70)    | PH1_PHY_PAD(1)      |                         |                           |                            |                     |
| gclk_8  | PH1_PHY_LSLICE(17)    |                     |                         |                           |                            |                     |
| gclk_9  | PH1_PHY_LSLICE(7)     |                     |                         |                           |                            |                     |
| gclk_10 | PH1_PHY_GCLK_V2(1)    | PH1_PHY_PLL(1)      |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| sclk_1  | PH1_PHY_LSLICE(1019)  | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1)     |                           |                            |                     |
| sclk_2  | PH1_PHY_LSLICE(227)   | PH1_PHY_ERAM(5)     | PH1_PHY_PAD(5)          |                           |                            |                     |
| sclk_3  | PH1_PHY_DDR_BANK(5)   |                     |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| lclk_1  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
| lclk_2  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| lclk_1  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
| lclk_2  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+


-------------------------------------------------------------------------------------------
----------------------------------------C. IP Stat.----------------------------------------
-------------------------------------------------------------------------------------------

1.IP List.
+-------+------+----------+------+----------+
| Index | Bank | Location | Side | Instance |
+-------+------+----------+------+----------+

2.IP Clock Topo Stat.
+--------+--------+-------+----+--------+--------+---------+
| Driver | Buffer | Inpin | IP | Outpin | Buffer | Fanouts |
+--------+--------+-------+----+--------+--------+---------+
