#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  8 11:40:29 2021
# Process ID: 19616
# Current directory: d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1
# Command line: vivado.exe -log InnerProbe_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source InnerProbe_top.tcl
# Log file: d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/InnerProbe_top.vds
# Journal file: d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source InnerProbe_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/ZCU104/InnerProbe/Src/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 402.320 ; gain = 6.281
Command: synth_design -top InnerProbe_top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1495.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_top' [d:/vivado/ZCU104/InnerProbe/Src/sources/InnerProbe_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:39]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_AXI_DELAY_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_DELAY_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_AXI_DELAY_0_0' (1#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_DELAY_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'AXI_DELAY_0' of module 'InnerProbe_AXI_DELAY_0_0' has 26 connections declared, but only 25 given [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:195]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_AXI_ProbeDetector_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_ProbeDetector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_AXI_ProbeDetector_0_0' (2#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_ProbeDetector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_AXI_Signal_Delay_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_Signal_Delay_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_AXI_Signal_Delay_0_0' (3#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_AXI_Signal_Delay_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'AXI_Signal_Delay_0' of module 'InnerProbe_AXI_Signal_Delay_0_0' has 26 connections declared, but only 25 given [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:247]
INFO: [Synth 8-6157] synthesizing module 'CapLoad_imp_H7ME3F' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:12]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_Cap_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_Cap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_Cap_0_0' (4#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_Cap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CapLoad_imp_H7ME3F' (5#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:12]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_DST_reg_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_DST_reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_DST_reg_0_0' (6#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_DST_reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_SRC_reg_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_SRC_reg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_SRC_reg_0_0' (7#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_SRC_reg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_clk_wiz_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_clk_wiz_0_0' (8#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_ps8_0_axi_periph_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:527]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FMPDDV' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1471]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FMPDDV' (9#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1471]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1PZZX39' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1PZZX39' (10#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1617]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_VB9ZTB' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1763]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_VB9ZTB' (11#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1763]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1O0QZ7M' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1909]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_auto_ds_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_auto_ds_0' (12#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_auto_pc_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_auto_pc_0' (13#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1O0QZ7M' (14#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:1909]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1GHZZIC' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:2319]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_auto_ds_1' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_auto_ds_1' (15#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_auto_pc_1' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_auto_pc_1' (16#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1GHZZIC' (17#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:2319]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_xbar_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_xbar_0' (18#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_ps8_0_axi_periph_0' (19#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:527]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_rst_clk_wiz_0_100M_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_rst_clk_wiz_0_100M_0' (20#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'InnerProbe_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 6 given [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:438]
INFO: [Synth 8-6157] synthesizing module 'InnerProbe_zynq_ultra_ps_e_0_0' [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_zynq_ultra_ps_e_0_0' (21#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/.Xil/Vivado-19616-Alfred_P330/realtime/InnerProbe_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'InnerProbe_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:445]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe' (22#1) [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/synth/InnerProbe.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InnerProbe_top' (23#1) [d:/vivado/ZCU104/InnerProbe/Src/sources/InnerProbe_top.v:23]
WARNING: [Synth 8-3331] design s01_couplers_imp_1GHZZIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1GHZZIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1O0QZ7M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1O0QZ7M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VB9ZTB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VB9ZTB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VB9ZTB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VB9ZTB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1PZZX39 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1PZZX39 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1PZZX39 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1PZZX39 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FMPDDV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FMPDDV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FMPDDV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FMPDDV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.414 ; gain = 44.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.820 ; gain = 49.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.820 ; gain = 49.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_DELAY_0_0/InnerProbe_AXI_DELAY_0_0/InnerProbe_AXI_DELAY_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_DELAY_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_DELAY_0_0/InnerProbe_AXI_DELAY_0_0/InnerProbe_AXI_DELAY_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_DELAY_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_ProbeDetector_0_0/InnerProbe_AXI_ProbeDetector_0_0/InnerProbe_AXI_ProbeDetector_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_ProbeDetector_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_ProbeDetector_0_0/InnerProbe_AXI_ProbeDetector_0_0/InnerProbe_AXI_ProbeDetector_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_ProbeDetector_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_Signal_Delay_0_0/InnerProbe_AXI_Signal_Delay_0_0/InnerProbe_AXI_Signal_Delay_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_Signal_Delay_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_AXI_Signal_Delay_0_0/InnerProbe_AXI_Signal_Delay_0_0/InnerProbe_AXI_Signal_Delay_0_0_in_context.xdc] for cell 'InnerProbe_i/AXI_Signal_Delay_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_Cap_0_0/InnerProbe_Cap_0_0/InnerProbe_Cap_0_0_in_context.xdc] for cell 'InnerProbe_i/CapLoad/Cap_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_Cap_0_0/InnerProbe_Cap_0_0/InnerProbe_Cap_0_0_in_context.xdc] for cell 'InnerProbe_i/CapLoad/Cap_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_DST_reg_0_0/InnerProbe_DST_reg_0_0/InnerProbe_DST_reg_0_0_in_context.xdc] for cell 'InnerProbe_i/DST_reg_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_DST_reg_0_0/InnerProbe_DST_reg_0_0/InnerProbe_DST_reg_0_0_in_context.xdc] for cell 'InnerProbe_i/DST_reg_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_SRC_reg_0_0/InnerProbe_SRC_reg_0_0/InnerProbe_SRC_reg_0_0_in_context.xdc] for cell 'InnerProbe_i/SRC_reg_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_SRC_reg_0_0/InnerProbe_SRC_reg_0_0/InnerProbe_SRC_reg_0_0_in_context.xdc] for cell 'InnerProbe_i/SRC_reg_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_clk_wiz_0_0/InnerProbe_clk_wiz_0_0/InnerProbe_clk_wiz_0_0_in_context.xdc] for cell 'InnerProbe_i/clk_wiz_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_clk_wiz_0_0/InnerProbe_clk_wiz_0_0/InnerProbe_clk_wiz_0_0_in_context.xdc] for cell 'InnerProbe_i/clk_wiz_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_xbar_0/InnerProbe_xbar_0/InnerProbe_xbar_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_xbar_0/InnerProbe_xbar_0/InnerProbe_xbar_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/xbar'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_rst_clk_wiz_0_100M_0/InnerProbe_rst_clk_wiz_0_100M_0/InnerProbe_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'InnerProbe_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_rst_clk_wiz_0_100M_0/InnerProbe_rst_clk_wiz_0_100M_0/InnerProbe_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'InnerProbe_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_zynq_ultra_ps_e_0_0/InnerProbe_zynq_ultra_ps_e_0_0/InnerProbe_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'InnerProbe_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_zynq_ultra_ps_e_0_0/InnerProbe_zynq_ultra_ps_e_0_0/InnerProbe_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'InnerProbe_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_ds_0/InnerProbe_auto_ds_0/InnerProbe_auto_ds_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_ds_0/InnerProbe_auto_ds_0/InnerProbe_auto_ds_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_pc_0/InnerProbe_auto_pc_0/InnerProbe_auto_pc_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_pc_0/InnerProbe_auto_pc_0/InnerProbe_auto_pc_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_ds_1/InnerProbe_auto_ds_1/InnerProbe_auto_ds_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_ds_1/InnerProbe_auto_ds_1/InnerProbe_auto_ds_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_pc_1/InnerProbe_auto_pc_1/InnerProbe_auto_pc_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.srcs/sources_1/bd/InnerProbe/ip/InnerProbe_auto_pc_1/InnerProbe_auto_pc_1/InnerProbe_auto_pc_0_in_context.xdc] for cell 'InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Src/constarins/constrain.xdc]
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Src/constarins/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/vivado/ZCU104/InnerProbe/Src/constarins/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/InnerProbe_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/InnerProbe_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1639.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.137 ; gain = 144.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.137 ; gain = 144.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for InnerProbe_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/AXI_DELAY_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/AXI_ProbeDetector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/AXI_Signal_Delay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/CapLoad/Cap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/DST_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/SRC_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InnerProbe_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.137 ; gain = 144.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.137 ; gain = 144.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design InnerProbe_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.137 ; gain = 144.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'InnerProbe_i/clk_wiz_0/clk_in1' to pin 'InnerProbe_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'InnerProbe_i/clk_wiz_0/refclk' to pin 'InnerProbe_i/clk_wiz_0/bbstub_refclk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'InnerProbe_i/clk_wiz_0/clk_in1' to 'InnerProbe_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'InnerProbe_i/clk_wiz_0/system_clk' to pin 'InnerProbe_i/clk_wiz_0/bbstub_system_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'InnerProbe_i/clk_wiz_0/clk_in1' to 'InnerProbe_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'InnerProbe_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'InnerProbe_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.539 ; gain = 713.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.688 ; gain = 713.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2219.258 ; gain = 724.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |InnerProbe_xbar_0                |         1|
|2     |InnerProbe_auto_ds_0             |         1|
|3     |InnerProbe_auto_pc_0             |         1|
|4     |InnerProbe_auto_ds_1             |         1|
|5     |InnerProbe_auto_pc_1             |         1|
|6     |InnerProbe_AXI_DELAY_0_0         |         1|
|7     |InnerProbe_AXI_ProbeDetector_0_0 |         1|
|8     |InnerProbe_AXI_Signal_Delay_0_0  |         1|
|9     |InnerProbe_DST_reg_0_0           |         1|
|10    |InnerProbe_SRC_reg_0_0           |         1|
|11    |InnerProbe_clk_wiz_0_0           |         1|
|12    |InnerProbe_rst_clk_wiz_0_100M_0  |         1|
|13    |InnerProbe_zynq_ultra_ps_e_0_0   |         1|
|14    |InnerProbe_Cap_0_0               |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |InnerProbe_AXI_DELAY_0_0         |     1|
|2     |InnerProbe_AXI_ProbeDetector_0_0 |     1|
|3     |InnerProbe_AXI_Signal_Delay_0_0  |     1|
|4     |InnerProbe_Cap_0_0               |     1|
|5     |InnerProbe_DST_reg_0_0           |     1|
|6     |InnerProbe_SRC_reg_0_0           |     1|
|7     |InnerProbe_auto_ds_0             |     1|
|8     |InnerProbe_auto_ds_1             |     1|
|9     |InnerProbe_auto_pc_0             |     1|
|10    |InnerProbe_auto_pc_1             |     1|
|11    |InnerProbe_clk_wiz_0_0           |     1|
|12    |InnerProbe_rst_clk_wiz_0_100M_0  |     1|
|13    |InnerProbe_xbar_0                |     1|
|14    |InnerProbe_zynq_ultra_ps_e_0_0   |     1|
|15    |IBUF                             |     1|
|16    |OBUF                             |     2|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |  2333|
|2     |  InnerProbe_i       |InnerProbe                    |  2330|
|3     |    ps8_0_axi_periph |InnerProbe_ps8_0_axi_periph_0 |  1501|
|4     |      s00_couplers   |s00_couplers_imp_1O0QZ7M      |   519|
|5     |      s01_couplers   |s01_couplers_imp_1GHZZIC      |   519|
|6     |    CapLoad          |CapLoad_imp_H7ME3F            |     1|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2233.059 ; gain = 643.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2233.059 ; gain = 737.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2279.961 ; gain = 1877.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/vivado/ZCU104/InnerProbe/Scripts/InnerProbe/InnerProbe.runs/synth_1/InnerProbe_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file InnerProbe_top_utilization_synth.rpt -pb InnerProbe_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 11:41:19 2021...
