-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gcc_phat_mult_and_normalize is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ref_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
    ref_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    test_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
    test_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of gcc_phat_mult_and_normalize is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv11_7E1 : STD_LOGIC_VECTOR (10 downto 0) := "11111100001";
    constant ap_const_lv11_1F : STD_LOGIC_VECTOR (10 downto 0) := "00000011111";
    constant ap_const_lv12_1F : STD_LOGIC_VECTOR (11 downto 0) := "000000011111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal icmp_ln45_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_1867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln45_reg_1867_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_1867_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1872_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1872_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_fu_269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_reg_1877 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_reg_1877_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_4_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_1885 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_1885_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_1885_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_283_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1890 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1890_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1890_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_2_fu_297_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_2_reg_1896 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_2_reg_1896_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1904 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1904_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1904_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1909_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1909_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_reg_1914_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_4_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_1922 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_1922_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_1922_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1927 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1927_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1927_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_2_fu_353_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_2_reg_1932 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_2_reg_1932_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_fu_372_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_reg_1940 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_reg_1940_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_1_fu_376_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_1_reg_1945 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_8_fu_386_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln45_8_reg_1952 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln45_5_fu_403_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_5_reg_1957 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_5_reg_1957_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_4_fu_407_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_4_reg_1962 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_9_fu_417_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln45_9_reg_1969 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_fu_434_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_reg_1974 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_reg_1974_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_1_fu_438_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_1_reg_1979 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_8_fu_448_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_8_reg_1986 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_5_fu_465_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_5_reg_1991 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_5_reg_1991_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_4_fu_469_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_4_reg_1996 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_9_fu_479_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_9_reg_2003 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln45_1_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_1_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_3_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_3_reg_2013 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln45_fu_591_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_reg_2018 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_fu_610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_reg_2023 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln45_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_reg_2028 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_reg_2033 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln45_2_fu_722_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_2_reg_2038 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_1_fu_741_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_1_reg_2043 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln46_1_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_1_reg_2048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_reg_2053 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln46_fu_853_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_reg_2058 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_fu_872_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_reg_2063 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln46_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_2068 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_reg_2073 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln46_2_fu_984_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_2_reg_2078 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_1_fu_1003_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_1_reg_2083 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_ref_fu_1095_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_ref_reg_2088 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_fu_1266_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_2_fu_1359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_2_reg_2100 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_1_fu_1387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_1_reg_2106 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ac_i_i_reg_2112 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_bd_i_i_reg_2117 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ad_i_i_reg_2122 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_bc_i_i_reg_2127 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter41_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2132_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter41_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2139_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul4_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul5_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_reg_2161_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln57_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2169_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_reg_2173 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div1_reg_2178 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_fu_1439_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln60_reg_2183 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_31_reg_2188 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2188_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_2194 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_1_fu_1459_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln60_1_reg_2199 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln60_5_fu_1467_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln60_5_reg_2204 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_34_reg_2209 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2209_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2215 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_6_fu_1487_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln60_6_reg_2220 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln60_fu_1511_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln60_reg_2225 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_2230_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_reg_2237 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_reg_2237_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_1_fu_1561_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_1_reg_2242 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln60_2_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_reg_2249 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_reg_2249_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_3_fu_1575_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_3_reg_2255 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_3_reg_2255_pp0_iter62_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_4_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_4_reg_2261 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_4_fu_1615_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln60_4_reg_2266 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_5_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_5_reg_2273 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_5_reg_2273_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_reg_2277 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_reg_2277_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_5_fu_1665_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_5_reg_2281 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln60_7_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_7_reg_2289 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_7_reg_2289_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln60_2_fu_1706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_2_reg_2293 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_3_fu_1719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_3_reg_2298 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_7_fu_1753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_7_reg_2303 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_6_fu_1785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_6_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_8_fu_1793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_0_0_phi_fu_158_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1830_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter63_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter60_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter61_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter62_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_0_phi_fu_175_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter60_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter61_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter62_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sub_ln45_fu_263_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln45_3_fu_291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln46_fu_319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln46_3_fu_347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln45_fu_368_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln45_1_fu_382_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_fu_392_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln45_3_fu_399_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln45_4_fu_413_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_fu_423_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln46_fu_430_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln46_1_fu_444_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln46_3_fu_461_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln46_4_fu_475_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln45_fu_485_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_494_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln45_2_fu_510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln45_4_fu_513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln45_fu_519_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_1_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_2_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_550_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_2_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_1_fu_578_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_fu_583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_1_fu_569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_3_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln45_2_fu_597_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_1_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_7_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_4_fu_616_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_625_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln45_10_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln45_5_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln45_1_fu_650_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_5_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_681_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_1_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_3_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_1_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_5_fu_709_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_3_fu_714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_6_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_12_fu_718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln45_5_fu_728_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_4_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_13_fu_737_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_fu_747_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_756_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_2_fu_772_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln46_4_fu_775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_1_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_2_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_812_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_19_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_2_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_1_fu_840_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_fu_845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_1_fu_831_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_3_fu_849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln46_2_fu_859_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_1_fu_864_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_7_fu_868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_4_fu_878_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_fu_887_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_10_fu_903_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln46_5_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_1_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_5_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_6_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_943_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_28_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_1_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_3_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_1_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_5_fu_971_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_3_fu_976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_6_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_12_fu_980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln46_5_fu_990_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_4_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_13_fu_999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cond46_i_i_fu_1009_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_4_fu_1014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_2_fu_1017_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_1_fu_1023_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_4_fu_1037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln45_6_fu_1053_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln45_1_fu_1045_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln45_2_fu_1058_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_3_fu_1062_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_8_fu_1033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_1068_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_fu_1075_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_1087_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_fu_1091_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond46_i_i54_fu_1102_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_9_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_6_fu_1110_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_3_fu_1116_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_13_fu_1130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln45_7_fu_1146_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln45_3_fu_1138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln45_5_fu_1151_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_7_fu_1155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_11_fu_1126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1161_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal cond46_i_i120_fu_1180_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_4_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_2_fu_1188_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_1_fu_1194_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_20_fu_1208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln46_6_fu_1224_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_1_fu_1216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln46_2_fu_1229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_3_fu_1233_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_8_fu_1204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_1239_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_2_fu_1246_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_1_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_1_fu_1262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond46_i_i188_fu_1273_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_9_fu_1278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_6_fu_1281_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_3_fu_1287_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_30_fu_1301_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln46_7_fu_1317_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_3_fu_1309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln46_5_fu_1322_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_7_fu_1326_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_11_fu_1297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_1332_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_3_fu_1339_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_2_fu_1351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_2_fu_1355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pi_assign_1_fu_1168_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln699_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln699_fu_1371_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1375_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln699_fu_1383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln57_fu_1394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln57_fu_1407_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln57_1_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln57_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln735_fu_1435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln735_1_fu_1463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_1_cast_fu_1494_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln60_1_fu_1501_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_fu_1505_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln60_fu_1491_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln60_1_fu_1523_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_1533_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln60_2_fu_1529_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln60_fu_1549_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln60_2_fu_1555_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_33_fu_1579_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln60_6_cast_fu_1598_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln60_6_fu_1605_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_3_fu_1609_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln60_3_fu_1595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln60_4_fu_1627_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_1637_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln60_7_fu_1633_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln60_1_fu_1653_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln60_5_fu_1659_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln60_2_fu_1694_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln60_fu_1697_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_3_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_4_fu_1702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_8_fu_1687_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_4_fu_1679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln60_fu_1714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1732_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln60_10_fu_1729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_7_fu_1726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_9_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln60_1_fu_1747_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_5_fu_1773_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln60_1_fu_1776_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_8_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_9_fu_1781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_9_fu_1766_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln60_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_1_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_1_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_1830_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1830_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_189_ce : STD_LOGIC;
    signal grp_fu_193_ce : STD_LOGIC;
    signal grp_fu_197_ce : STD_LOGIC;
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_ce : STD_LOGIC;
    signal grp_fu_209_ce : STD_LOGIC;
    signal grp_fu_213_ce : STD_LOGIC;
    signal grp_fu_217_ce : STD_LOGIC;
    signal grp_fu_221_ce : STD_LOGIC;
    signal grp_fu_225_ce : STD_LOGIC;
    signal grp_fu_229_ce : STD_LOGIC;
    signal grp_fu_233_ce : STD_LOGIC;
    signal grp_fu_236_ce : STD_LOGIC;
    signal grp_fu_239_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal grp_fu_244_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal ref_M_real_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_M_imag_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal test_M_real_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal test_M_imag_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_465 : BOOLEAN;
    signal ap_condition_616 : BOOLEAN;
    signal tmp_s_fu_361_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_423_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_550_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_681_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_812_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_943_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_1830_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1830_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1830_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1830_p7 : STD_LOGIC_VECTOR (2 downto 0);

    component gcc_phat_fsub_32ns_32ns_32_7_full_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fadd_32ns_32ns_32_7_full_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fpext_32ns_64_2_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component gcc_phat_fcmp_32ns_32ns_1_2_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component gcc_phat_fsqrt_32ns_32ns_32_16_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_ctlz_32_32_1_0 IS
    generic (
        din_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component gcc_phat_sparsemux_9_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    fsub_32ns_32ns_32_7_full_dsp_0_U18 : component gcc_phat_fsub_32ns_32ns_32_7_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_ac_i_i_reg_2112,
        din1 => mul_bd_i_i_reg_2117,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p2);

    fadd_32ns_32ns_32_7_full_dsp_0_U19 : component gcc_phat_fadd_32ns_32ns_32_7_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_ad_i_i_reg_2122,
        din1 => mul_bc_i_i_reg_2127,
        ce => grp_fu_193_ce,
        dout => grp_fu_193_p2);

    fadd_32ns_32ns_32_7_full_dsp_0_U20 : component gcc_phat_fadd_32ns_32ns_32_7_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul4_reg_2146,
        din1 => mul5_reg_2151,
        ce => grp_fu_197_ce,
        dout => grp_fu_197_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U21 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_reg_2094,
        din1 => f_ref_reg_2088,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U22 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_2_reg_2100,
        din1 => p_t_1_reg_2106,
        ce => grp_fu_205_ce,
        dout => grp_fu_205_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U23 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_reg_2094,
        din1 => p_t_1_reg_2106,
        ce => grp_fu_209_ce,
        dout => grp_fu_209_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U24 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_2_reg_2100,
        din1 => f_ref_reg_2088,
        ce => grp_fu_213_ce,
        dout => grp_fu_213_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U25 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_reg_2132,
        din1 => p_r_reg_2132,
        ce => grp_fu_217_ce,
        dout => grp_fu_217_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U26 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_3_reg_2139,
        din1 => p_r_3_reg_2139,
        ce => grp_fu_221_ce,
        dout => grp_fu_221_p2);

    fdiv_32ns_32ns_32_16_no_dsp_0_U27 : component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_reg_2132_pp0_iter42_reg,
        din1 => abs_reg_2161_pp0_iter42_reg,
        ce => grp_fu_225_ce,
        dout => grp_fu_225_p2);

    fdiv_32ns_32ns_32_16_no_dsp_0_U28 : component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_3_reg_2139_pp0_iter42_reg,
        din1 => abs_reg_2161_pp0_iter42_reg,
        ce => grp_fu_229_ce,
        dout => grp_fu_229_p2);

    fpext_32ns_64_2_no_dsp_0_U29 : component gcc_phat_fpext_32ns_64_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div_reg_2173,
        ce => grp_fu_233_ce,
        dout => grp_fu_233_p1);

    fpext_32ns_64_2_no_dsp_0_U30 : component gcc_phat_fpext_32ns_64_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div1_reg_2178,
        ce => grp_fu_236_ce,
        dout => grp_fu_236_p1);

    fcmp_32ns_32ns_1_2_no_dsp_0_U31 : component gcc_phat_fcmp_32ns_32ns_1_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abs_reg_2161,
        din1 => ap_const_lv32_0,
        ce => grp_fu_239_ce,
        opcode => ap_const_lv5_1,
        dout => grp_fu_239_p2);

    fsqrt_32ns_32ns_32_16_no_dsp_0_U32 : component gcc_phat_fsqrt_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_reg_2156,
        ce => grp_fu_244_ce,
        dout => grp_fu_244_p2);

    ctlz_32_32_1_0_U33 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => select_ln45_reg_1877,
        dout => tmp_s_fu_361_p3);

    ctlz_32_32_1_0_U34 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => select_ln45_2_reg_1896,
        dout => tmp_7_fu_392_p3);

    ctlz_32_32_1_0_U35 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => select_ln46_reg_1914,
        dout => tmp_12_fu_423_p3);

    ctlz_32_32_1_0_U36 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => select_ln46_2_reg_1932,
        dout => tmp_18_fu_454_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U37 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln45_reg_1877_pp0_iter1_reg,
        sel => tmp_3_fu_550_p2,
        dout => tmp_3_fu_550_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U38 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln45_2_reg_1896_pp0_iter1_reg,
        sel => tmp_11_fu_681_p2,
        dout => tmp_11_fu_681_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U39 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln46_reg_1914_pp0_iter1_reg,
        sel => tmp_19_fu_812_p2,
        dout => tmp_19_fu_812_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U40 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln46_2_reg_1932_pp0_iter1_reg,
        sel => tmp_28_fu_943_p2,
        dout => tmp_28_fu_943_p3);

    sparsemux_9_3_32_1_1_U41 : component gcc_phat_sparsemux_9_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 32,
        CASE1 => "010",
        din1_WIDTH => 32,
        CASE2 => "001",
        din2_WIDTH => 32,
        CASE3 => "000",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => trunc_ln60_3_reg_2255_pp0_iter62_reg,
        din2 => select_ln60_2_reg_2293,
        din3 => select_ln60_3_reg_2298,
        def => storemerge4_i_fu_1830_p9,
        sel => storemerge4_i_fu_1830_p10,
        dout => storemerge4_i_fu_1830_p11);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_lv1_1 = and_ln57_reg_2169)) then 
                    ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_lv1_1 = and_ln57_reg_2169)) then 
                    ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if (((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter61_reg) and (icmp_ln60_5_reg_2273 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_616)) then 
                    ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171 <= trunc_ln60_8_fu_1793_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter62_agg_result_1_0_reg_171;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                abs_reg_2161 <= grp_fu_244_p2;
                abs_reg_2161_pp0_iter42_reg <= abs_reg_2161;
                and_ln57_reg_2169 <= and_ln57_fu_1429_p2;
                and_ln57_reg_2169_pp0_iter44_reg <= and_ln57_reg_2169;
                and_ln57_reg_2169_pp0_iter45_reg <= and_ln57_reg_2169_pp0_iter44_reg;
                and_ln57_reg_2169_pp0_iter46_reg <= and_ln57_reg_2169_pp0_iter45_reg;
                and_ln57_reg_2169_pp0_iter47_reg <= and_ln57_reg_2169_pp0_iter46_reg;
                and_ln57_reg_2169_pp0_iter48_reg <= and_ln57_reg_2169_pp0_iter47_reg;
                and_ln57_reg_2169_pp0_iter49_reg <= and_ln57_reg_2169_pp0_iter48_reg;
                and_ln57_reg_2169_pp0_iter50_reg <= and_ln57_reg_2169_pp0_iter49_reg;
                and_ln57_reg_2169_pp0_iter51_reg <= and_ln57_reg_2169_pp0_iter50_reg;
                and_ln57_reg_2169_pp0_iter52_reg <= and_ln57_reg_2169_pp0_iter51_reg;
                and_ln57_reg_2169_pp0_iter53_reg <= and_ln57_reg_2169_pp0_iter52_reg;
                and_ln57_reg_2169_pp0_iter54_reg <= and_ln57_reg_2169_pp0_iter53_reg;
                and_ln57_reg_2169_pp0_iter55_reg <= and_ln57_reg_2169_pp0_iter54_reg;
                and_ln57_reg_2169_pp0_iter56_reg <= and_ln57_reg_2169_pp0_iter55_reg;
                and_ln57_reg_2169_pp0_iter57_reg <= and_ln57_reg_2169_pp0_iter56_reg;
                and_ln57_reg_2169_pp0_iter58_reg <= and_ln57_reg_2169_pp0_iter57_reg;
                and_ln57_reg_2169_pp0_iter59_reg <= and_ln57_reg_2169_pp0_iter58_reg;
                and_ln57_reg_2169_pp0_iter60_reg <= and_ln57_reg_2169_pp0_iter59_reg;
                and_ln57_reg_2169_pp0_iter61_reg <= and_ln57_reg_2169_pp0_iter60_reg;
                and_ln57_reg_2169_pp0_iter62_reg <= and_ln57_reg_2169_pp0_iter61_reg;
                ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter60_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter60_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter61_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter60_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter61_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter60_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter62_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter61_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter62_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter61_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter63_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter62_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171;
                div1_reg_2178 <= grp_fu_229_p2;
                div_reg_2173 <= grp_fu_225_p2;
                f_ref_reg_2088 <= f_ref_fu_1095_p3;
                f_test_2_reg_2100 <= f_test_2_fu_1359_p3;
                f_test_reg_2094 <= f_test_fu_1266_p3;
                icmp_ln45_3_reg_2013 <= icmp_ln45_3_fu_572_p2;
                icmp_ln45_4_reg_1885 <= icmp_ln45_4_fu_277_p2;
                icmp_ln45_4_reg_1885_pp0_iter1_reg <= icmp_ln45_4_reg_1885;
                icmp_ln45_4_reg_1885_pp0_iter2_reg <= icmp_ln45_4_reg_1885_pp0_iter1_reg;
                icmp_ln45_7_reg_2033 <= icmp_ln45_7_fu_703_p2;
                icmp_ln45_reg_1867 <= icmp_ln45_fu_249_p2;
                icmp_ln45_reg_1867_pp0_iter1_reg <= icmp_ln45_reg_1867;
                icmp_ln45_reg_1867_pp0_iter2_reg <= icmp_ln45_reg_1867_pp0_iter1_reg;
                icmp_ln46_3_reg_2053 <= icmp_ln46_3_fu_834_p2;
                icmp_ln46_4_reg_1922 <= icmp_ln46_4_fu_333_p2;
                icmp_ln46_4_reg_1922_pp0_iter1_reg <= icmp_ln46_4_reg_1922;
                icmp_ln46_4_reg_1922_pp0_iter2_reg <= icmp_ln46_4_reg_1922_pp0_iter1_reg;
                icmp_ln46_7_reg_2073 <= icmp_ln46_7_fu_965_p2;
                icmp_ln46_reg_1904 <= icmp_ln46_fu_305_p2;
                icmp_ln46_reg_1904_pp0_iter1_reg <= icmp_ln46_reg_1904;
                icmp_ln46_reg_1904_pp0_iter2_reg <= icmp_ln46_reg_1904_pp0_iter1_reg;
                icmp_ln60_1_reg_2237 <= icmp_ln60_1_fu_1543_p2;
                icmp_ln60_1_reg_2237_pp0_iter62_reg <= icmp_ln60_1_reg_2237;
                icmp_ln60_2_reg_2249 <= icmp_ln60_2_fu_1569_p2;
                icmp_ln60_2_reg_2249_pp0_iter62_reg <= icmp_ln60_2_reg_2249;
                icmp_ln60_4_reg_2261 <= icmp_ln60_4_fu_1589_p2;
                icmp_ln60_5_reg_2273 <= icmp_ln60_5_fu_1622_p2;
                icmp_ln60_5_reg_2273_pp0_iter62_reg <= icmp_ln60_5_reg_2273;
                icmp_ln60_6_reg_2277 <= icmp_ln60_6_fu_1647_p2;
                icmp_ln60_6_reg_2277_pp0_iter62_reg <= icmp_ln60_6_reg_2277;
                icmp_ln60_7_reg_2289 <= icmp_ln60_7_fu_1673_p2;
                icmp_ln60_7_reg_2289_pp0_iter62_reg <= icmp_ln60_7_reg_2289;
                icmp_ln60_reg_2230 <= icmp_ln60_fu_1518_p2;
                icmp_ln60_reg_2230_pp0_iter62_reg <= icmp_ln60_reg_2230;
                lshr_ln45_2_reg_2038 <= lshr_ln45_2_fu_722_p2;
                lshr_ln45_reg_2018 <= lshr_ln45_fu_591_p2;
                lshr_ln46_2_reg_2078 <= lshr_ln46_2_fu_984_p2;
                lshr_ln46_reg_2058 <= lshr_ln46_fu_853_p2;
                mul4_reg_2146 <= grp_fu_217_p2;
                mul5_reg_2151 <= grp_fu_221_p2;
                mul_ac_i_i_reg_2112 <= grp_fu_201_p2;
                mul_ad_i_i_reg_2122 <= grp_fu_209_p2;
                mul_bc_i_i_reg_2127 <= grp_fu_213_p2;
                mul_bd_i_i_reg_2117 <= grp_fu_205_p2;
                or_ln45_1_reg_2008 <= or_ln45_1_fu_563_p2;
                or_ln45_reg_2028 <= or_ln45_fu_694_p2;
                or_ln46_1_reg_2048 <= or_ln46_1_fu_825_p2;
                or_ln46_reg_2068 <= or_ln46_fu_956_p2;
                p_r_3_reg_2139 <= grp_fu_193_p2;
                p_r_3_reg_2139_pp0_iter15_reg <= p_r_3_reg_2139;
                p_r_3_reg_2139_pp0_iter16_reg <= p_r_3_reg_2139_pp0_iter15_reg;
                p_r_3_reg_2139_pp0_iter17_reg <= p_r_3_reg_2139_pp0_iter16_reg;
                p_r_3_reg_2139_pp0_iter18_reg <= p_r_3_reg_2139_pp0_iter17_reg;
                p_r_3_reg_2139_pp0_iter19_reg <= p_r_3_reg_2139_pp0_iter18_reg;
                p_r_3_reg_2139_pp0_iter20_reg <= p_r_3_reg_2139_pp0_iter19_reg;
                p_r_3_reg_2139_pp0_iter21_reg <= p_r_3_reg_2139_pp0_iter20_reg;
                p_r_3_reg_2139_pp0_iter22_reg <= p_r_3_reg_2139_pp0_iter21_reg;
                p_r_3_reg_2139_pp0_iter23_reg <= p_r_3_reg_2139_pp0_iter22_reg;
                p_r_3_reg_2139_pp0_iter24_reg <= p_r_3_reg_2139_pp0_iter23_reg;
                p_r_3_reg_2139_pp0_iter25_reg <= p_r_3_reg_2139_pp0_iter24_reg;
                p_r_3_reg_2139_pp0_iter26_reg <= p_r_3_reg_2139_pp0_iter25_reg;
                p_r_3_reg_2139_pp0_iter27_reg <= p_r_3_reg_2139_pp0_iter26_reg;
                p_r_3_reg_2139_pp0_iter28_reg <= p_r_3_reg_2139_pp0_iter27_reg;
                p_r_3_reg_2139_pp0_iter29_reg <= p_r_3_reg_2139_pp0_iter28_reg;
                p_r_3_reg_2139_pp0_iter30_reg <= p_r_3_reg_2139_pp0_iter29_reg;
                p_r_3_reg_2139_pp0_iter31_reg <= p_r_3_reg_2139_pp0_iter30_reg;
                p_r_3_reg_2139_pp0_iter32_reg <= p_r_3_reg_2139_pp0_iter31_reg;
                p_r_3_reg_2139_pp0_iter33_reg <= p_r_3_reg_2139_pp0_iter32_reg;
                p_r_3_reg_2139_pp0_iter34_reg <= p_r_3_reg_2139_pp0_iter33_reg;
                p_r_3_reg_2139_pp0_iter35_reg <= p_r_3_reg_2139_pp0_iter34_reg;
                p_r_3_reg_2139_pp0_iter36_reg <= p_r_3_reg_2139_pp0_iter35_reg;
                p_r_3_reg_2139_pp0_iter37_reg <= p_r_3_reg_2139_pp0_iter36_reg;
                p_r_3_reg_2139_pp0_iter38_reg <= p_r_3_reg_2139_pp0_iter37_reg;
                p_r_3_reg_2139_pp0_iter39_reg <= p_r_3_reg_2139_pp0_iter38_reg;
                p_r_3_reg_2139_pp0_iter40_reg <= p_r_3_reg_2139_pp0_iter39_reg;
                p_r_3_reg_2139_pp0_iter41_reg <= p_r_3_reg_2139_pp0_iter40_reg;
                p_r_3_reg_2139_pp0_iter42_reg <= p_r_3_reg_2139_pp0_iter41_reg;
                p_r_reg_2132 <= grp_fu_189_p2;
                p_r_reg_2132_pp0_iter15_reg <= p_r_reg_2132;
                p_r_reg_2132_pp0_iter16_reg <= p_r_reg_2132_pp0_iter15_reg;
                p_r_reg_2132_pp0_iter17_reg <= p_r_reg_2132_pp0_iter16_reg;
                p_r_reg_2132_pp0_iter18_reg <= p_r_reg_2132_pp0_iter17_reg;
                p_r_reg_2132_pp0_iter19_reg <= p_r_reg_2132_pp0_iter18_reg;
                p_r_reg_2132_pp0_iter20_reg <= p_r_reg_2132_pp0_iter19_reg;
                p_r_reg_2132_pp0_iter21_reg <= p_r_reg_2132_pp0_iter20_reg;
                p_r_reg_2132_pp0_iter22_reg <= p_r_reg_2132_pp0_iter21_reg;
                p_r_reg_2132_pp0_iter23_reg <= p_r_reg_2132_pp0_iter22_reg;
                p_r_reg_2132_pp0_iter24_reg <= p_r_reg_2132_pp0_iter23_reg;
                p_r_reg_2132_pp0_iter25_reg <= p_r_reg_2132_pp0_iter24_reg;
                p_r_reg_2132_pp0_iter26_reg <= p_r_reg_2132_pp0_iter25_reg;
                p_r_reg_2132_pp0_iter27_reg <= p_r_reg_2132_pp0_iter26_reg;
                p_r_reg_2132_pp0_iter28_reg <= p_r_reg_2132_pp0_iter27_reg;
                p_r_reg_2132_pp0_iter29_reg <= p_r_reg_2132_pp0_iter28_reg;
                p_r_reg_2132_pp0_iter30_reg <= p_r_reg_2132_pp0_iter29_reg;
                p_r_reg_2132_pp0_iter31_reg <= p_r_reg_2132_pp0_iter30_reg;
                p_r_reg_2132_pp0_iter32_reg <= p_r_reg_2132_pp0_iter31_reg;
                p_r_reg_2132_pp0_iter33_reg <= p_r_reg_2132_pp0_iter32_reg;
                p_r_reg_2132_pp0_iter34_reg <= p_r_reg_2132_pp0_iter33_reg;
                p_r_reg_2132_pp0_iter35_reg <= p_r_reg_2132_pp0_iter34_reg;
                p_r_reg_2132_pp0_iter36_reg <= p_r_reg_2132_pp0_iter35_reg;
                p_r_reg_2132_pp0_iter37_reg <= p_r_reg_2132_pp0_iter36_reg;
                p_r_reg_2132_pp0_iter38_reg <= p_r_reg_2132_pp0_iter37_reg;
                p_r_reg_2132_pp0_iter39_reg <= p_r_reg_2132_pp0_iter38_reg;
                p_r_reg_2132_pp0_iter40_reg <= p_r_reg_2132_pp0_iter39_reg;
                p_r_reg_2132_pp0_iter41_reg <= p_r_reg_2132_pp0_iter40_reg;
                p_r_reg_2132_pp0_iter42_reg <= p_r_reg_2132_pp0_iter41_reg;
                p_t_1_reg_2106 <= p_t_1_fu_1387_p3;
                select_ln45_2_reg_1896 <= select_ln45_2_fu_297_p3;
                select_ln45_2_reg_1896_pp0_iter1_reg <= select_ln45_2_reg_1896;
                select_ln45_reg_1877 <= select_ln45_fu_269_p3;
                select_ln45_reg_1877_pp0_iter1_reg <= select_ln45_reg_1877;
                select_ln46_2_reg_1932 <= select_ln46_2_fu_353_p3;
                select_ln46_2_reg_1932_pp0_iter1_reg <= select_ln46_2_reg_1932;
                select_ln46_reg_1914 <= select_ln46_fu_325_p3;
                select_ln46_reg_1914_pp0_iter1_reg <= select_ln46_reg_1914;
                select_ln60_1_reg_2242 <= select_ln60_1_fu_1561_p3;
                select_ln60_2_reg_2293 <= select_ln60_2_fu_1706_p3;
                select_ln60_3_reg_2298 <= select_ln60_3_fu_1719_p3;
                select_ln60_4_reg_2266 <= select_ln60_4_fu_1615_p3;
                select_ln60_5_reg_2281 <= select_ln60_5_fu_1665_p3;
                select_ln60_6_reg_2308 <= select_ln60_6_fu_1785_p3;
                select_ln60_7_reg_2303 <= select_ln60_7_fu_1753_p3;
                select_ln60_reg_2225 <= select_ln60_fu_1511_p3;
                shl_ln45_1_reg_2043 <= shl_ln45_1_fu_741_p2;
                shl_ln45_reg_2023 <= shl_ln45_fu_610_p2;
                shl_ln46_1_reg_2083 <= shl_ln46_1_fu_1003_p2;
                shl_ln46_reg_2063 <= shl_ln46_fu_872_p2;
                sub_ln45_1_reg_1945 <= sub_ln45_1_fu_376_p2;
                sub_ln45_4_reg_1962 <= sub_ln45_4_fu_407_p2;
                sub_ln45_8_reg_1952 <= sub_ln45_8_fu_386_p2;
                sub_ln45_9_reg_1969 <= sub_ln45_9_fu_417_p2;
                sub_ln46_1_reg_1979 <= sub_ln46_1_fu_438_p2;
                sub_ln46_4_reg_1996 <= sub_ln46_4_fu_469_p2;
                sub_ln46_8_reg_1986 <= sub_ln46_8_fu_448_p2;
                sub_ln46_9_reg_2003 <= sub_ln46_9_fu_479_p2;
                tmp_14_reg_1909 <= test_M_real_int_reg(31 downto 31);
                tmp_14_reg_1909_pp0_iter1_reg <= tmp_14_reg_1909;
                tmp_14_reg_1909_pp0_iter2_reg <= tmp_14_reg_1909_pp0_iter1_reg;
                tmp_21_reg_1927 <= test_M_imag_int_reg(31 downto 31);
                tmp_21_reg_1927_pp0_iter1_reg <= tmp_21_reg_1927;
                tmp_21_reg_1927_pp0_iter2_reg <= tmp_21_reg_1927_pp0_iter1_reg;
                tmp_26_reg_2194 <= bitcast_ln735_fu_1435_p1(62 downto 52);
                tmp_29_reg_2215 <= bitcast_ln735_1_fu_1463_p1(62 downto 52);
                tmp_31_reg_2188 <= bitcast_ln735_fu_1435_p1(63 downto 63);
                tmp_31_reg_2188_pp0_iter61_reg <= tmp_31_reg_2188;
                tmp_34_reg_2209 <= bitcast_ln735_1_fu_1463_p1(63 downto 63);
                tmp_34_reg_2209_pp0_iter61_reg <= tmp_34_reg_2209;
                tmp_6_reg_1890 <= ref_M_imag_int_reg(31 downto 31);
                tmp_6_reg_1890_pp0_iter1_reg <= tmp_6_reg_1890;
                tmp_6_reg_1890_pp0_iter2_reg <= tmp_6_reg_1890_pp0_iter1_reg;
                tmp_reg_1872 <= ref_M_real_int_reg(31 downto 31);
                tmp_reg_1872_pp0_iter1_reg <= tmp_reg_1872;
                tmp_reg_1872_pp0_iter2_reg <= tmp_reg_1872_pp0_iter1_reg;
                trunc_ln60_1_reg_2199 <= trunc_ln60_1_fu_1459_p1;
                trunc_ln60_3_reg_2255 <= trunc_ln60_3_fu_1575_p1;
                trunc_ln60_3_reg_2255_pp0_iter62_reg <= trunc_ln60_3_reg_2255;
                trunc_ln60_5_reg_2204 <= trunc_ln60_5_fu_1467_p1;
                trunc_ln60_6_reg_2220 <= trunc_ln60_6_fu_1487_p1;
                trunc_ln60_reg_2183 <= trunc_ln60_fu_1439_p1;
                x_assign_reg_2156 <= grp_fu_197_p2;
                    zext_ln45_5_reg_1957(4 downto 0) <= zext_ln45_5_fu_403_p1(4 downto 0);
                    zext_ln45_5_reg_1957_pp0_iter2_reg(4 downto 0) <= zext_ln45_5_reg_1957(4 downto 0);
                    zext_ln45_reg_1940(4 downto 0) <= zext_ln45_fu_372_p1(4 downto 0);
                    zext_ln45_reg_1940_pp0_iter2_reg(4 downto 0) <= zext_ln45_reg_1940(4 downto 0);
                    zext_ln46_5_reg_1991(4 downto 0) <= zext_ln46_5_fu_465_p1(4 downto 0);
                    zext_ln46_5_reg_1991_pp0_iter2_reg(4 downto 0) <= zext_ln46_5_reg_1991(4 downto 0);
                    zext_ln46_reg_1974(4 downto 0) <= zext_ln46_fu_434_p1(4 downto 0);
                    zext_ln46_reg_1974_pp0_iter2_reg(4 downto 0) <= zext_ln46_reg_1974(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= ap_phi_mux_agg_result_0_0_phi_fu_158_p10;
                ap_return_1_int_reg <= ap_phi_mux_agg_result_1_0_phi_fu_175_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ref_M_imag_int_reg <= ref_M_imag;
                ref_M_real_int_reg <= ref_M_real;
                test_M_imag_int_reg <= test_M_imag;
                test_M_real_int_reg <= test_M_real;
            end if;
        end if;
    end process;
    zext_ln45_reg_1940(5) <= '0';
    zext_ln45_reg_1940_pp0_iter2_reg(5) <= '0';
    zext_ln45_5_reg_1957(5) <= '0';
    zext_ln45_5_reg_1957_pp0_iter2_reg(5) <= '0';
    zext_ln46_reg_1974(5) <= '0';
    zext_ln46_reg_1974_pp0_iter2_reg(5) <= '0';
    zext_ln46_5_reg_1991(5) <= '0';
    zext_ln46_5_reg_1991_pp0_iter2_reg(5) <= '0';
    LD_1_fu_1258_p1 <= pi_assign_2_fu_1246_p5(32 - 1 downto 0);
    LD_2_fu_1351_p1 <= pi_assign_3_fu_1339_p5(32 - 1 downto 0);
    LD_fu_1087_p1 <= pi_assign_fu_1075_p5(32 - 1 downto 0);
    add_ln45_1_fu_578_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_1945) + unsigned(ap_const_lv6_27));
    add_ln45_2_fu_1017_p2 <= std_logic_vector(unsigned(cond46_i_i_fu_1009_p3) + unsigned(zext_ln45_4_fu_1014_p1));
    add_ln45_3_fu_1062_p2 <= std_logic_vector(unsigned(select_ln45_1_fu_1045_p3) + unsigned(sext_ln45_2_fu_1058_p1));
    add_ln45_4_fu_616_p2 <= std_logic_vector(unsigned(sub_ln45_4_reg_1962) + unsigned(ap_const_lv6_28));
    add_ln45_5_fu_709_p2 <= std_logic_vector(unsigned(sub_ln45_4_reg_1962) + unsigned(ap_const_lv6_27));
    add_ln45_6_fu_1110_p2 <= std_logic_vector(unsigned(cond46_i_i54_fu_1102_p3) + unsigned(zext_ln45_9_fu_1107_p1));
    add_ln45_7_fu_1155_p2 <= std_logic_vector(unsigned(select_ln45_3_fu_1138_p3) + unsigned(sext_ln45_5_fu_1151_p1));
    add_ln45_fu_485_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_1945) + unsigned(ap_const_lv6_28));
    add_ln46_1_fu_840_p2 <= std_logic_vector(unsigned(sub_ln46_1_reg_1979) + unsigned(ap_const_lv6_27));
    add_ln46_2_fu_1188_p2 <= std_logic_vector(unsigned(cond46_i_i120_fu_1180_p3) + unsigned(zext_ln46_4_fu_1185_p1));
    add_ln46_3_fu_1233_p2 <= std_logic_vector(unsigned(select_ln46_1_fu_1216_p3) + unsigned(sext_ln46_2_fu_1229_p1));
    add_ln46_4_fu_878_p2 <= std_logic_vector(unsigned(sub_ln46_4_reg_1996) + unsigned(ap_const_lv6_28));
    add_ln46_5_fu_971_p2 <= std_logic_vector(unsigned(sub_ln46_4_reg_1996) + unsigned(ap_const_lv6_27));
    add_ln46_6_fu_1281_p2 <= std_logic_vector(unsigned(cond46_i_i188_fu_1273_p3) + unsigned(zext_ln46_9_fu_1278_p1));
    add_ln46_7_fu_1326_p2 <= std_logic_vector(unsigned(select_ln46_3_fu_1309_p3) + unsigned(sext_ln46_5_fu_1322_p1));
    add_ln46_fu_747_p2 <= std_logic_vector(unsigned(sub_ln46_1_reg_1979) + unsigned(ap_const_lv6_28));
    add_ln60_1_fu_1653_p2 <= std_logic_vector(unsigned(trunc_ln60_7_fu_1633_p1) + unsigned(ap_const_lv11_7E1));
    add_ln60_fu_1549_p2 <= std_logic_vector(unsigned(trunc_ln60_2_fu_1529_p1) + unsigned(ap_const_lv11_7E1));
    and_ln45_1_fu_650_p2 <= (select_ln45_2_reg_1896_pp0_iter1_reg and lshr_ln45_5_fu_644_p2);
    and_ln45_fu_519_p2 <= (select_ln45_reg_1877_pp0_iter1_reg and lshr_ln45_4_fu_513_p2);
    and_ln46_1_fu_912_p2 <= (select_ln46_2_reg_1932_pp0_iter1_reg and lshr_ln46_5_fu_906_p2);
    and_ln46_fu_781_p2 <= (select_ln46_reg_1914_pp0_iter1_reg and lshr_ln46_4_fu_775_p2);
    and_ln57_fu_1429_p2 <= (or_ln57_fu_1423_p2 and grp_fu_239_p2);
    and_ln60_1_fu_1816_p2 <= (xor_ln60_1_fu_1810_p2 and icmp_ln60_1_reg_2237_pp0_iter62_reg);
    and_ln60_fu_1801_p2 <= (xor_ln60_fu_1796_p2 and icmp_ln60_2_reg_2249_pp0_iter62_reg);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_465_assign_proc : process(and_ln57_reg_2169_pp0_iter62_reg, icmp_ln60_5_reg_2273_pp0_iter62_reg, icmp_ln60_7_reg_2289_pp0_iter62_reg)
    begin
                ap_condition_465 <= ((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter62_reg) and (icmp_ln60_7_reg_2289_pp0_iter62_reg = ap_const_lv1_0) and (icmp_ln60_5_reg_2273_pp0_iter62_reg = ap_const_lv1_0));
    end process;


    ap_condition_616_assign_proc : process(and_ln57_reg_2169_pp0_iter61_reg, icmp_ln60_5_reg_2273, icmp_ln60_7_reg_2289)
    begin
                ap_condition_616 <= ((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter61_reg) and (icmp_ln60_7_reg_2289 = ap_const_lv1_1) and (icmp_ln60_5_reg_2273 = ap_const_lv1_0));
    end process;


    ap_phi_mux_agg_result_0_0_phi_fu_158_p10_assign_proc : process(and_ln57_reg_2169_pp0_iter62_reg, icmp_ln60_5_reg_2273_pp0_iter62_reg, icmp_ln60_6_reg_2277_pp0_iter62_reg, icmp_ln60_7_reg_2289_pp0_iter62_reg, storemerge4_i_fu_1830_p11, ap_phi_reg_pp0_iter63_agg_result_0_0_reg_154)
    begin
        if ((((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter62_reg) and (icmp_ln60_5_reg_2273_pp0_iter62_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter62_reg) and (icmp_ln60_7_reg_2289_pp0_iter62_reg = ap_const_lv1_0) and (icmp_ln60_6_reg_2277_pp0_iter62_reg = ap_const_lv1_0) and (icmp_ln60_5_reg_2273_pp0_iter62_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter62_reg) and (icmp_ln60_7_reg_2289_pp0_iter62_reg = ap_const_lv1_0) and (icmp_ln60_6_reg_2277_pp0_iter62_reg = ap_const_lv1_1) and (icmp_ln60_5_reg_2273_pp0_iter62_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln57_reg_2169_pp0_iter62_reg) and (icmp_ln60_7_reg_2289_pp0_iter62_reg = ap_const_lv1_1) and (icmp_ln60_5_reg_2273_pp0_iter62_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_0_0_phi_fu_158_p10 <= storemerge4_i_fu_1830_p11;
        else 
            ap_phi_mux_agg_result_0_0_phi_fu_158_p10 <= ap_phi_reg_pp0_iter63_agg_result_0_0_reg_154;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_0_phi_fu_175_p10_assign_proc : process(icmp_ln60_6_reg_2277_pp0_iter62_reg, select_ln60_7_reg_2303, select_ln60_6_reg_2308, ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171, ap_condition_465)
    begin
        if ((ap_const_boolean_1 = ap_condition_465)) then
            if ((icmp_ln60_6_reg_2277_pp0_iter62_reg = ap_const_lv1_0)) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= select_ln60_7_reg_2303;
            elsif ((icmp_ln60_6_reg_2277_pp0_iter62_reg = ap_const_lv1_1)) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= select_ln60_6_reg_2308;
            else 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171;
            end if;
        else 
            ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= ap_phi_reg_pp0_iter63_agg_result_1_0_reg_171;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_return_0_assign_proc : process(ap_phi_mux_agg_result_0_0_phi_fu_158_p10, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= ap_phi_mux_agg_result_0_0_phi_fu_158_p10;
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_1_0_phi_fu_175_p10, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_0_phi_fu_175_p10;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ashr_ln60_1_fu_1776_p2 <= std_logic_vector(shift_right(signed(select_ln60_4_reg_2266),to_integer(unsigned('0' & zext_ln60_5_fu_1773_p1(31-1 downto 0)))));
    ashr_ln60_fu_1697_p2 <= std_logic_vector(shift_right(signed(select_ln60_reg_2225),to_integer(unsigned('0' & zext_ln60_2_fu_1694_p1(31-1 downto 0)))));
    bitcast_ln57_fu_1394_p1 <= abs_reg_2161_pp0_iter42_reg;
    bitcast_ln699_fu_1383_p1 <= xor_ln_fu_1375_p3;
    bitcast_ln735_1_fu_1463_p1 <= grp_fu_236_p1;
    bitcast_ln735_fu_1435_p1 <= grp_fu_233_p1;
    bitcast_ln777_1_fu_1262_p1 <= LD_1_fu_1258_p1;
    bitcast_ln777_2_fu_1355_p1 <= LD_2_fu_1351_p1;
    bitcast_ln777_fu_1091_p1 <= LD_fu_1087_p1;
    cond46_i_i120_fu_1180_p3 <= 
        lshr_ln46_reg_2058 when (icmp_ln46_3_reg_2053(0) = '1') else 
        shl_ln46_reg_2063;
    cond46_i_i188_fu_1273_p3 <= 
        lshr_ln46_2_reg_2078 when (icmp_ln46_7_reg_2073(0) = '1') else 
        shl_ln46_1_reg_2083;
    cond46_i_i54_fu_1102_p3 <= 
        lshr_ln45_2_reg_2038 when (icmp_ln45_7_reg_2033(0) = '1') else 
        shl_ln45_1_reg_2043;
    cond46_i_i_fu_1009_p3 <= 
        lshr_ln45_reg_2018 when (icmp_ln45_3_reg_2013(0) = '1') else 
        shl_ln45_reg_2023;
    f_ref_fu_1095_p3 <= 
        ap_const_lv32_0 when (icmp_ln45_reg_1867_pp0_iter2_reg(0) = '1') else 
        bitcast_ln777_fu_1091_p1;
    f_test_2_fu_1359_p3 <= 
        ap_const_lv32_0 when (icmp_ln46_4_reg_1922_pp0_iter2_reg(0) = '1') else 
        bitcast_ln777_2_fu_1355_p1;
    f_test_fu_1266_p3 <= 
        ap_const_lv32_0 when (icmp_ln46_reg_1904_pp0_iter2_reg(0) = '1') else 
        bitcast_ln777_1_fu_1262_p1;

    grp_fu_189_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_189_ce <= ap_const_logic_1;
        else 
            grp_fu_189_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_193_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_193_ce <= ap_const_logic_1;
        else 
            grp_fu_193_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_197_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_197_ce <= ap_const_logic_1;
        else 
            grp_fu_197_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_201_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_201_ce <= ap_const_logic_1;
        else 
            grp_fu_201_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_205_ce <= ap_const_logic_1;
        else 
            grp_fu_205_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_209_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_209_ce <= ap_const_logic_1;
        else 
            grp_fu_209_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_213_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_213_ce <= ap_const_logic_1;
        else 
            grp_fu_213_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_217_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_217_ce <= ap_const_logic_1;
        else 
            grp_fu_217_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_221_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_221_ce <= ap_const_logic_1;
        else 
            grp_fu_221_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_225_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_225_ce <= ap_const_logic_1;
        else 
            grp_fu_225_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_229_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_229_ce <= ap_const_logic_1;
        else 
            grp_fu_229_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_233_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_233_ce <= ap_const_logic_1;
        else 
            grp_fu_233_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_236_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_236_ce <= ap_const_logic_1;
        else 
            grp_fu_236_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_239_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_239_ce <= ap_const_logic_1;
        else 
            grp_fu_239_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_244_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_244_ce <= ap_const_logic_1;
        else 
            grp_fu_244_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln45_1_fu_504_p2 <= "1" when (signed(tmp_1_fu_494_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln45_2_fu_524_p2 <= "0" when (and_ln45_fu_519_p2 = ap_const_lv32_0) else "1";
    icmp_ln45_3_fu_572_p2 <= "1" when (signed(add_ln45_fu_485_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln45_4_fu_277_p2 <= "1" when (ref_M_imag_int_reg = ap_const_lv32_0) else "0";
    icmp_ln45_5_fu_635_p2 <= "1" when (signed(tmp_8_fu_625_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln45_6_fu_655_p2 <= "0" when (and_ln45_1_fu_650_p2 = ap_const_lv32_0) else "1";
    icmp_ln45_7_fu_703_p2 <= "1" when (signed(add_ln45_4_fu_616_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln45_fu_249_p2 <= "1" when (ref_M_real_int_reg = ap_const_lv32_0) else "0";
    icmp_ln46_1_fu_766_p2 <= "1" when (signed(tmp_15_fu_756_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln46_2_fu_786_p2 <= "0" when (and_ln46_fu_781_p2 = ap_const_lv32_0) else "1";
    icmp_ln46_3_fu_834_p2 <= "1" when (signed(add_ln46_fu_747_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln46_4_fu_333_p2 <= "1" when (test_M_imag_int_reg = ap_const_lv32_0) else "0";
    icmp_ln46_5_fu_897_p2 <= "1" when (signed(tmp_25_fu_887_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln46_6_fu_917_p2 <= "0" when (and_ln46_1_fu_912_p2 = ap_const_lv32_0) else "1";
    icmp_ln46_7_fu_965_p2 <= "1" when (signed(add_ln46_4_fu_878_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln46_fu_305_p2 <= "1" when (test_M_real_int_reg = ap_const_lv32_0) else "0";
    icmp_ln57_1_fu_1417_p2 <= "1" when (trunc_ln57_fu_1407_p1 = ap_const_lv23_0) else "0";
    icmp_ln57_fu_1411_p2 <= "0" when (tmp_23_fu_1397_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_1_fu_1543_p2 <= "1" when (signed(tmp_32_fu_1533_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln60_2_fu_1569_p2 <= "1" when (sub_ln60_1_fu_1523_p2 = ap_const_lv12_1F) else "0";
    icmp_ln60_3_fu_1682_p2 <= "1" when (unsigned(select_ln60_1_reg_2242) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln60_4_fu_1589_p2 <= "1" when (tmp_33_fu_1579_p4 = ap_const_lv6_0) else "0";
    icmp_ln60_5_fu_1622_p2 <= "1" when (trunc_ln60_5_reg_2204 = ap_const_lv63_0) else "0";
    icmp_ln60_6_fu_1647_p2 <= "1" when (signed(tmp_35_fu_1637_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln60_7_fu_1673_p2 <= "1" when (sub_ln60_4_fu_1627_p2 = ap_const_lv12_1F) else "0";
    icmp_ln60_8_fu_1761_p2 <= "1" when (unsigned(select_ln60_5_reg_2281) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln60_9_fu_1741_p2 <= "1" when (tmp_36_fu_1732_p4 = ap_const_lv6_0) else "0";
    icmp_ln60_fu_1518_p2 <= "1" when (trunc_ln60_reg_2183 = ap_const_lv63_0) else "0";
    lshr_ln45_1_fu_1023_p4 <= add_ln45_2_fu_1017_p2(63 downto 1);
    lshr_ln45_2_fu_722_p2 <= std_logic_vector(shift_right(unsigned(zext_ln45_6_fu_700_p1),to_integer(unsigned('0' & zext_ln45_12_fu_718_p1(31-1 downto 0)))));
    lshr_ln45_3_fu_1116_p4 <= add_ln45_6_fu_1110_p2(63 downto 1);
    lshr_ln45_4_fu_513_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln45_2_fu_510_p1(31-1 downto 0)))));
    lshr_ln45_5_fu_644_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln45_10_fu_641_p1(31-1 downto 0)))));
    lshr_ln45_fu_591_p2 <= std_logic_vector(shift_right(unsigned(zext_ln45_1_fu_569_p1),to_integer(unsigned('0' & zext_ln45_3_fu_587_p1(31-1 downto 0)))));
    lshr_ln46_1_fu_1194_p4 <= add_ln46_2_fu_1188_p2(63 downto 1);
    lshr_ln46_2_fu_984_p2 <= std_logic_vector(shift_right(unsigned(zext_ln46_6_fu_962_p1),to_integer(unsigned('0' & zext_ln46_12_fu_980_p1(31-1 downto 0)))));
    lshr_ln46_3_fu_1287_p4 <= add_ln46_6_fu_1281_p2(63 downto 1);
    lshr_ln46_4_fu_775_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln46_2_fu_772_p1(31-1 downto 0)))));
    lshr_ln46_5_fu_906_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln46_10_fu_903_p1(31-1 downto 0)))));
    lshr_ln46_fu_853_p2 <= std_logic_vector(shift_right(unsigned(zext_ln46_1_fu_831_p1),to_integer(unsigned('0' & zext_ln46_3_fu_849_p1(31-1 downto 0)))));
    or_ln45_1_fu_563_p2 <= (phi_ln45_fu_530_p2 or phi_ln45_2_fu_557_p2);
    or_ln45_fu_694_p2 <= (phi_ln45_3_fu_688_p2 or phi_ln45_1_fu_661_p2);
    or_ln46_1_fu_825_p2 <= (phi_ln46_fu_792_p2 or phi_ln46_2_fu_819_p2);
    or_ln46_fu_956_p2 <= (phi_ln46_3_fu_950_p2 or phi_ln46_1_fu_923_p2);
    or_ln57_fu_1423_p2 <= (icmp_ln57_fu_1411_p2 or icmp_ln57_1_fu_1417_p2);
    or_ln60_fu_1806_p2 <= (icmp_ln60_reg_2230_pp0_iter62_reg or icmp_ln60_2_reg_2249_pp0_iter62_reg);
    p_t_1_fu_1387_p3 <= 
        ap_const_lv32_80000000 when (icmp_ln45_4_reg_1885_pp0_iter2_reg(0) = '1') else 
        bitcast_ln699_fu_1383_p1;
    phi_ln45_1_fu_661_p2 <= (icmp_ln45_6_fu_655_p2 and icmp_ln45_5_fu_635_p2);
    phi_ln45_2_fu_557_p2 <= (xor_ln45_fu_544_p2 and tmp_3_fu_550_p3);
    phi_ln45_3_fu_688_p2 <= (xor_ln45_1_fu_675_p2 and tmp_11_fu_681_p3);
    phi_ln45_fu_530_p2 <= (icmp_ln45_2_fu_524_p2 and icmp_ln45_1_fu_504_p2);
    phi_ln46_1_fu_923_p2 <= (icmp_ln46_6_fu_917_p2 and icmp_ln46_5_fu_897_p2);
    phi_ln46_2_fu_819_p2 <= (xor_ln46_fu_806_p2 and tmp_19_fu_812_p3);
    phi_ln46_3_fu_950_p2 <= (xor_ln46_1_fu_937_p2 and tmp_28_fu_943_p3);
    phi_ln46_fu_792_p2 <= (icmp_ln46_2_fu_786_p2 and icmp_ln46_1_fu_766_p2);
    pi_assign_1_fu_1168_p5 <= (zext_ln45_11_fu_1126_p1(63 downto 32) & tmp_10_fu_1161_p3 & zext_ln45_11_fu_1126_p1(22 downto 0));
    pi_assign_2_fu_1246_p5 <= (zext_ln46_8_fu_1204_p1(63 downto 32) & tmp_16_fu_1239_p3 & zext_ln46_8_fu_1204_p1(22 downto 0));
    pi_assign_3_fu_1339_p5 <= (zext_ln46_11_fu_1297_p1(63 downto 32) & tmp_22_fu_1332_p3 & zext_ln46_11_fu_1297_p1(22 downto 0));
    pi_assign_fu_1075_p5 <= (zext_ln45_8_fu_1033_p1(63 downto 32) & tmp_5_fu_1068_p3 & zext_ln45_8_fu_1033_p1(22 downto 0));
    select_ln45_1_fu_1045_p3 <= 
        ap_const_lv8_7F when (tmp_4_fu_1037_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln45_2_fu_297_p3 <= 
        sub_ln45_3_fu_291_p2 when (tmp_6_fu_283_p3(0) = '1') else 
        ref_M_imag_int_reg;
    select_ln45_3_fu_1138_p3 <= 
        ap_const_lv8_7F when (tmp_13_fu_1130_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln45_fu_269_p3 <= 
        sub_ln45_fu_263_p2 when (tmp_fu_255_p3(0) = '1') else 
        ref_M_real_int_reg;
    select_ln46_1_fu_1216_p3 <= 
        ap_const_lv8_7F when (tmp_20_fu_1208_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln46_2_fu_353_p3 <= 
        sub_ln46_3_fu_347_p2 when (tmp_21_fu_339_p3(0) = '1') else 
        test_M_imag_int_reg;
    select_ln46_3_fu_1309_p3 <= 
        ap_const_lv8_7F when (tmp_30_fu_1301_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln46_fu_325_p3 <= 
        sub_ln46_fu_319_p2 when (tmp_14_fu_311_p3(0) = '1') else 
        test_M_real_int_reg;
    select_ln60_1_fu_1561_p3 <= 
        add_ln60_fu_1549_p2 when (icmp_ln60_1_fu_1543_p2(0) = '1') else 
        sub_ln60_2_fu_1555_p2;
    select_ln60_2_fu_1706_p3 <= 
        trunc_ln60_4_fu_1702_p1 when (icmp_ln60_3_fu_1682_p2(0) = '1') else 
        select_ln60_8_fu_1687_p3;
    select_ln60_3_fu_1719_p3 <= 
        shl_ln60_fu_1714_p2 when (icmp_ln60_4_reg_2261(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_4_fu_1615_p3 <= 
        sub_ln60_3_fu_1609_p2 when (tmp_34_reg_2209(0) = '1') else 
        zext_ln60_6_fu_1605_p1;
    select_ln60_5_fu_1665_p3 <= 
        add_ln60_1_fu_1653_p2 when (icmp_ln60_6_fu_1647_p2(0) = '1') else 
        sub_ln60_5_fu_1659_p2;
    select_ln60_6_fu_1785_p3 <= 
        trunc_ln60_9_fu_1781_p1 when (icmp_ln60_8_fu_1761_p2(0) = '1') else 
        select_ln60_9_fu_1766_p3;
    select_ln60_7_fu_1753_p3 <= 
        shl_ln60_1_fu_1747_p2 when (icmp_ln60_9_fu_1741_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_8_fu_1687_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_31_reg_2188_pp0_iter61_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_9_fu_1766_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_34_reg_2209_pp0_iter61_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_fu_1511_p3 <= 
        sub_ln60_fu_1505_p2 when (tmp_31_reg_2188(0) = '1') else 
        zext_ln60_1_fu_1501_p1;
        sext_ln45_1_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_2_fu_597_p2),32));

        sext_ln45_2_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_6_fu_1053_p2),8));

        sext_ln45_3_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln45_5_fu_709_p2),32));

        sext_ln45_4_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_5_fu_728_p2),32));

        sext_ln45_5_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_7_fu_1146_p2),8));

        sext_ln45_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln45_1_fu_578_p2),32));

        sext_ln46_1_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_2_fu_859_p2),32));

        sext_ln46_2_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_6_fu_1224_p2),8));

        sext_ln46_3_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_5_fu_971_p2),32));

        sext_ln46_4_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_5_fu_990_p2),32));

        sext_ln46_5_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_7_fu_1317_p2),8));

        sext_ln46_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_1_fu_840_p2),32));

    shl_ln45_1_fu_741_p2 <= std_logic_vector(shift_left(unsigned(zext_ln45_6_fu_700_p1),to_integer(unsigned('0' & zext_ln45_13_fu_737_p1(31-1 downto 0)))));
    shl_ln45_fu_610_p2 <= std_logic_vector(shift_left(unsigned(zext_ln45_1_fu_569_p1),to_integer(unsigned('0' & zext_ln45_7_fu_606_p1(31-1 downto 0)))));
    shl_ln46_1_fu_1003_p2 <= std_logic_vector(shift_left(unsigned(zext_ln46_6_fu_962_p1),to_integer(unsigned('0' & zext_ln46_13_fu_999_p1(31-1 downto 0)))));
    shl_ln46_fu_872_p2 <= std_logic_vector(shift_left(unsigned(zext_ln46_1_fu_831_p1),to_integer(unsigned('0' & zext_ln46_7_fu_868_p1(31-1 downto 0)))));
    shl_ln60_1_fu_1747_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln60_10_fu_1729_p1),to_integer(unsigned('0' & zext_ln60_7_fu_1726_p1(31-1 downto 0)))));
    shl_ln60_fu_1714_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln60_3_reg_2255),to_integer(unsigned('0' & zext_ln60_4_fu_1679_p1(31-1 downto 0)))));
    storemerge4_i_fu_1830_p10 <= ((icmp_ln60_reg_2230_pp0_iter62_reg & and_ln60_fu_1801_p2) & and_ln60_1_fu_1816_p2);
    storemerge4_i_fu_1830_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    sub_ln45_1_fu_376_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln45_fu_372_p1));
    sub_ln45_2_fu_597_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln45_1_reg_1945));
    sub_ln45_3_fu_291_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ref_M_imag_int_reg));
    sub_ln45_4_fu_407_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln45_5_fu_403_p1));
    sub_ln45_5_fu_728_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln45_4_reg_1962));
    sub_ln45_6_fu_1053_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln45_reg_1940_pp0_iter2_reg));
    sub_ln45_7_fu_1146_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln45_5_reg_1957_pp0_iter2_reg));
    sub_ln45_8_fu_386_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln45_1_fu_382_p1));
    sub_ln45_9_fu_417_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln45_4_fu_413_p1));
    sub_ln45_fu_263_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ref_M_real_int_reg));
    sub_ln46_1_fu_438_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln46_fu_434_p1));
    sub_ln46_2_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln46_1_reg_1979));
    sub_ln46_3_fu_347_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(test_M_imag_int_reg));
    sub_ln46_4_fu_469_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln46_5_fu_465_p1));
    sub_ln46_5_fu_990_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln46_4_reg_1996));
    sub_ln46_6_fu_1224_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln46_reg_1974_pp0_iter2_reg));
    sub_ln46_7_fu_1317_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln46_5_reg_1991_pp0_iter2_reg));
    sub_ln46_8_fu_448_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln46_1_fu_444_p1));
    sub_ln46_9_fu_479_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln46_4_fu_475_p1));
    sub_ln46_fu_319_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(test_M_real_int_reg));
    sub_ln60_1_fu_1523_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln60_fu_1491_p1));
    sub_ln60_2_fu_1555_p2 <= std_logic_vector(unsigned(ap_const_lv11_1F) - unsigned(trunc_ln60_2_fu_1529_p1));
    sub_ln60_3_fu_1609_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln60_6_fu_1605_p1));
    sub_ln60_4_fu_1627_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln60_3_fu_1595_p1));
    sub_ln60_5_fu_1659_p2 <= std_logic_vector(unsigned(ap_const_lv11_1F) - unsigned(trunc_ln60_7_fu_1633_p1));
    sub_ln60_fu_1505_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln60_1_fu_1501_p1));
    tmp_10_fu_1161_p3 <= (tmp_6_reg_1890_pp0_iter2_reg & add_ln45_7_fu_1155_p2);
    tmp_11_fu_681_p2 <= add_ln45_4_fu_616_p2(5 - 1 downto 0);
    tmp_13_fu_1130_p3 <= add_ln45_6_fu_1110_p2(25 downto 25);
    tmp_14_fu_311_p3 <= test_M_real_int_reg(31 downto 31);
    tmp_15_fu_756_p4 <= add_ln46_fu_747_p2(5 downto 1);
    tmp_16_fu_1239_p3 <= (tmp_14_reg_1909_pp0_iter2_reg & add_ln46_3_fu_1233_p2);
    tmp_17_fu_798_p3 <= add_ln46_fu_747_p2(5 downto 5);
    tmp_19_fu_812_p2 <= add_ln46_fu_747_p2(5 - 1 downto 0);
    tmp_1_fu_494_p4 <= add_ln45_fu_485_p2(5 downto 1);
    tmp_20_fu_1208_p3 <= add_ln46_2_fu_1188_p2(25 downto 25);
    tmp_21_fu_339_p3 <= test_M_imag_int_reg(31 downto 31);
    tmp_22_fu_1332_p3 <= (tmp_21_reg_1927_pp0_iter2_reg & add_ln46_7_fu_1326_p2);
    tmp_23_fu_1397_p4 <= bitcast_ln57_fu_1394_p1(30 downto 23);
    tmp_25_fu_887_p4 <= add_ln46_4_fu_878_p2(5 downto 1);
    tmp_27_fu_929_p3 <= add_ln46_4_fu_878_p2(5 downto 5);
    tmp_28_fu_943_p2 <= add_ln46_4_fu_878_p2(5 - 1 downto 0);
    tmp_2_fu_536_p3 <= add_ln45_fu_485_p2(5 downto 5);
    tmp_30_fu_1301_p3 <= add_ln46_6_fu_1281_p2(25 downto 25);
    tmp_32_fu_1533_p4 <= sub_ln60_1_fu_1523_p2(11 downto 5);
    tmp_33_fu_1579_p4 <= select_ln60_1_fu_1561_p3(10 downto 5);
    tmp_35_fu_1637_p4 <= sub_ln60_4_fu_1627_p2(11 downto 5);
    tmp_36_fu_1732_p4 <= select_ln60_5_reg_2281(10 downto 5);
    tmp_3_fu_550_p2 <= add_ln45_fu_485_p2(5 - 1 downto 0);
    tmp_4_fu_1037_p3 <= add_ln45_2_fu_1017_p2(25 downto 25);
    tmp_5_fu_1068_p3 <= (tmp_reg_1872_pp0_iter2_reg & add_ln45_3_fu_1062_p2);
    tmp_6_fu_283_p3 <= ref_M_imag_int_reg(31 downto 31);
    tmp_8_fu_625_p4 <= add_ln45_4_fu_616_p2(5 downto 1);
    tmp_9_fu_667_p3 <= add_ln45_4_fu_616_p2(5 downto 5);
    tmp_fu_255_p3 <= ref_M_real_int_reg(31 downto 31);
    trunc_ln45_1_fu_382_p1 <= sub_ln45_1_fu_376_p2(5 - 1 downto 0);
    trunc_ln45_3_fu_399_p1 <= tmp_7_fu_392_p3(5 - 1 downto 0);
    trunc_ln45_4_fu_413_p1 <= sub_ln45_4_fu_407_p2(5 - 1 downto 0);
    trunc_ln45_fu_368_p1 <= tmp_s_fu_361_p3(5 - 1 downto 0);
    trunc_ln46_1_fu_444_p1 <= sub_ln46_1_fu_438_p2(5 - 1 downto 0);
    trunc_ln46_3_fu_461_p1 <= tmp_18_fu_454_p3(5 - 1 downto 0);
    trunc_ln46_4_fu_475_p1 <= sub_ln46_4_fu_469_p2(5 - 1 downto 0);
    trunc_ln46_fu_430_p1 <= tmp_12_fu_423_p3(5 - 1 downto 0);
    trunc_ln57_fu_1407_p1 <= bitcast_ln57_fu_1394_p1(23 - 1 downto 0);
    trunc_ln60_10_fu_1729_p1 <= select_ln60_4_reg_2266(32 - 1 downto 0);
    trunc_ln60_1_fu_1459_p1 <= bitcast_ln735_fu_1435_p1(52 - 1 downto 0);
    trunc_ln60_2_fu_1529_p1 <= sub_ln60_1_fu_1523_p2(11 - 1 downto 0);
    trunc_ln60_3_fu_1575_p1 <= select_ln60_fu_1511_p3(32 - 1 downto 0);
    trunc_ln60_4_fu_1702_p1 <= ashr_ln60_fu_1697_p2(32 - 1 downto 0);
    trunc_ln60_5_fu_1467_p1 <= bitcast_ln735_1_fu_1463_p1(63 - 1 downto 0);
    trunc_ln60_6_fu_1487_p1 <= bitcast_ln735_1_fu_1463_p1(52 - 1 downto 0);
    trunc_ln60_7_fu_1633_p1 <= sub_ln60_4_fu_1627_p2(11 - 1 downto 0);
    trunc_ln60_8_fu_1793_p1 <= select_ln60_4_reg_2266(32 - 1 downto 0);
    trunc_ln60_9_fu_1781_p1 <= ashr_ln60_1_fu_1776_p2(32 - 1 downto 0);
    trunc_ln60_fu_1439_p1 <= bitcast_ln735_fu_1435_p1(63 - 1 downto 0);
    trunc_ln699_fu_1371_p1 <= pi_assign_1_fu_1168_p5(31 - 1 downto 0);
    xor_ln45_1_fu_675_p2 <= (tmp_9_fu_667_p3 xor ap_const_lv1_1);
    xor_ln45_fu_544_p2 <= (tmp_2_fu_536_p3 xor ap_const_lv1_1);
    xor_ln46_1_fu_937_p2 <= (tmp_27_fu_929_p3 xor ap_const_lv1_1);
    xor_ln46_fu_806_p2 <= (tmp_17_fu_798_p3 xor ap_const_lv1_1);
    xor_ln60_1_fu_1810_p2 <= (or_ln60_fu_1806_p2 xor ap_const_lv1_1);
    xor_ln60_fu_1796_p2 <= (icmp_ln60_reg_2230_pp0_iter62_reg xor ap_const_lv1_1);
    xor_ln699_fu_1366_p2 <= (tmp_6_reg_1890_pp0_iter2_reg xor ap_const_lv1_1);
    xor_ln_fu_1375_p3 <= (xor_ln699_fu_1366_p2 & trunc_ln699_fu_1371_p1);
    zext_ln45_10_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln45_9_reg_1969),32));
    zext_ln45_11_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln45_3_fu_1116_p4),64));
    zext_ln45_12_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_3_fu_714_p1),64));
    zext_ln45_13_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_4_fu_733_p1),64));
    zext_ln45_1_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_reg_1877_pp0_iter1_reg),64));
    zext_ln45_2_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln45_8_reg_1952),32));
    zext_ln45_3_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_fu_583_p1),64));
    zext_ln45_4_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln45_1_reg_2008),64));
    zext_ln45_5_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln45_3_fu_399_p1),6));
    zext_ln45_6_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_2_reg_1896_pp0_iter1_reg),64));
    zext_ln45_7_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_1_fu_602_p1),64));
    zext_ln45_8_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln45_1_fu_1023_p4),64));
    zext_ln45_9_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln45_reg_2028),64));
    zext_ln45_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln45_fu_368_p1),6));
    zext_ln46_10_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln46_9_reg_2003),32));
    zext_ln46_11_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln46_3_fu_1287_p4),64));
    zext_ln46_12_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_3_fu_976_p1),64));
    zext_ln46_13_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_4_fu_995_p1),64));
    zext_ln46_1_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_reg_1914_pp0_iter1_reg),64));
    zext_ln46_2_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln46_8_reg_1986),32));
    zext_ln46_3_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_fu_845_p1),64));
    zext_ln46_4_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln46_1_reg_2048),64));
    zext_ln46_5_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln46_3_fu_461_p1),6));
    zext_ln46_6_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_2_reg_1932_pp0_iter1_reg),64));
    zext_ln46_7_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_1_fu_864_p1),64));
    zext_ln46_8_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln46_1_fu_1194_p4),64));
    zext_ln46_9_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln46_reg_2068),64));
    zext_ln46_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln46_fu_430_p1),6));
    zext_ln60_1_cast_fu_1494_p3 <= (ap_const_lv1_1 & trunc_ln60_1_reg_2199);
    zext_ln60_1_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln60_1_cast_fu_1494_p3),54));
    zext_ln60_2_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_1_reg_2242),54));
    zext_ln60_3_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_2215),12));
    zext_ln60_4_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_1_reg_2242),32));
    zext_ln60_5_fu_1773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_5_reg_2281),54));
    zext_ln60_6_cast_fu_1598_p3 <= (ap_const_lv1_1 & trunc_ln60_6_reg_2220);
    zext_ln60_6_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln60_6_cast_fu_1598_p3),54));
    zext_ln60_7_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_5_reg_2281),32));
    zext_ln60_fu_1491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_reg_2194),12));
end behav;
