HDL language for the peripheral (top level) design unit fsl_i2s is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\pcores/fsl_i2s.prj
Compiling vhdl file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/fsl_i2s.vhd" in Library
fsl_i2s_v1_00_a.
ERROR:HDLParsers:164 -
   "C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/fsl_i2s.vhd" Line 138.
   parse error, unexpected CLOSEPAR, expecting IDENTIFIER
WARNING:HDLParsers:3481 - Library fsl_i2s_v1_00_a has no units. Did not save
   reference file "xst/fsl_i2s_v1_00_a/hdllib.ref" for it.
ERROR:EDK:2121 - Parse Errors encountered in HDL source
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\pcores\fsl_i2s.prj : 13
HDL language for the peripheral (top level) design unit fsl_i2s is vhdl ...
WARNING:EDK:2221 - Project file
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\pcores/fsl_i2s.prj already exists, will be overwrite and removed
   afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\pcores/fsl_i2s.prj
Compiling vhdl file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/fsl_i2s.vhd" in Library
fsl_i2s_v1_00_a.
Entity <fsl_i2s> compiled.
Entity <fsl_i2s> (Architecture <structure>) compiled.


Analyzing HDL attributes ...
Entity name = fsl_i2s
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\pcores\fsl_i2s.prj : 13
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
Copying file fsl_i2s.vhd to
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\pcores/fsl_i2s_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\pcores\fsl_i2s_v1_00_a.

Summary:

  Logical library     : fsl_i2s_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - fsl_i2s_v1_00_a\data
  - fsl_i2s_v1_00_a\hdl
  - fsl_i2s_v1_00_a\hdl\verilog
  - fsl_i2s_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the fsl_i2s_v1_00_a\hdl\vhdl
directory:

  - fsl_i2s.vhd

The following files will be created under the fsl_i2s_v1_00_a\data directory:

  - fsl_i2s_v2_1_0.mpd
  - fsl_i2s_v2_1_0.pao


