Determining compilation order of HDL files
Analyzing Verilog file ALU.v
Analyzing Verilog file ALU_tb.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.ALU into
c:/xilinx/10.1/ise/iseexamples/lab5/isim/work/@a@l@u.sdb
Saving Verilog parse-tree work.ALU_tb into
c:/xilinx/10.1/ise/iseexamples/lab5/isim/work/@a@l@u_tb.sdb
Saving Verilog parse-tree work.glbl into
c:/xilinx/10.1/ise/iseexamples/lab5/isim/work/glbl.sdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 124 ms
Compiling module glbl
Compiling module ALU
Compiling module ALU_tb
Compiled 3 Verilog Units
Built simulation executable ALU_tb_isim_beh.exe
Fuse Memory Usage: 55436 Kb
Fuse CPU Usage: 171 ms
