// Seed: 1837442926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output supply0 id_2;
  assign module_1.id_5 = 0;
  inout wire id_1;
  assign id_2 = -1;
  wire id_12;
  assign id_5 = id_3;
  wire [1 'h0 : -1] id_13;
  wire id_14;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7
);
  id_9 :
  assert property (@(posedge 1'b0) id_7)
  else $unsigned(79);
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
