sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Lab-digital/Project_LockandLock/FPGA_LockandLock/test.vf,-w,D:/Lab-digital/Project_LockandLock/FPGA_LockandLock/test.sch
