Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /home/bluefalcon/Videos/G2/fifo.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/bluefalcon/Videos/G2/fifo --family=Agilex --part=AGFB014R24B2E2V
: fifo.fifo_0: Targeting device family: Agilex.
: fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo: "Transforming system: fifo"
Info: fifo: "Naming system components in system: fifo"
Info: fifo: "Processing generation queue"
Info: fifo: "Generating: fifo"
Info: fifo: "Generating: fifo_fifo_1920_cgqugzq"
Info: fifo: Done "fifo" with 2 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /home/bluefalcon/Videos/G2/fifo/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/bluefalcon/Videos/G2/fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/bluefalcon/Videos/G2/fifo.ip --simulator=MODELSIM --output-directory=/home/bluefalcon/Videos/G2/fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/bluefalcon/Videos/G2/fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/bluefalcon/Videos/G2/fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/bluefalcon/Videos/G2/fifo.ip --block-symbol-file --output-directory=/home/bluefalcon/Videos/G2/fifo --family=Agilex --part=AGFB014R24B2E2V
: fifo.fifo_0: Targeting device family: Agilex.
: fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bluefalcon/Videos/G2/fifo.ip --synthesis=VERILOG --output-directory=/home/bluefalcon/Videos/G2/fifo --family=Agilex --part=AGFB014R24B2E2V
: fifo.fifo_0: Targeting device family: Agilex.
: fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: Skipping generation of fifo: files already generated.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo. No files generated.
Info: Finished: Generate IP Core Documentation
