{
  "module_name": "vid.h",
  "hash_id": "0458f9cafc4659b3db9f3aff1db7fef5fe7222988f9ae3c24ea76a904602312b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vid.h",
  "human_readable_source": " \n#ifndef VI_H\n#define VI_H\n\n#define SDMA0_REGISTER_OFFSET                             0x0  \n#define SDMA1_REGISTER_OFFSET                             0x200  \n#define SDMA_MAX_INSTANCE 2\n\n#define KFD_VI_SDMA_QUEUE_OFFSET                      0x80  \n\n \n#define CRTC0_REGISTER_OFFSET                 (0x1b9c - 0x1b9c)\n#define CRTC1_REGISTER_OFFSET                 (0x1d9c - 0x1b9c)\n#define CRTC2_REGISTER_OFFSET                 (0x1f9c - 0x1b9c)\n#define CRTC3_REGISTER_OFFSET                 (0x419c - 0x1b9c)\n#define CRTC4_REGISTER_OFFSET                 (0x439c - 0x1b9c)\n#define CRTC5_REGISTER_OFFSET                 (0x459c - 0x1b9c)\n#define CRTC6_REGISTER_OFFSET                 (0x479c - 0x1b9c)\n\n \n#define DIG0_REGISTER_OFFSET                 (0x4a00 - 0x4a00)\n#define DIG1_REGISTER_OFFSET                 (0x4b00 - 0x4a00)\n#define DIG2_REGISTER_OFFSET                 (0x4c00 - 0x4a00)\n#define DIG3_REGISTER_OFFSET                 (0x4d00 - 0x4a00)\n#define DIG4_REGISTER_OFFSET                 (0x4e00 - 0x4a00)\n#define DIG5_REGISTER_OFFSET                 (0x4f00 - 0x4a00)\n#define DIG6_REGISTER_OFFSET                 (0x5400 - 0x4a00)\n#define DIG7_REGISTER_OFFSET                 (0x5600 - 0x4a00)\n#define DIG8_REGISTER_OFFSET                 (0x5700 - 0x4a00)\n\n \n#define AUD0_REGISTER_OFFSET                 (0x17a8 - 0x17a8)\n#define AUD1_REGISTER_OFFSET                 (0x17ac - 0x17a8)\n#define AUD2_REGISTER_OFFSET                 (0x17b0 - 0x17a8)\n#define AUD3_REGISTER_OFFSET                 (0x17b4 - 0x17a8)\n#define AUD4_REGISTER_OFFSET                 (0x17b8 - 0x17a8)\n#define AUD5_REGISTER_OFFSET                 (0x17bc - 0x17a8)\n#define AUD6_REGISTER_OFFSET                 (0x17c0 - 0x17a8)\n#define AUD7_REGISTER_OFFSET                 (0x17c4 - 0x17a8)\n\n \n#define HPD0_REGISTER_OFFSET                 (0x1898 - 0x1898)\n#define HPD1_REGISTER_OFFSET                 (0x18a0 - 0x1898)\n#define HPD2_REGISTER_OFFSET                 (0x18a8 - 0x1898)\n#define HPD3_REGISTER_OFFSET                 (0x18b0 - 0x1898)\n#define HPD4_REGISTER_OFFSET                 (0x18b8 - 0x1898)\n#define HPD5_REGISTER_OFFSET                 (0x18c0 - 0x1898)\n\n#define\t\tPIPEID(x)\t\t\t\t\t((x) << 0)\n#define\t\tMEID(x)\t\t\t\t\t\t((x) << 2)\n#define\t\tVMID(x)\t\t\t\t\t\t((x) << 4)\n#define\t\tQUEUEID(x)\t\t\t\t\t((x) << 8)\n\n#define MC_SEQ_MISC0__MT__MASK\t0xf0000000\n#define MC_SEQ_MISC0__MT__GDDR1  0x10000000\n#define MC_SEQ_MISC0__MT__DDR2   0x20000000\n#define MC_SEQ_MISC0__MT__GDDR3  0x30000000\n#define MC_SEQ_MISC0__MT__GDDR4  0x40000000\n#define MC_SEQ_MISC0__MT__GDDR5  0x50000000\n#define MC_SEQ_MISC0__MT__HBM    0x60000000\n#define MC_SEQ_MISC0__MT__DDR3   0xB0000000\n\n \n#define\tPACKET_TYPE0\t0\n#define\tPACKET_TYPE1\t1\n#define\tPACKET_TYPE2\t2\n#define\tPACKET_TYPE3\t3\n\n#define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)\n#define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)\n#define CP_PACKET0_GET_REG(h) ((h) & 0xFFFF)\n#define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)\n#define PACKET0(reg, n)\t((PACKET_TYPE0 << 30) |\t\t\t\t\\\n\t\t\t ((reg) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((PACKET_TYPE3 << 30) |\t\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\t\tPACKET3_BASE_INDEX(x)                  ((x) << 0)\n#define\t\t\tCE_PARTITION_BASE\t\t3\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_ATOMIC_GDS\t\t\t\t0x1D\n#define\tPACKET3_ATOMIC_MEM\t\t\t\t0x1E\n#define\tPACKET3_OCCLUSION_QUERY\t\t\t\t0x1F\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDIRECT_MULTI\t\t\t0x2C\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER_CONST\t\t\t0x33\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_PREAMBLE\t\t\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\t\tWRITE_DATA_DST_SEL(x)                   ((x) << 8)\n\t\t \n#define\t\tWR_ONE_ADDR                             (1 << 16)\n#define\t\tWR_CONFIRM                              (1 << 20)\n#define\t\tWRITE_DATA_CACHE_POLICY(x)              ((x) << 25)\n\t\t \n#define\t\tWRITE_DATA_ENGINE_SEL(x)                ((x) << 30)\n\t\t \n#define\tPACKET3_DRAW_INDEX_INDIRECT_MULTI\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#              define PACKET3_SEM_USE_MAILBOX       (0x1 << 16)\n#              define PACKET3_SEM_SEL_SIGNAL_TYPE   (0x1 << 20)  \n#              define PACKET3_SEM_CLIENT_CODE\t    ((x) << 24)  \n#              define PACKET3_SEM_SEL_SIGNAL\t    (0x6 << 29)\n#              define PACKET3_SEM_SEL_WAIT\t    (0x7 << 29)\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\t\tWAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n\t\t \n#define\t\tWAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n\t\t \n#define\t\tWAIT_REG_MEM_OPERATION(x)               ((x) << 6)\n\t\t \n#define\t\tWAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n\t\t \n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x3F\n#define\t\tINDIRECT_BUFFER_TCL2_VOLATILE           (1 << 22)\n#define\t\tINDIRECT_BUFFER_VALID                   (1 << 23)\n#define\t\tINDIRECT_BUFFER_CACHE_POLICY(x)         ((x) << 28)\n\t\t \n#define     INDIRECT_BUFFER_PRE_ENB(x)\t\t ((x) << 21)\n#define\tPACKET3_COPY_DATA\t\t\t\t0x40\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_DEST_BASE_0_ENA      (1 << 0)\n#              define PACKET3_DEST_BASE_1_ENA      (1 << 1)\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_TCL1_VOL_ACTION_ENA  (1 << 15)\n#              define PACKET3_TC_VOL_ACTION_ENA    (1 << 16)  \n#              define PACKET3_TC_WB_ACTION_ENA     (1 << 18)  \n#              define PACKET3_DEST_BASE_2_ENA      (1 << 19)\n#              define PACKET3_DEST_BASE_3_ENA      (1 << 21)\n#              define PACKET3_TCL1_ACTION_ENA      (1 << 22)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)  \n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)\n#              define PACKET3_SH_KCACHE_VOL_ACTION_ENA (1 << 28)\n#              define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n\t\t \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tEOP_TCL1_VOL_ACTION_EN                  (1 << 12)\n#define\t\tEOP_TC_VOL_ACTION_EN                    (1 << 13)  \n#define\t\tEOP_TC_WB_ACTION_EN                     (1 << 15)  \n#define\t\tEOP_TCL1_ACTION_EN                      (1 << 16)\n#define\t\tEOP_TC_ACTION_EN                        (1 << 17)  \n#define\t\tEOP_TCL2_VOLATILE                       (1 << 24)\n#define\t\tEOP_CACHE_POLICY(x)                     ((x) << 25)\n\t\t \n#define\t\tDATA_SEL(x)                             ((x) << 29)\n\t\t \n#define\t\tINT_SEL(x)                              ((x) << 24)\n\t\t \n#define\t\tDST_SEL(x)                              ((x) << 16)\n\t\t \n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_RELEASE_MEM\t\t\t\t0x49\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_DMA_DATA\t\t\t\t0x50\n \n \n#              define PACKET3_DMA_DATA_ENGINE(x)     ((x) << 0)\n\t\t \n#              define PACKET3_DMA_DATA_SRC_CACHE_POLICY(x) ((x) << 13)\n\t\t \n#              define PACKET3_DMA_DATA_SRC_VOLATILE (1 << 15)\n#              define PACKET3_DMA_DATA_DST_SEL(x)  ((x) << 20)\n\t\t \n#              define PACKET3_DMA_DATA_DST_CACHE_POLICY(x) ((x) << 25)\n\t\t \n#              define PACKET3_DMA_DATA_DST_VOLATILE (1 << 27)\n#              define PACKET3_DMA_DATA_SRC_SEL(x)  ((x) << 29)\n\t\t \n#              define PACKET3_DMA_DATA_CP_SYNC     (1 << 31)\n \n#              define PACKET3_DMA_DATA_DIS_WC      (1 << 21)\n#              define PACKET3_DMA_DATA_CMD_SRC_SWAP(x) ((x) << 22)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_DST_SWAP(x) ((x) << 24)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_SAS     (1 << 26)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_DAS     (1 << 27)\n\t\t \n#              define PACKET3_DMA_DATA_CMD_SAIC    (1 << 28)\n#              define PACKET3_DMA_DATA_CMD_DAIC    (1 << 29)\n#              define PACKET3_DMA_DATA_CMD_RAW_WAIT  (1 << 30)\n#define\tPACKET3_ACQUIRE_MEM\t\t\t\t0x58\n#define\tPACKET3_REWIND\t\t\t\t\t0x59\n#define\tPACKET3_LOAD_UCONFIG_REG\t\t\t0x5E\n#define\tPACKET3_LOAD_SH_REG\t\t\t\t0x5F\n#define\tPACKET3_LOAD_CONFIG_REG\t\t\t\t0x60\n#define\tPACKET3_LOAD_CONTEXT_REG\t\t\t0x61\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00002000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x00002c00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x0000a000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x0000a400\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_SH_REG\t\t\t\t0x76\n#define\t\tPACKET3_SET_SH_REG_START\t\t\t0x00002c00\n#define\t\tPACKET3_SET_SH_REG_END\t\t\t\t0x00003000\n#define\tPACKET3_SET_SH_REG_OFFSET\t\t\t0x77\n#define\tPACKET3_SET_QUEUE_REG\t\t\t\t0x78\n#define\tPACKET3_SET_UCONFIG_REG\t\t\t\t0x79\n#define\t\tPACKET3_SET_UCONFIG_REG_START\t\t\t0x0000c000\n#define\t\tPACKET3_SET_UCONFIG_REG_END\t\t\t0x0000c400\n#define\tPACKET3_SCRATCH_RAM_WRITE\t\t\t0x7D\n#define\tPACKET3_SCRATCH_RAM_READ\t\t\t0x7E\n#define\tPACKET3_LOAD_CONST_RAM\t\t\t\t0x80\n#define\tPACKET3_WRITE_CONST_RAM\t\t\t\t0x81\n#define\tPACKET3_DUMP_CONST_RAM\t\t\t\t0x83\n#define\tPACKET3_INCREMENT_CE_COUNTER\t\t\t0x84\n#define\tPACKET3_INCREMENT_DE_COUNTER\t\t\t0x85\n#define\tPACKET3_WAIT_ON_CE_COUNTER\t\t\t0x86\n#define\tPACKET3_WAIT_ON_DE_COUNTER_DIFF\t\t\t0x88\n#define\tPACKET3_SWITCH_BUFFER\t\t\t\t0x8B\n#define PACKET3_FRAME_CONTROL\t\t\t\t0x90\n#\t\t\tdefine FRAME_CMD(x) ((x) << 28)\n\t\t\t \n#define\tPACKET3_SET_RESOURCES\t\t\t\t0xA0\n \n#              define PACKET3_SET_RESOURCES_VMID_MASK(x)     ((x) << 0)\n#              define PACKET3_SET_RESOURCES_UNMAP_LATENTY(x) ((x) << 16)\n#              define PACKET3_SET_RESOURCES_QUEUE_TYPE(x)    ((x) << 29)\n#define\tPACKET3_MAP_QUEUES\t\t\t\t0xA2\n \n \n#              define PACKET3_MAP_QUEUES_QUEUE_SEL(x)       ((x) << 4)\n#              define PACKET3_MAP_QUEUES_VMID(x)            ((x) << 8)\n#              define PACKET3_MAP_QUEUES_QUEUE_TYPE(x)      ((x) << 21)\n#              define PACKET3_MAP_QUEUES_ALLOC_FORMAT(x)    ((x) << 24)\n#              define PACKET3_MAP_QUEUES_ENGINE_SEL(x)      ((x) << 26)\n#              define PACKET3_MAP_QUEUES_NUM_QUEUES(x)      ((x) << 29)\n \n#              define PACKET3_MAP_QUEUES_CHECK_DISABLE(x)   ((x) << 1)\n#              define PACKET3_MAP_QUEUES_DOORBELL_OFFSET(x) ((x) << 2)\n#              define PACKET3_MAP_QUEUES_QUEUE(x)           ((x) << 26)\n#              define PACKET3_MAP_QUEUES_PIPE(x)            ((x) << 29)\n#              define PACKET3_MAP_QUEUES_ME(x)              ((x) << 31)\n#define\tPACKET3_UNMAP_QUEUES\t\t\t\t0xA3\n \n \n#              define PACKET3_UNMAP_QUEUES_ACTION(x)           ((x) << 0)\n\t\t \n#              define PACKET3_UNMAP_QUEUES_QUEUE_SEL(x)        ((x) << 4)\n#              define PACKET3_UNMAP_QUEUES_ENGINE_SEL(x)       ((x) << 26)\n#              define PACKET3_UNMAP_QUEUES_NUM_QUEUES(x)       ((x) << 29)\n \n#              define PACKET3_UNMAP_QUEUES_PASID(x)            ((x) << 0)\n \n#              define PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET0(x) ((x) << 2)\n \n#              define PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET1(x) ((x) << 2)\n \n#              define PACKET3_UNMAP_QUEUES_RB_WPTR(x)          ((x) << 0)\n \n#              define PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET2(x) ((x) << 2)\n \n#              define PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET3(x) ((x) << 2)\n#define\tPACKET3_QUERY_STATUS\t\t\t\t0xA4\n \n \n#              define PACKET3_QUERY_STATUS_CONTEXT_ID(x)       ((x) << 0)\n#              define PACKET3_QUERY_STATUS_INTERRUPT_SEL(x)    ((x) << 28)\n#              define PACKET3_QUERY_STATUS_COMMAND(x)          ((x) << 30)\n \n#              define PACKET3_QUERY_STATUS_PASID(x)            ((x) << 0)\n \n#              define PACKET3_QUERY_STATUS_DOORBELL_OFFSET(x)  ((x) << 2)\n#              define PACKET3_QUERY_STATUS_ENG_SEL(x)          ((x) << 25)\n\n\n#define VCE_CMD_NO_OP\t\t0x00000000\n#define VCE_CMD_END\t\t0x00000001\n#define VCE_CMD_IB\t\t0x00000002\n#define VCE_CMD_FENCE\t\t0x00000003\n#define VCE_CMD_TRAP\t\t0x00000004\n#define VCE_CMD_IB_AUTO\t0x00000005\n#define VCE_CMD_SEMAPHORE\t0x00000006\n\n#define VCE_CMD_IB_VM           0x00000102\n#define VCE_CMD_WAIT_GE         0x00000106\n#define VCE_CMD_UPDATE_PTB      0x00000107\n#define VCE_CMD_FLUSH_TLB       0x00000108\n\n \n#define HEVC_ENC_CMD_NO_OP         0x00000000\n#define HEVC_ENC_CMD_END           0x00000001\n#define HEVC_ENC_CMD_FENCE         0x00000003\n#define HEVC_ENC_CMD_TRAP          0x00000004\n#define HEVC_ENC_CMD_IB_VM         0x00000102\n#define HEVC_ENC_CMD_WAIT_GE       0x00000106\n#define HEVC_ENC_CMD_UPDATE_PTB    0x00000107\n#define HEVC_ENC_CMD_FLUSH_TLB     0x00000108\n\n \n#define RB_MAP_PKR0(x)\t\t\t\t((x) << 0)\n#define RB_MAP_PKR0_MASK\t\t\t(0x3 << 0)\n#define RB_MAP_PKR1(x)\t\t\t\t((x) << 2)\n#define RB_MAP_PKR1_MASK\t\t\t(0x3 << 2)\n#define RB_XSEL2(x)\t\t\t\t((x) << 4)\n#define RB_XSEL2_MASK\t\t\t\t(0x3 << 4)\n#define RB_XSEL\t\t\t\t\t(1 << 6)\n#define RB_YSEL\t\t\t\t\t(1 << 7)\n#define PKR_MAP(x)\t\t\t\t((x) << 8)\n#define PKR_MAP_MASK\t\t\t\t(0x3 << 8)\n#define PKR_XSEL(x)\t\t\t\t((x) << 10)\n#define PKR_XSEL_MASK\t\t\t\t(0x3 << 10)\n#define PKR_YSEL(x)\t\t\t\t((x) << 12)\n#define PKR_YSEL_MASK\t\t\t\t(0x3 << 12)\n#define SC_MAP(x)\t\t\t\t((x) << 16)\n#define SC_MAP_MASK\t\t\t\t(0x3 << 16)\n#define SC_XSEL(x)\t\t\t\t((x) << 18)\n#define SC_XSEL_MASK\t\t\t\t(0x3 << 18)\n#define SC_YSEL(x)\t\t\t\t((x) << 20)\n#define SC_YSEL_MASK\t\t\t\t(0x3 << 20)\n#define SE_MAP(x)\t\t\t\t((x) << 24)\n#define SE_MAP_MASK\t\t\t\t(0x3 << 24)\n#define SE_XSEL(x)\t\t\t\t((x) << 26)\n#define SE_XSEL_MASK\t\t\t\t(0x3 << 26)\n#define SE_YSEL(x)\t\t\t\t((x) << 28)\n#define SE_YSEL_MASK\t\t\t\t(0x3 << 28)\n\n \n#define SE_PAIR_MAP(x)\t\t\t\t((x) << 0)\n#define SE_PAIR_MAP_MASK\t\t\t(0x3 << 0)\n#define SE_PAIR_XSEL(x)\t\t\t\t((x) << 2)\n#define SE_PAIR_XSEL_MASK\t\t\t(0x3 << 2)\n#define SE_PAIR_YSEL(x)\t\t\t\t((x) << 4)\n#define SE_PAIR_YSEL_MASK\t\t\t(0x3 << 4)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}