6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-1 


Lecture  6  - PN  Junction  and  MOS

Electrostatics  (III)


Electrostatics  of  pn  Junction  under  Bias


September  27,  2005


Contents: 

1. electrostatics  of pn  junction  under  bias 

2. depletion  capacitance 

Reading  assignment: 
Howe  and  Sodini,  Ch.  3,  §§3.5-3.6 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-2 

Key  questions

• What happens to the electrostatics  of a pn junction  if 
a  voltage  is  applied  across  its  terminals? 
• Why  does  a  pn  junction  behave  in  some  way  like  a 
capacitor? 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-3 

1.  Electrostatics  of  pn  junction  under  bias 


Bias  convention  for  pn  junction: 

p 

n 

+ (cid:173)
V 

V > 0 

forward  bias


V < 0  reverse  bias


Lecture  6-4 
6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
•  Potential  distribution  across  pn  junction  in  thermal 
equilibrium: 

p 

-

+ 

n 

p-QNR 

SCR 
φ 

n-QNR 

φmp 

φB 

-xpo

0 

xno

φmn 
x 

• Apply  voltage  to  p-side with  respect  to  n-side: 
V

+ -

p 

-

+ 

n 

p-QNR 

SCR 
φ 

n-QNR 

V 

φB 

-xpo 

0 

xno

x 

Battery  imposes  a  potential  diﬀerence  across  diode


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-5 

How does potential distribution  inside junction change as 
a  result  of bias? 

V

+ -

p 

-

+ 

n 

p-QNR 

V>0 

V 

SCR 
φ 

? 

n-QNR 

V=0

x 

Five  regions  where  V  can  drop: 
• metal/p-QNR  contact? 
• p-QNR? 
• SCR? 
• n-QNR? 
• metal/n-QNR  contact? 

In which  region  does V  drop most? 

Or,  how  is V  distributed  across  diode? 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-6 

Essentially,  all  applied  voltage  drops  across  SCR: 

V

+ -

p 

-

+ 

n 

p-QNR 

SCR 
φ 

n-QNR 

V>0 

V=0 

V 

φB-V 

φB 

x 

Potential  diﬀerence  across  junction  (potential  ”barrier”):

•  in  equilibrium:  φB 
•  in  forward  bias:  φB  − V < φB 
•  in  reverse  bias:  φB  − V > φB  (since V < 0) 

What  happens  to  SCR  electrostatics? 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-7 

SCR  electrostatics  under  bias:


V>0 
V=0 
V<0 

x 

x 

φB-V 

φB 

φB-V 

φ 

E 

E(V) 

ρ 

qNd 

-xp(V) 

xn(V) 

x 

-qNa 

forward  bias:  built-in  potential  ↓ ⇒ |E | ↓ ⇒x d  ↓

reverse  bias:  built-in  potential  ↑ ⇒ |E | ↑ ⇒x d  ↑


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-8 

Fundamentally,

• electrostatics of SCR under bias unchanged from ther-
mal  equilibrium 
• SCR dipole of charge modulated to accommodate mod-
iﬁed  potential  build  up  across  junction 

Useful  consequence:

• Analytical  formulation  of  electrostatics  of  SCR  iden-
tical  to  that  of  thermal  equilibrium  if: 
φB  −→ φB  − V 

xn(V ) = 

xp(V ) = 

Then, within  depletion  approximation: 
� 
� 
� 
� 
� 
� 
2s (φB  − V )Nd 
2s (φB  − V )Na 
� 
� 
� 
� 
� 
� 
� 
�  q(Na + Nd)Na 
q(Na + Nd)Nd 
� � � � � � � 
2s(φB  − V )(Na + Nd) 
qNaNd 
� � � � � � � 
2q(φB  − V )NaNd
s(Na + Nd) 

| E | (V ) = 

xd(V ) = 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-9 


Can  all  be  rewritten  as: 
� � � 
� � � � 
xn(V ) = xno  1 − φB 
V 
� � � � � � � 
xp (V ) = xpo  1 − φB 
V 
� � � � � � � 
xd(V ) = xdo  1 − φB 
V 
� � � � � � � 
|E |(V ) =  |Eo|  1 − φB 
V 
In  strongly  asymmetric  junction,  all  changes  take  place 
in  lowly  doped  side: 

φ 

φB 

φB-V 

φB-V 
V>0 
V=0 

V<0 

x 

E 

E(V) 

ρ

qNd 

x

xn(V) 

x

-qNa 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-10 

2.  Depletion  capacitance


Apply  smal  signal  on  top  of  bias:
smal l  signal
l
∆V 
V 
+ (cid:173)

p 
--
--
--
--

n 
++
++
++
++

++
++
++
++
++
++
++++
++

-- --
--
----
------
--
--
----
-- --

++
++
++
++
++

ρ 

qNd 

-xp(V) 

∆Qj 

-Qj 

∆ρ 

+∆Qj 

-xp(V) 

-∆Qj 

+Qj 

xn(V) 

x 

-qNa 

V 
V+∆V 

xn(V) 

x 

−∆Qj 

Change  in ∆V  across  diode:

⇒  change  of ∆Qj  at −xp 
⇒  change  of −∆Qj  at  xn 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-11 

Looks  like  parallel-plate  capacitor:

∆V 
V 
+ (cid:173)

εs 

tins 

ρ 

+∆Q 

+Q 

∆ρ 

+∆Q 

x 

x 

-Q 

-∆Q 

-∆Q 

Capacitance  per  unit  area: 

s
C  =  tins 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-12


In  analogy,  in  pn  junction: 
V 
+ (cid:173)

∆V 

p 
-
-
-
-

- -
-
--
---
-
-
--
- -

n 
+ 
+ 
+ 
+ 

+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
++ 
+ 
+ 

ρ 

qNd 

-xp(V) 

∆Qj 

-Qj 

∆ρ 

+∆Qj 

-xp(V) 

-∆Qj 

+Qj 

xn(V) 

x 

-qNa 

V 
V+∆V 

xn(V) 

x 

−∆Qj 

Depletion capacitance per unit area (depletion approx.):

� � � � � 
� 
qsNaNd 
� 
2(φB  − V )(Na + Nd)

s
xd(V )

Cj (V ) = 

= 

= 

Cj o
� 
1 −  V 
φB 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
� � � � � 
� 
qsNaNd 
= � 
2(φB  − V )(Na + Nd)

s 
xd(V ) 

Cj (V ) = 

Lecture  6-13


Cj o
=  � 
1 −  V 
φB 

Key  dependencies  of Cj : 
• Cj  depends  on  bias  (because  xd  depends  on  bias) 
Cj 

Cjo 

φB
V 
0 
• Cj  depends  on  doping:  Na, Nd  ↑ ⇒ Cj  ↑ 
• In strongly  asymmetric  junction  (i.e.  p+-n  junction): 
� � � � � � 
� 
Cj (V ) (cid:5) 
qsNd
2(φB  − V )

capacitance  dominated  by  lowly-doped  side.

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-14 

Relevance of capacitance-voltage  characteristics  of diode:


1. pn  diode=  variable  capacitor  (varactor): 
⇒  useful  for  voltage-control led  oscil lators  (VCO) 


2. Cj :  important  consideration  in  dynamics  of  pn  diode 

3. powerful  characterization  technique: 
2  vs.  V  yields  φB  and Nd  in  strongly  asym-
i.e.  1/Cj 
metric  p+-n  junction:

2(φB  − V )

1 
qsNd 
Cj 
2 

(cid:5) 

1 
Cj2 

-

2 
εsqNd 

0 

φB

V 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-15 

Experimental  data  [from  Fortini  et  al.,  IEEE  Trans. 
Electron  Dev.  ED-29,  1604  (1982)]: 

Appears in Fortini, A., A. Hairie, and M. Gomina. "Analysis and capacitive measurement
of the built-in-field parameter in highly doped emitters." IEEE Trans on Electron Devices 29,
no. 10  (1982): 1604 (© 1982 IEEE). Used with permission.

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-16


Alternative  view  of  capacitance:  depletion  charge

∆V 
V 
+ (cid:173)

p 
-
-
-
-

- -
-
--
---
-
-
--
- -

n 
+ 
+ 
+ 
+ 

+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
++ 
+ 
+ 

ρ 

qNd 

-xp(V) 

∆Qj 

-Qj 

∆ρ 

+∆Qj 

-xp(V) 

-∆Qj 

+Qj 

xn(V) 

x 

-qNa 

V 
V+∆V 

xn(V) 

x 

−∆Qj 

Within  depletion  approximation: 
� � � � � � 
2qsNaNd(φB  − V ) 
� 
Na + Nd 

Qj (V ) = 

� � � � � � � 
= Qj o  1 − φB 
V 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
� � � � � � 
2qsNaNd(φB  − V ) 
Qj (V ) = � 
Na + Nd 

Lecture  6-17


� � � � � � 
= Qj o  1 − 
� 

V 
φB 

Qj 

0 

φB 

V

Cj 

Qjo 

Cj  is  slope  of Qj  vs.  V  characteristics: 

but  not: 

Cj  = 

dQj 
dV 

Cj  = 

Qj 
V 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-18 

Application  of  voltage  to  pn  junction  also  results  in  cur-
rent:  pn  diode. 

I 

log |I| 

0.43  q 
kT 

IS 

IS 

0 
0 

V 

0 

V

linear scale 

semilogarithmic scale 

Will  study  after MOSFET  and CMOS  digital  circuits.


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  6-19


Key  conclusions

• Voltage  applied  to  pn  junction  drops  across  SCR:

⇒ SCR  electrostatics  modiﬁed 
–  in  forward  bias:  xd  ↓,  |E | ↓

–  in  reverse  bias:  xd  ↑,  |E | ↑

• Analytical  formulation  for SCR electrostatics  in ther-
mal  equilibrium  valid  under  bias  if: 
φB  −→ φB  − V 
• As V  changes,  SCR  charge  changes  too: 
⇒ depletion  capacitance 
• pn  junction  depletion  capacitance  depends  on  bias


