<profile>

<section name = "Vitis HLS Report for 'merge_rx_pkgs_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:15 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.934 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 12.800 ns, 12.800 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 80, -</column>
<column name="Register">-, -, 345, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_277">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op26_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op69_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_156_i_nbreadreq_fu_80_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_157_i_nbreadreq_fu_52_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_256_nbreadreq_fu_66_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln2048_1_fu_171_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln2048_fu_165_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln2048_fu_185_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln2048_1_fu_191_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln2048_fu_177_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axis_mem_write_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="m_axis_mem_write_data_TDATA_int_regslice">17, 4, 128, 512</column>
<column name="rx_aethSift2mergerFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_exhNoShiftFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_pkgShiftTypeFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_rethSift2mergerFifo_blk_n">9, 2, 1, 2</column>
<column name="state_3">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="rx_exhNoShiftFifo_read_reg_241">128, 0, 128, 0</column>
<column name="rx_rethSift2mergerFifo_read_reg_217">128, 0, 128, 0</column>
<column name="state_3">2, 0, 2, 0</column>
<column name="state_3_load_reg_209">2, 0, 2, 0</column>
<column name="state_3_load_reg_209_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="tmp_156_i_reg_237">1, 0, 1, 0</column>
<column name="tmp_156_i_reg_237_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_157_i_reg_213">1, 0, 1, 0</column>
<column name="tmp_157_i_reg_213_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_i_256_reg_225">1, 0, 1, 0</column>
<column name="tmp_i_256_reg_225_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln2067_reg_232">73, 0, 73, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_rx_pkgs&lt;64&gt;, return value</column>
<column name="rx_rethSift2mergerFifo_dout">in, 128, ap_fifo, rx_rethSift2mergerFifo, pointer</column>
<column name="rx_rethSift2mergerFifo_num_data_valid">in, 3, ap_fifo, rx_rethSift2mergerFifo, pointer</column>
<column name="rx_rethSift2mergerFifo_fifo_cap">in, 3, ap_fifo, rx_rethSift2mergerFifo, pointer</column>
<column name="rx_rethSift2mergerFifo_empty_n">in, 1, ap_fifo, rx_rethSift2mergerFifo, pointer</column>
<column name="rx_rethSift2mergerFifo_read">out, 1, ap_fifo, rx_rethSift2mergerFifo, pointer</column>
<column name="rx_aethSift2mergerFifo_dout">in, 128, ap_fifo, rx_aethSift2mergerFifo, pointer</column>
<column name="rx_aethSift2mergerFifo_num_data_valid">in, 3, ap_fifo, rx_aethSift2mergerFifo, pointer</column>
<column name="rx_aethSift2mergerFifo_fifo_cap">in, 3, ap_fifo, rx_aethSift2mergerFifo, pointer</column>
<column name="rx_aethSift2mergerFifo_empty_n">in, 1, ap_fifo, rx_aethSift2mergerFifo, pointer</column>
<column name="rx_aethSift2mergerFifo_read">out, 1, ap_fifo, rx_aethSift2mergerFifo, pointer</column>
<column name="rx_exhNoShiftFifo_dout">in, 128, ap_fifo, rx_exhNoShiftFifo, pointer</column>
<column name="rx_exhNoShiftFifo_num_data_valid">in, 3, ap_fifo, rx_exhNoShiftFifo, pointer</column>
<column name="rx_exhNoShiftFifo_fifo_cap">in, 3, ap_fifo, rx_exhNoShiftFifo, pointer</column>
<column name="rx_exhNoShiftFifo_empty_n">in, 1, ap_fifo, rx_exhNoShiftFifo, pointer</column>
<column name="rx_exhNoShiftFifo_read">out, 1, ap_fifo, rx_exhNoShiftFifo, pointer</column>
<column name="rx_pkgShiftTypeFifo_dout">in, 32, ap_fifo, rx_pkgShiftTypeFifo, pointer</column>
<column name="rx_pkgShiftTypeFifo_num_data_valid">in, 2, ap_fifo, rx_pkgShiftTypeFifo, pointer</column>
<column name="rx_pkgShiftTypeFifo_fifo_cap">in, 2, ap_fifo, rx_pkgShiftTypeFifo, pointer</column>
<column name="rx_pkgShiftTypeFifo_empty_n">in, 1, ap_fifo, rx_pkgShiftTypeFifo, pointer</column>
<column name="rx_pkgShiftTypeFifo_read">out, 1, ap_fifo, rx_pkgShiftTypeFifo, pointer</column>
<column name="m_axis_mem_write_data_TREADY">in, 1, axis, m_axis_mem_write_data, pointer</column>
<column name="m_axis_mem_write_data_TDATA">out, 128, axis, m_axis_mem_write_data, pointer</column>
<column name="m_axis_mem_write_data_TVALID">out, 1, axis, m_axis_mem_write_data, pointer</column>
</table>
</item>
</section>
</profile>
