{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444970279697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444970279697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 21:37:59 2015 " "Processing started: Thu Oct 15 21:37:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444970279697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444970279697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c storm-amber-bootrom " "Command: quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c storm-amber-bootrom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444970279697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1444970280540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/my_sram_4096_32_byte_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/amber/my_sram_4096_32_byte_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sram_4096_32_byte_en-SYN " "Found design unit 1: my_sram_4096_32_byte_en-SYN" {  } { { "storm_soc/components/amber/my_sram_4096_32_byte_en.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/my_sram_4096_32_byte_en.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282344 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sram_4096_32_byte_en " "Found entity 1: my_sram_4096_32_byte_en" {  } { { "storm_soc/components/amber/my_sram_4096_32_byte_en.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/my_sram_4096_32_byte_en.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/boot_mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/boot_mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_mem32 " "Found entity 1: boot_mem32" {  } { { "storm_soc/components/amber/boot_mem32.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/boot_mem32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_uart " "Found entity 1: amber_uart" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/reset_protector/rtl/rst_protect_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/reset_protector/rtl/rst_protect_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_PROTECT-Behavioral " "Found design unit 1: RST_PROTECT-Behavioral" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282372 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_PROTECT " "Found entity 1: RST_PROTECT" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CTRL-Structure " "Found design unit 1: PWM_CTRL-Structure" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282380 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CTRL " "Found entity 1: PWM_CTRL" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_generic.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "storm_soc/components/wb_sdram_ctrl/bufram.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/vector_interrupt_controller/rtl/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/vector_interrupt_controller/rtl/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Structure " "Found design unit 1: VIC-Structure" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282458 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/timer/rtl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/timer/rtl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-Structure " "Found design unit 1: TIMER-Structure" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/timer/rtl/TIMER.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282465 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/timer/rtl/TIMER.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/wb_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/wb_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_UNIT-Structure " "Found design unit 1: WB_UNIT-Structure" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/WB_UNIT.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282473 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_UNIT " "Found entity 1: WB_UNIT" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/WB_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/storm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/storm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_TOP-Structure " "Found design unit 1: STORM_TOP-Structure" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282481 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_TOP " "Found entity 1: STORM_TOP" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_core/rtl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-REG_FILE_STRUCTURE " "Found design unit 1: REG_FILE-REG_FILE_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282488 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE " "Found design unit 2: ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282488 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282488 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADR_TRANSLATION_UNIT " "Found entity 2: ADR_TRANSLATION_UNIT" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/operand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/operand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPERAND_UNIT-OPERAND_UNIT_STRUCTURE " "Found design unit 1: OPERAND_UNIT-OPERAND_UNIT_STRUCTURE" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/OPERAND_UNIT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282496 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPERAND_UNIT " "Found entity 1: OPERAND_UNIT" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/OPERAND_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPCODE_DECODER-instruction_decoder " "Found design unit 1: OPCODE_DECODER-instruction_decoder" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/OPCODE_DECODER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282507 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPCODE_DECODER " "Found entity 1: OPCODE_DECODER" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/OPCODE_DECODER.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/multiply_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/multiply_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLY_UNIT-Behavioral " "Found design unit 1: MULTIPLY_UNIT-Behavioral" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282514 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLY_UNIT " "Found entity 1: MULTIPLY_UNIT" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/ms_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/ms_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MS_UNIT-Structural " "Found design unit 1: MS_UNIT-Structural" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282521 ""} { "Info" "ISGN_ENTITY_NAME" "1 MS_UNIT " "Found entity 1: MS_UNIT" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/mc_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/mc_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MC_SYS-MC_SYS_STRUCTURE " "Found design unit 1: MC_SYS-MC_SYS_STRUCTURE" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MC_SYS.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282530 ""} { "Info" "ISGN_ENTITY_NAME" "1 MC_SYS " "Found entity 1: MC_SYS" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MC_SYS.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOAD_STORE_UNIT-Structure " "Found design unit 1: LOAD_STORE_UNIT-Structure" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/LOAD_STORE_UNIT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282538 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOAD_STORE_UNIT " "Found entity 1: LOAD_STORE_UNIT" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/LOAD_STORE_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/flow_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/flow_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLOW_CTRL-FLOW_CTRL_STRUCTURE " "Found design unit 1: FLOW_CTRL-FLOW_CTRL_STRUCTURE" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/FLOW_CTRL.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282552 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLOW_CTRL " "Found entity 1: FLOW_CTRL" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/FLOW_CTRL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file storm_core/rtl/core_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_core_package " "Found design unit 1: STORM_core_package" {  } { { "storm_core/rtl/CORE_PKG.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE_PKG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORE-CORE_STRUCTURE " "Found design unit 1: CORE-CORE_STRUCTURE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282570 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavioral " "Found design unit 1: CACHE-Behavioral" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CACHE.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282578 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CACHE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/bus_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/bus_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_UNIT-Structure " "Found design unit 1: BUS_UNIT-Structure" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/BUS_UNIT.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282588 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_UNIT " "Found entity 1: BUS_UNIT" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/BUS_UNIT.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_SHIFTER-Structure " "Found design unit 1: BARREL_SHIFTER-Structure" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/BARREL_SHIFTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282595 ""} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTER " "Found entity 1: BARREL_SHIFTER" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/BARREL_SHIFTER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_STRUCTURE " "Found design unit 1: ALU-ALU_STRUCTURE" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/ALU.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/basic_system/rtl/storm_soc_basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/basic_system/rtl/storm_soc_basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_SoC_basic-Structure " "Found design unit 1: STORM_SoC_basic-Structure" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282611 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_SoC_basic " "Found entity 1: STORM_SoC_basic" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/sram_memory/rtl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/sram_memory/rtl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-Behavioral " "Found design unit 1: MEMORY-Behavioral" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282618 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_top " "Found entity 1: spi_top" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_shift " "Found entity 1: spi_shift" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_clgen " "Found entity 1: spi_clgen" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/utils.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_soc/components/miniuart/rtl/vhdl/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchroniser-Behaviour " "Found design unit 1: synchroniser-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282670 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter-Behaviour " "Found design unit 2: Counter-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282670 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282670 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282678 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282684 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MINI_UART-Behaviour " "Found design unit 1: MINI_UART-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282692 ""} { "Info" "ISGN_ENTITY_NAME" "1 MINI_UART " "Found entity 1: MINI_UART" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_IO_CTRL-Structure " "Found design unit 1: GP_IO_CTRL-Structure" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282699 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_IO_CTRL " "Found entity 1: GP_IO_CTRL" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/boot_rom/rtl/boot_rom_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/boot_rom/rtl/boot_rom_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOOT_ROM_FILE-Behavioral " "Found design unit 1: BOOT_ROM_FILE-Behavioral" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282711 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOOT_ROM_FILE " "Found entity 1: BOOT_ROM_FILE" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282721 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282729 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282738 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_pll-SYN " "Found design unit 1: system_pll-SYN" {  } { { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282743 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_pll " "Found entity 1: system_pll" {  } { { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970282743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970282743 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282842 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282842 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282849 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282850 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1444970282850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STORM_SoC_basic " "Elaborating entity \"STORM_SoC_basic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444970284463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAIN_RST_N STORM_SoC_basic.vhd(151) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(151): object \"MAIN_RST_N\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444970284483 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XMEMD_CLK STORM_SoC_basic.vhd(153) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(153): object \"XMEMD_CLK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444970284483 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INT_LINES_ACK STORM_SoC_basic.vhd(288) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(288): object \"INT_LINES_ACK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444970284483 "|STORM_SoC_basic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system_pll:SYSCON_CLK " "Elaborating entity \"system_pll\" for hierarchy \"system_pll:SYSCON_CLK\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_CLK" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "altpll_component" { Text "D:/arm-storm-sdram2/system_pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970284619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Instantiated megafunction \"system_pll:SYSCON_CLK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3000 " "Parameter \"clk2_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=system_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=system_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284620 ""}  } { { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970284620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_PROTECT RST_PROTECT:SYSCON_RST " "Elaborating entity \"RST_PROTECT\" for hierarchy \"RST_PROTECT:SYSCON_RST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_RST" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STORM_TOP STORM_TOP:STORM_TOP_INST " "Elaborating entity \"STORM_TOP\" for hierarchy \"STORM_TOP:STORM_TOP_INST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "STORM_TOP_INST" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE " "Elaborating entity \"CORE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "PROCESSOR_CORE" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPCODE_DECODER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder " "Elaborating entity \"OPCODE_DECODER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder\"" {  } { { "storm_core/rtl/CORE.vhd" "Instruction_Decoder" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284690 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_MISC_O\[32..0\] OPCODE_DECODER.vhd(25) " "Using initial value X (don't care) for net \"OPCODE_MISC_O\[32..0\]\" at OPCODE_DECODER.vhd(25)" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/OPCODE_DECODER.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444970284712 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOW_CTRL STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control " "Elaborating entity \"FLOW_CTRL\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control\"" {  } { { "storm_core/rtl/CORE.vhd" "Operation_Flow_Control" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284715 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_CTRL_O\[15..10\] FLOW_CTRL.vhd(40) " "Using initial value X (don't care) for net \"OPCODE_CTRL_O\[15..10\]\" at FLOW_CTRL.vhd(40)" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/FLOW_CTRL.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444970284739 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC_SYS STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System " "Elaborating entity \"MC_SYS\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System\"" {  } { { "storm_core/rtl/CORE.vhd" "Machine_Control_System" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mrd_cp_v MC_SYS.vhd(592) " "Verilog HDL or VHDL warning at MC_SYS.vhd(592): object \"mrd_cp_v\" assigned a value but never read" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MC_SYS.vhd" 592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444970284793 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File " "Elaborating entity \"REG_FILE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\"" {  } { { "storm_core/rtl/CORE.vhd" "Register_File" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADR_TRANSLATION_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port " "Elaborating entity \"ADR_TRANSLATION_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port\"" {  } { { "storm_core/rtl/REG_FILE.vhd" "write_access_data_port" { Text "D:/arm-storm-sdram2/storm_core/rtl/REG_FILE.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPERAND_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit " "Elaborating entity \"OPERAND_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit\"" {  } { { "storm_core/rtl/CORE.vhd" "Operand_Fetch_Unit" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter " "Elaborating entity \"MS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\"" {  } { { "storm_core/rtl/CORE.vhd" "Multishifter" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLY_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator " "Elaborating entity \"MULTIPLY_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Multiplicator" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARREL_SHIFTER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter " "Elaborating entity \"BARREL_SHIFTER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Barrelshifter" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "BARREL_SHIFTER.vhd(93) " "Verilog HDL or VHDL warning at BARREL_SHIFTER.vhd(93): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/BARREL_SHIFTER.vhd" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1444970284933 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BARREL_SHIFTER:Barrelshifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator " "Elaborating entity \"ALU\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator\"" {  } { { "storm_core/rtl/CORE.vhd" "Operator" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284936 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU.vhd(132) " "Verilog HDL or VHDL warning at ALU.vhd(132): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/ALU.vhd" 132 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1444970284956 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_STORE_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access " "Elaborating entity \"LOAD_STORE_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access\"" {  } { { "storm_core/rtl/CORE.vhd" "Memory_Access" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970284960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LOAD_STORE_UNIT.vhd(146) " "Verilog HDL or VHDL warning at LOAD_STORE_UNIT.vhd(146): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/LOAD_STORE_UNIT.vhd" 146 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1444970285070 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back " "Elaborating entity \"WB_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back\"" {  } { { "storm_core/rtl/CORE.vhd" "Data_Write_Back" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285073 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "WB_UNIT.vhd(90) " "Verilog HDL or VHDL warning at WB_UNIT.vhd(90): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/WB_UNIT.vhd" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1444970285088 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST " "Elaborating entity \"CACHE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "I_CACHE_INST" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_BASE_O_SEL CACHE.vhd(135) " "Verilog HDL or VHDL warning at CACHE.vhd(135): object \"B_BASE_O_SEL\" assigned a value but never read" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CACHE.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444970285119 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CACHE.vhd(510) " "Verilog HDL or VHDL warning at CACHE.vhd(510): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CACHE.vhd" 510 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1444970285120 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_UNIT STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST " "Elaborating entity \"BUS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "BUS_UNIT_INST" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:INTERNAL_SRAM_MEMORY " "Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:INTERNAL_SRAM_MEMORY\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "INTERNAL_SRAM_MEMORY" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOT_ROM_FILE BOOT_ROM_FILE:BOOT_MEMORY " "Elaborating entity \"BOOT_ROM_FILE\" for hierarchy \"BOOT_ROM_FILE:BOOT_MEMORY\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "BOOT_MEMORY" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:SDRAM_CTRL_0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SDRAM_CTRL_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285262 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285263 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(198) " "Verilog HDL assignment warning at arbiter.v(198): truncated value with size 32 to match size of target (1)" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285279 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(193) " "Verilog HDL warning at arbiter.v(193): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1444970285279 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(193) " "Verilog HDL Function Declaration warning at arbiter.v(193): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1444970285279 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(370) " "Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285306 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "bufram" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "storm_soc/components/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970285408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285409 ""}  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970285409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppi2 " "Found entity 1: altsyncram_ppi2" {  } { { "db/altsyncram_ppi2.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_ppi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970285560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970285560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppi2 wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated " "Elaborating entity \"altsyncram_ppi2\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285599 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP_IO_CTRL GP_IO_CTRL:IO_CONTROLLER_0 " "Elaborating entity \"GP_IO_CTRL\" for hierarchy \"GP_IO_CTRL:IO_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "IO_CONTROLLER_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MINI_UART MINI_UART:GP_UART_0 " "Elaborating entity \"MINI_UART\" for hierarchy \"MINI_UART:GP_UART_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "GP_UART_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MINI_UART:GP_UART_0\|Counter:Uart_Rxrate " "Elaborating entity \"Counter\" for hierarchy \"MINI_UART:GP_UART_0\|Counter:Uart_Rxrate\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_Rxrate" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MINI_UART:GP_UART_0\|Counter:Uart_Txrate " "Elaborating entity \"Counter\" for hierarchy \"MINI_UART:GP_UART_0\|Counter:Uart_Txrate\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_Txrate" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit " "Elaborating entity \"TxUnit\" for hierarchy \"MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_TxUnit" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroniser MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad " "Elaborating entity \"synchroniser\" for hierarchy \"MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "SyncLoad" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit " "Elaborating entity \"RxUnit\" for hierarchy \"MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_RxUnit" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amber_uart amber_uart:GP_UART_1 " "Elaborating entity \"amber_uart\" for hierarchy \"amber_uart:GP_UART_1\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "GP_UART_1" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(174) " "Verilog HDL assignment warning at uart.v(174): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/uart.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285801 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(176) " "Verilog HDL assignment warning at uart.v(176): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/uart.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285801 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(177) " "Verilog HDL assignment warning at uart.v(177): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/amber/uart.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444970285801 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:SYSTEM_TIMER_0 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:SYSTEM_TIMER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSTEM_TIMER_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_top spi_top:SPI_CTRL_0 " "Elaborating entity \"spi_top\" for hierarchy \"spi_top:SPI_CTRL_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SPI_CTRL_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_clgen spi_top:SPI_CTRL_0\|spi_clgen:clgen " "Elaborating entity \"spi_clgen\" for hierarchy \"spi_top:SPI_CTRL_0\|spi_clgen:clgen\"" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "clgen" { Text "D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_shift spi_top:SPI_CTRL_0\|spi_shift:shift " "Elaborating entity \"spi_shift\" for hierarchy \"spi_top:SPI_CTRL_0\|spi_shift:shift\"" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "shift" { Text "D:/arm-storm-sdram2/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:I2C_CONTROLLER_0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "I2C_CONTROLLER_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\"" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "byte_ctrl" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\"" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "bit_ctrl" { Text "D:/arm-storm-sdram2/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CTRL PWM_CTRL:PWM_CONTROLLER_0 " "Elaborating entity \"PWM_CTRL\" for hierarchy \"PWM_CTRL:PWM_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "PWM_CONTROLLER_0" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIC VIC:VECTOR_INTERRUPT_CONTROLLER " "Elaborating entity \"VIC\" for hierarchy \"VIC:VECTOR_INTERRUPT_CONTROLLER\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "VECTOR_INTERRUPT_CONTROLLER" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970285957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s324.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s324.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s324 " "Found entity 1: altsyncram_s324" {  } { { "db/altsyncram_s324.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_s324.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970290341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970290341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/arm-storm-sdram2/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970290712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970290712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/arm-storm-sdram2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970290880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970290880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhi " "Found entity 1: cntr_vhi" {  } { { "db/cntr_vhi.tdf" "" { Text "D:/arm-storm-sdram2/db/cntr_vhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/arm-storm-sdram2/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/arm-storm-sdram2/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/arm-storm-sdram2/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/arm-storm-sdram2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/arm-storm-sdram2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970291972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970291972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/arm-storm-sdram2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970292085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970292085 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970292442 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0 " "Inferred RAM node \"MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1444970310109 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1444970310114 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1444970310114 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1444970310114 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BOOT_ROM_FILE:BOOT_MEMORY\|BOOT_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BOOT_ROM_FILE:BOOT_MEMORY\|BOOT_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444970342524 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1444970342524 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|Mult0\"" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "Mult0" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970342536 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1444970342536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0 " "Elaborated megafunction instantiation \"BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0 " "Instantiated megafunction \"BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342637 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970342637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es81 " "Found entity 1: altsyncram_es81" {  } { { "db/altsyncram_es81.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_es81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970342755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970342755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0 " "Elaborated megafunction instantiation \"MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0 " "Instantiated megafunction \"MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970342817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970342817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4m1 " "Found entity 1: altsyncram_q4m1" {  } { { "db/altsyncram_q4m1.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_q4m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970342940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970342940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970343497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5d1 " "Found entity 1: altsyncram_h5d1" {  } { { "db/altsyncram_h5d1.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_h5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970343608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970343608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970343650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram1_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970343651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970343651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5d1 " "Found entity 1: altsyncram_i5d1" {  } { { "db/altsyncram_i5d1.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_i5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970343762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970343762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram2_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970344382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5d1 " "Found entity 1: altsyncram_j5d1" {  } { { "db/altsyncram_j5d1.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_j5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970344490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970344490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram3_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344585 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970344585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5d1 " "Found entity 1: altsyncram_k5d1" {  } { { "db/altsyncram_k5d1.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_k5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970344698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970344698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\"" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444970344844 ""}  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444970344844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm-storm-sdram2/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444970344960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444970344960 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm-storm-sdram2/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } } { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } } { "storm_core/rtl/CORE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 321 0 0 } } { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 160 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 812 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970345345 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm-storm-sdram2/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } } { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } } { "storm_core/rtl/CORE.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/CORE.vhd" 321 0 0 } } { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/arm-storm-sdram2/storm_core/rtl/STORM_TOP.vhd" 160 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 812 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970345345 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1444970345345 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1444970345345 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1444970350588 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1444970351017 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1444970351017 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[0\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[0\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[0\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[0\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[10\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[10\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[10\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[10\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[11\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[11\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[11\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[11\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[12\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[12\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[12\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[12\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[13\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[13\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[13\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[13\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[14\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[14\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[14\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[14\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[15\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[15\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[15\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[15\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[1\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[1\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[1\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[1\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[2\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[2\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[2\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[2\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[3\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[3\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[3\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[3\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[4\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[4\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[4\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[4\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[5\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[5\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[5\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[5\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[6\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[6\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[6\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[6\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[7\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[7\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[7\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[7\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[8\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[8\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[8\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[8\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[9\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[9\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[9\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[9\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444970351570 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1444970351570 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1444970352141 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1444970352141 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE_O VCC " "Pin \"SDRAM_CKE_O\" is stuck at VCC" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444970373344 "|STORM_SoC_basic|SDRAM_CKE_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_O GND " "Pin \"SDRAM_CS_O\" is stuck at GND" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444970373344 "|STORM_SoC_basic|SDRAM_CS_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444970373344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970375822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1444970404294 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ppi2.tdf" "" { Text "D:/arm-storm-sdram2/db/altsyncram_ppi2.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "storm_soc/components/wb_sdram_ctrl/bufram.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/arbiter.v" 156 0 0 } } { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 158 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1022 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970404396 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 307 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 307 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1444970407703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444970408203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444970408203 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 153 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 764 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1444970409652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20239 " "Implemented 20239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19863 " "Implemented 19863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_RAMS" "263 " "Implemented 263 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1444970411573 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1444970411573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444970411573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444970412151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 21:40:12 2015 " "Processing ended: Thu Oct 15 21:40:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444970412151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444970412151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444970412151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444970412151 ""}
