Pin,MC,Field,Size,ExpectedData,Base,ItuffToken,ItuffDescriptor,ExitPort
TDO,M0,M0_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M0,M0_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M0,M0_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M1,M1_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M1,M1_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M1,M1_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M2,M2_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M2,M2_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M2,M2_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M3,M3_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M3,M3_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M3,M3_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M4,M4_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M4,M4_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M4,M4_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M5,M5_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M5,M5_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M5,M5_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M6,M6_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M6,M6_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M6,M6_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M7,M7_cc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M7,M7_data_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
TDO,M7,M7_ecc_schrev_en,1,-,16,LANEREVERSAL,LANEREVERSAL,0
