// Seed: 1987894969
module module_0 (
    output uwire id_0,
    input supply0 id_1
    , id_22,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    output supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    input uwire id_10,
    input wor id_11,
    input wire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output wand id_19,
    output tri0 id_20
);
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
