#include "sysdep.h"
#include "opcode/pdp1.h"

const pdp1_opc_info_t pdp1_opc_info[128] = 
{
  /* name, opcode, mask, type */

  /* memory reference instr */
  { "add",   0400000, 0770000, PDP1_INSTR_MEMREF },
  { "add.i", 0410000, 0770000, PDP1_INSTR_MEMREF },
  { "sub",   0420000, 0770000, PDP1_INSTR_MEMREF },
  { "sub.i", 0430000, 0770000, PDP1_INSTR_MEMREF },
  { "mul",   0540000, 0770000, PDP1_INSTR_MEMREF },
  { "mul.i", 0550000, 0770000, PDP1_INSTR_MEMREF },
  { "div",   0560000, 0770000, PDP1_INSTR_MEMREF },
  { "div.i", 0570000, 0770000, PDP1_INSTR_MEMREF },
  { "mus",   0540000, 0770000, PDP1_INSTR_MEMREF },
  { "mus.i", 0550000, 0770000, PDP1_INSTR_MEMREF },
  { "dis",   0560000, 0770000, PDP1_INSTR_MEMREF },
  { "dis.i", 0570000, 0770000, PDP1_INSTR_MEMREF },

  { "idx",   0440000, 0770000, PDP1_INSTR_MEMREF },
  { "idx.i", 0450000, 0770000, PDP1_INSTR_MEMREF },
  { "isp",   0460000, 0770000, PDP1_INSTR_MEMREF },
  { "isp.i", 0470000, 0770000, PDP1_INSTR_MEMREF },
  { "and",   0020000, 0770000, PDP1_INSTR_MEMREF },
  { "and.i", 0030000, 0770000, PDP1_INSTR_MEMREF },
  { "xor",   0060000, 0770000, PDP1_INSTR_MEMREF },
  { "xor.i", 0070000, 0770000, PDP1_INSTR_MEMREF },
  { "ior",   0040000, 0770000, PDP1_INSTR_MEMREF },
  { "ior.i", 0050000, 0770000, PDP1_INSTR_MEMREF },
  { "lac",   0200000, 0770000, PDP1_INSTR_MEMREF },
  { "lac.i", 0210000, 0770000, PDP1_INSTR_MEMREF },
  { "dac",   0240000, 0770000, PDP1_INSTR_MEMREF },
  { "dac.i", 0250000, 0770000, PDP1_INSTR_MEMREF },
  { "dap",   0260000, 0770000, PDP1_INSTR_MEMREF },
  { "dap.i", 0270000, 0770000, PDP1_INSTR_MEMREF },
  { "dip",   0300000, 0770000, PDP1_INSTR_MEMREF },
  { "dip.i", 0310000, 0770000, PDP1_INSTR_MEMREF },
  { "lio",   0220000, 0770000, PDP1_INSTR_MEMREF },
  { "lio.i", 0230000, 0770000, PDP1_INSTR_MEMREF },
  { "dio",   0320000, 0770000, PDP1_INSTR_MEMREF },
  { "dio.i", 0330000, 0770000, PDP1_INSTR_MEMREF },
  { "dzm",   0340000, 0770000, PDP1_INSTR_MEMREF },
  { "dzm.i", 0350000, 0770000, PDP1_INSTR_MEMREF },
  { "xct",   0100000, 0770000, PDP1_INSTR_MEMREF },
  { "xct.i", 0110000, 0770000, PDP1_INSTR_MEMREF },
  { "jmp",   0600000, 0770000, PDP1_INSTR_MEMREF },
  { "jmp.i", 0610000, 0770000, PDP1_INSTR_MEMREF },
  { "jsp",   0620000, 0770000, PDP1_INSTR_MEMREF },
  { "jsp.i", 0630000, 0770000, PDP1_INSTR_MEMREF },
  { "cal",   0160000, 0770000, PDP1_INSTR_MEMREF },
  { "jda",   0170000, 0770000, PDP1_INSTR_MEMREF },
  { "sad",   0500000, 0770000, PDP1_INSTR_MEMREF },
  { "sad.i", 0510000, 0770000, PDP1_INSTR_MEMREF },
  { "sas",   0520000, 0770000, PDP1_INSTR_MEMREF },
  { "sas.i", 0530000, 0770000, PDP1_INSTR_MEMREF },

  /* augmented instr */
  { "law", 0700000, 0760000, PDP1_INSTR_IMM },

  { "rar", 0671000, 0777000, PDP1_INSTR_SHIFT},
  { "ral", 0661000, 0777000, PDP1_INSTR_SHIFT},
  { "sar", 0675000, 0777000, PDP1_INSTR_SHIFT},
  { "sal", 0665000, 0777000, PDP1_INSTR_SHIFT},
  { "rir", 0672000, 0777000, PDP1_INSTR_SHIFT},
  { "ril", 0662000, 0777000, PDP1_INSTR_SHIFT},
  { "sir", 0676000, 0777000, PDP1_INSTR_SHIFT},
  { "sil", 0666000, 0777000, PDP1_INSTR_SHIFT},
  { "rcr", 0673000, 0777000, PDP1_INSTR_SHIFT},
  { "rcl", 0663000, 0777000, PDP1_INSTR_SHIFT},
  { "scr", 0677000, 0777000, PDP1_INSTR_SHIFT},
  { "scl", 0667000, 0777000, PDP1_INSTR_SHIFT},

  { "skp",   0640000, 0770000, PDP1_INSTR_SKIP_GENERIC },
  { "skp.i", 0650000, 0770000, PDP1_INSTR_SKIP_GENERIC },
  { "sza",   0640100, 0777777, PDP1_INSTR_SKIP },
  { "sza.i", 0650100, 0777777, PDP1_INSTR_SKIP },
  { "spa",   0640200, 0777777, PDP1_INSTR_SKIP },
  { "spa.i", 0650200, 0777777, PDP1_INSTR_SKIP },
  { "sma",   0640400, 0777777, PDP1_INSTR_SKIP },
  { "sma.i", 0650400, 0777777, PDP1_INSTR_SKIP },
  { "szo",   0641000, 0777777, PDP1_INSTR_SKIP },
  { "szo.i", 0651000, 0777777, PDP1_INSTR_SKIP },
  { "spi",   0642000, 0777777, PDP1_INSTR_SKIP },
  { "spi.i", 0652000, 0777777, PDP1_INSTR_SKIP },
  { "szs",   0640000, 0777707, PDP1_INSTR_SKIP_SWITCH },
  { "szs.i", 0650000, 0777707, PDP1_INSTR_SKIP_SWITCH },
  { "szf",   0640000, 0777770, PDP1_INSTR_SKIP_FLAG },
  { "szf.i", 0650000, 0777770, PDP1_INSTR_SKIP_FLAG },

  { "cli", 0764000, 0777777, PDP1_INSTR_OP},
  { "lat", 0762000, 0777777, PDP1_INSTR_OP},
  { "lap", 0760100, 0777777, PDP1_INSTR_OP},
  { "cma", 0761000, 0777777, PDP1_INSTR_OP},
  { "hlt", 0760400, 0777777, PDP1_INSTR_OP},
  { "cla", 0760200, 0777777, PDP1_INSTR_OP},
  { "clf", 0760000, 0777770, PDP1_INSTR_OP_FLAG},
  { "stf", 0760010, 0777770, PDP1_INSTR_OP_FLAG},
  { "nop", 0760000, 0777777, PDP1_INSTR_OP},

  /* input/output instr */

  /* perforated tape reader */
  { "rpa", 0720001, 0777777, PDP1_INSTR_IO },
  { "rpb", 0720002, 0777777, PDP1_INSTR_IO },
  { "rrb", 0720030, 0777777, PDP1_INSTR_IO },

  /* perforated tape punch */
  { "ppa", 0720005, 0777777, PDP1_INSTR_IO },
  { "ppb", 0720006, 0777777, PDP1_INSTR_IO },

  /* alphanumeric on-line typewriter */
  { "tyo", 0730003, 0777777, PDP1_INSTR_IO },
  { "tyi", 0720004, 0777777, PDP1_INSTR_IO },

  /* sequence break mode */
  { "esm", 0720055, 0777777, PDP1_INSTR_IO },
  { "lsm", 0720054, 0777777, PDP1_INSTR_IO },
  { "cbs", 0720056, 0777777, PDP1_INSTR_IO },
  { "cks", 0720033, 0777777, PDP1_INSTR_IO },
};
