
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 3046a0649, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/build-tmp/pyfive_test.ys' --

1. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/delay.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/delay.v' to AST representation.
Generating RTLIL representation for module `\delay_bit'.
Generating RTLIL representation for module `\delay_bus'.
Warning: Replacing memory \dl with list of registers. See /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/delay.v:59
Generating RTLIL representation for module `\delay_toggle'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_ram'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_shift.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_shift.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_shift'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v' to AST representation.
Generating RTLIL representation for module `\glitch_filter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/i2c_master.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/i2c_master.v' to AST representation.
Generating RTLIL representation for module `\i2c_master'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/i2c_master_wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/i2c_master_wb.v' to AST representation.
Generating RTLIL representation for module `\i2c_master_wb'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/muacm2wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/muacm2wb.v' to AST representation.
Generating RTLIL representation for module `\muacm2wb'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v' to AST representation.
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:31) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:75) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:117) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:150) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:186) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/prims.v:237) is not recognized unless read_verilog is called with -sv!
Generating RTLIL representation for module `\lut4_n'.
Generating RTLIL representation for module `\lut4_carry_n'.
Generating RTLIL representation for module `\dff_n'.
Generating RTLIL representation for module `\dffe_n'.
Generating RTLIL representation for module `\dffer_n'.
Generating RTLIL representation for module `\dffesr_n'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:91)
Generating RTLIL representation for module `\pdm'.
Generating RTLIL representation for module `\pdm_lfsr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pwm.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pwm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pwm.v:69)
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v' to AST representation.
Generating RTLIL representation for module `\ram_sdp'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v' to AST representation.
Generating RTLIL representation for module `\stream2wb'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart2wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart2wb.v' to AST representation.
Generating RTLIL representation for module `\uart2wb'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v' to AST representation.
Generating RTLIL representation for module `\uart_wb'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/xclk_strobe.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/xclk_strobe.v' to AST representation.
Generating RTLIL representation for module `\xclk_strobe'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/xclk_wb.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/xclk_wb.v' to AST representation.
Generating RTLIL representation for module `\xclk_wb'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v' to AST representation.
Generating RTLIL representation for module `\dutif_ctrl'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v' to AST representation.
Generating RTLIL representation for module `\dutif_flash'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v' to AST representation.
Generating RTLIL representation for module `\io_mapper'.
Warning: Replacing memory \sense_lo with list of registers. See /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:178
Warning: Replacing memory \sense_hi with list of registers. See /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:171
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v' to AST representation.
Generating RTLIL representation for module `\flashemu'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v
Parsing Verilog input from `/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v' to AST representation.
Generating RTLIL representation for module `\sysmgr'.
Successfully finished Verilog frontend.

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     \uart_wb
Used module:         \fifo_sync_ram
Used module:             \ram_sdp
Used module:         \uart_rx
Used module:             \glitch_filter
Used module:         \uart_tx
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         \pdm
Used module:     \uart2wb
Used module:         \stream2wb
Parameter \DIV_WIDTH = 15
Parameter \DW = 32

25.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_wb'.
Parameter \DIV_WIDTH = 15
Parameter \DW = 32
Generating RTLIL representation for module `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb'.
Parameter \WB_N = 4
Parameter \UART_DIV = 25

25.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart2wb'.
Parameter \WB_N = 4
Parameter \UART_DIV = 25
Generating RTLIL representation for module `$paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb'.
Reprocessing module top because instantiated module io_mapper has become available.
Generating RTLIL representation for module `\top'.
Warning: reg '\wb_rdata' is assigned in a continuous assignment at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0.0-0.0.
Warning: reg '\wb_rdata' is assigned in a continuous assignment at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0.0-0.0.
Warning: reg '\wb_rdata' is assigned in a continuous assignment at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0.0-0.0.
Warning: reg '\wb_rdata' is assigned in a continuous assignment at /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0.0-0.0.
Warning: Replacing memory \wb_rdata with list of registers. See /home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0
Parameter \L = 2
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1

25.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\glitch_filter'.
Parameter \L = 2
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Generating RTLIL representation for module `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter'.
Parameter \WB_N = 3

25.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\stream2wb'.
Parameter \WB_N = 3
Generating RTLIL representation for module `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000011'.
Parameter \DIV_WIDTH = 5

25.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DIV_WIDTH = 5
Generating RTLIL representation for module `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101'.
Parameter \DIV_WIDTH = 5
Parameter \GLITCH_FILTER = 0

25.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DIV_WIDTH = 5
Parameter \GLITCH_FILTER = 0
Generating RTLIL representation for module `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx'.
Parameter \WIDTH = 10
Parameter \DITHER = 16'0100111001001111
Parameter \PHY = 40'0100100101000011010001010011010000110000

25.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pdm'.
Parameter \WIDTH = 10
Parameter \DITHER = 16'0100111001001111
Parameter \PHY = 40'0100100101000011010001010011010000110000
Generating RTLIL representation for module `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm'.
Parameter \WIDTH = 10
Parameter \DITHER = 16'0100111001001111
Parameter \PHY = 40'0100100101000011010001010011010000110000
Found cached RTLIL representation for module `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm'.
Parameter \WIDTH = 10
Parameter \DITHER = 16'0100111001001111
Parameter \PHY = 40'0100100101000011010001010011010000110000
Found cached RTLIL representation for module `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm'.
Parameter \DEPTH = 512
Parameter \WIDTH = 8

25.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync_ram'.
Parameter \DEPTH = 512
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram'.
Parameter \DIV_WIDTH = 8
Parameter \GLITCH_FILTER = 2

25.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DIV_WIDTH = 8
Parameter \GLITCH_FILTER = 2
Generating RTLIL representation for module `$paramod$7f9c9dc10c5023dd2cab0d7f15aed8a846ffdc0f\uart_rx'.
Parameter \DEPTH = 512
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram'.
Parameter \DIV_WIDTH = 8

25.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DIV_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001000'.
Parameter \AWIDTH = 8
Parameter \DWIDTH = 16

25.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_sdp'.
Parameter \AWIDTH = 8
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$b719a54c035d67416e4798d4fba708942b43d3ac\ram_sdp'.

25.2.13. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     \uart_wb
Used module:         $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram
Used module:             \ram_sdp
Used module:         $paramod$7f9c9dc10c5023dd2cab0d7f15aed8a846ffdc0f\uart_rx
Used module:             \glitch_filter
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001000
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm
Used module:     \uart2wb
Used module:         $paramod\stream2wb\WB_N=s32'00000000000000000000000000000011
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101
Used module:         $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx
Parameter \DIV_WIDTH = 15
Parameter \DW = 32
Found cached RTLIL representation for module `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb'.
Parameter \WB_N = 4
Parameter \UART_DIV = 25
Found cached RTLIL representation for module `$paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb'.
Parameter \AWIDTH = 9
Parameter \DWIDTH = 8

25.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_sdp'.
Parameter \AWIDTH = 9
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp'.
Parameter \L = 2
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Found cached RTLIL representation for module `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter'.

25.2.15. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb
Used module:         \fifo_sync_ram
Used module:             $paramod$b719a54c035d67416e4798d4fba708942b43d3ac\ram_sdp
Used module:         \uart_rx
Used module:             $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter
Used module:         \uart_tx
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm
Used module:     $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb
Used module:         \stream2wb
Parameter \DEPTH = 512
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram'.
Parameter \DIV_WIDTH = 15
Parameter \GLITCH_FILTER = 2

25.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DIV_WIDTH = 15
Parameter \GLITCH_FILTER = 2
Generating RTLIL representation for module `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx'.
Parameter \DEPTH = 512
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram'.
Parameter \DIV_WIDTH = 15

25.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DIV_WIDTH = 15
Generating RTLIL representation for module `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111'.
Parameter \WB_N = 4

25.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\stream2wb'.
Parameter \WB_N = 4
Generating RTLIL representation for module `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100'.
Parameter \DIV_WIDTH = 5
Found cached RTLIL representation for module `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101'.
Parameter \DIV_WIDTH = 5
Parameter \GLITCH_FILTER = 0
Found cached RTLIL representation for module `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx'.

25.2.19. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb
Used module:         $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram
Used module:             $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp
Used module:         $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx
Used module:             \glitch_filter
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm
Used module:     $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb
Used module:         $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101
Used module:         $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx
Parameter \L = 2
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Found cached RTLIL representation for module `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter'.

25.2.20. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb
Used module:         $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram
Used module:             $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp
Used module:         $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx
Used module:             $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm
Used module:     $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb
Used module:         $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101
Used module:         $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx

25.2.21. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \io_mapper
Used module:     $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb
Used module:         $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram
Used module:             $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp
Used module:         $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx
Used module:             $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111
Used module:     \dutif_flash
Used module:         \flashemu
Used module:     \dutif_ctrl
Used module:         $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm
Used module:     $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb
Used module:         $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100
Used module:         $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101
Used module:         $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx
Removing unused module `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001000'.
Removing unused module `$paramod$7f9c9dc10c5023dd2cab0d7f15aed8a846ffdc0f\uart_rx'.
Removing unused module `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000011'.
Removing unused module `$paramod$b719a54c035d67416e4798d4fba708942b43d3ac\ram_sdp'.
Removing unused module `\xclk_wb'.
Removing unused module `\xclk_strobe'.
Removing unused module `\uart_wb'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart2wb'.
Removing unused module `\stream2wb'.
Removing unused module `\ram_sdp'.
Removing unused module `\pwm'.
Removing unused module `\pdm_lfsr'.
Removing unused module `\pdm'.
Removing unused module `\dffesr_n'.
Removing unused module `\dffer_n'.
Removing unused module `\dffe_n'.
Removing unused module `\dff_n'.
Removing unused module `\lut4_carry_n'.
Removing unused module `\lut4_n'.
Removing unused module `\muacm2wb'.
Removing unused module `\i2c_master_wb'.
Removing unused module `\i2c_master'.
Removing unused module `\glitch_filter'.
Removing unused module `\fifo_sync_shift'.
Removing unused module `\fifo_sync_ram'.
Removing unused module `\delay_bus'.
Removing unused module `\delay_bit'.
Removed 29 unused modules.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328$714 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193$703 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1122$700 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072$697 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001$694 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:951$691 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:731$676 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:596$665 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:525$662 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:475$659 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$656 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:354$653 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478 in module sysmgr.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:231$475 in module flashemu.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:216$470 in module flashemu.
Removed 1 dead cases from process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460 in module flashemu.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460 in module flashemu.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452 in module flashemu.
Marked 3 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:151$443 in module flashemu.
Marked 9 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:98$438 in module flashemu.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:91$437 in module flashemu.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$430 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$425 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$419 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$414 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$408 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$403 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$397 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$392 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$386 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$381 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$375 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$370 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$364 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$359 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$353 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$348 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:156$345 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:143$343 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341 in module io_mapper.
Removed 1 dead cases from process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340 in module io_mapper.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336 in module io_mapper.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:98$325 in module dutif_flash.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:70$322 in module dutif_flash.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311 in module dutif_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:110$309 in module dutif_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308 in module dutif_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304 in module dutif_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301 in module dutif_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:110$1133 in module $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131 in module $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124 in module $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$1119 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$1115 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$1111 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033 in module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027 in module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025 in module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:83$1016 in module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:67$1010 in module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:42$1006 in module $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$996 in module $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$992 in module $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$988 in module $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$980 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$976 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$972 in module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$1101 in module $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$1097 in module $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$1093 in module $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941 in module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
Marked 3 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:80$937 in module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:70$933 in module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
Marked 2 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:60$925 in module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082 in module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:185$896 in module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:177$886 in module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869 in module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
Marked 1 switch rules as full_case in process $proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:154$864 in module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
Removed a total of 2 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 58 redundant assignments.
Promoted 63 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$724'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$720'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$713'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$709'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$702'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$699'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$696'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$693'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$690'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$688'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$686'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$682'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$675'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$671'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$664'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$661'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$658'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$655'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$650'.
  Set init value: \Q = 1'0

25.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1122$700'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001$694'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:525$662'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$656'.
Found async reset \pll_lock in `\sysmgr.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478'.
Found async reset \rst in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
Found async reset \rst in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
Found async reset \rst in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
Found async reset \rst in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131'.
Found async reset \rst in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124'.
Found async reset \rst in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122'.
Found async reset \rst in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$1111'.
Found async reset \rst in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033'.
Found async reset \rst in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027'.
Found async reset \rst in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025'.
Found async reset \rst in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:83$1016'.
Found async reset \rst in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:67$1010'.
Found async reset \rst in `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$988'.
Found async reset \rst in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983'.
Found async reset \rst in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$972'.
Found async reset \rst in `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$1093'.
Found async reset \rst in `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:154$864'.

25.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~119 debug messages>

25.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$724'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$720'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328$714'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$713'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$709'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193$703'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$702'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1122$700'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$699'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072$697'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$696'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001$694'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$693'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:951$691'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$690'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:906$689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$688'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:868$687'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$686'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$682'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:731$676'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$675'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$671'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:596$665'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$664'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:525$662'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$661'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:475$659'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$658'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$656'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$655'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:354$653'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:309$651'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$650'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$649'.
Creating decoders for process `\sysmgr.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478'.
     1/1: $0\rst_cnt[3:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:239$476'.
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:231$475'.
     1/1: $0\sui_out_shift[7:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:227$473'.
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:223$472'.
     1/1: $0\sui_in_data[7:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:216$470'.
     1/1: $0\sui_cnt[3:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460'.
     1/1: $1\mem_rd_data[7:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
     1/3: $1$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$459
     2/3: $1$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_DATA[31:0]$458
     3/3: $1$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_ADDR[10:0]$457
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:151$443'.
     1/3: $0\addr[23:0] [23:16]
     2/3: $0\addr[23:0] [7:0]
     3/3: $0\addr[23:0] [15:8]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:98$438'.
     1/9: $9\state_nxt[2:0]
     2/9: $8\state_nxt[2:0]
     3/9: $7\state_nxt[2:0]
     4/9: $6\state_nxt[2:0]
     5/9: $5\state_nxt[2:0]
     6/9: $4\state_nxt[2:0]
     7/9: $3\state_nxt[2:0]
     8/9: $2\state_nxt[2:0]
     9/9: $1\state_nxt[2:0]
Creating decoders for process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:91$437'.
     1/1: $0\state[2:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$430'.
     1/1: $0\sense_lo[7][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$425'.
     1/1: $0\sense_hi[7][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$419'.
     1/1: $0\sense_lo[6][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$414'.
     1/1: $0\sense_hi[6][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$408'.
     1/1: $0\sense_lo[5][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$403'.
     1/1: $0\sense_hi[5][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$397'.
     1/1: $0\sense_lo[4][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$392'.
     1/1: $0\sense_hi[4][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$386'.
     1/1: $0\sense_lo[3][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$381'.
     1/1: $0\sense_hi[3][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$375'.
     1/1: $0\sense_lo[2][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$370'.
     1/1: $0\sense_hi[2][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$364'.
     1/1: $0\sense_lo[1][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$359'.
     1/1: $0\sense_hi[1][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$353'.
     1/1: $0\sense_lo[0][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$348'.
     1/1: $0\sense_hi[0][15:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:156$345'.
     1/1: $0\sense_cnt[16:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:143$343'.
     1/1: $0\sense_tick_cnt[3:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:136$342'.
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
     1/2: $0\drive_oe[1:0]
     2/2: $0\drive_o[1:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340'.
     1/1: $0\wb_rdata[31:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336'.
     1/2: $0\bus_we_sense[0:0]
     2/2: $0\bus_we_drive[0:0]
Creating decoders for process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:67$328'.
Creating decoders for process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:98$325'.
     1/1: $0\cmd_cnt[31:0]
Creating decoders for process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:70$322'.
     1/1: $0\wb_rdata[31:0]
Creating decoders for process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:66$318'.
Creating decoders for process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:59$315'.
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311'.
     1/1: $0\dut_rst_n[0:0]
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:110$309'.
     1/1: $0\seq_cnt[27:0]
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
     1/3: $0\ctrl_vdd2[9:0]
     2/3: $0\ctrl_vdd1[9:0]
     3/3: $0\ctrl_vdd[9:0]
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
     1/4: $0\seq_rst_msk_lo[3:0]
     2/4: $0\seq_rst_msk_hi[3:0]
     3/4: $0\seq_inc[3:0]
     4/4: $0\ctrl_rst_mode[1:0]
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301'.
     1/2: $0\bus_we_ctrl_vdd[0:0]
     2/2: $0\bus_we_ctrl_crg[0:0]
Creating decoders for process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:62$293'.
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:175$1142'.
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
     1/7: $0\resp_data[31:0]
     2/7: $0\resp_ld[0:0]
     3/7: $0\wb_cyc[3:0]
     4/7: $0\wb_we[0:0]
     5/7: $0\wb_addr[15:0]
     6/7: $0\wb_wdata[31:0]
     7/7: $0\aux_csr[31:0]
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:110$1133'.
     1/1: $0\tx_reg[31:0]
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131'.
     1/1: $0\tx_cnt[2:0]
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:96$1129'.
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:87$1128'.
     1/1: $0\rx_reg[39:0]
Creating decoders for process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124'.
     1/1: $0\rx_cnt[2:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$1123'.
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122'.
     1/1: $0\shift[9:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$1119'.
     1/1: $0\bit_cnt[4:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$1115'.
     1/1: $0\div_cnt[15:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$1111'.
     1/1: $0\active[0:0]
Creating decoders for process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033'.
     1/1: $0\rd_valid[0:0]
Creating decoders for process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027'.
     1/1: $0\ram_rd_addr[8:0]
Creating decoders for process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025'.
     1/1: $0\ram_wr_addr[8:0]
Creating decoders for process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:83$1016'.
     1/1: $0\full[0:0]
Creating decoders for process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:67$1010'.
     1/1: $0\level[9:0]
Creating decoders for process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:72$1009'.
Creating decoders for process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:42$1006'.
     1/1: $0\acc[10:0]
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:55$1003'.
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1000'.
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$999'.
     1/1: $0\shift[8:0]
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$996'.
     1/1: $0\bit_cnt[4:0]
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$992'.
     1/1: $0\div_cnt[5:0]
Creating decoders for process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$988'.
     1/1: $0\active[0:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$984'.
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983'.
     1/1: $0\shift[9:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$980'.
     1/1: $0\bit_cnt[4:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$976'.
     1/1: $0\div_cnt[5:0]
Creating decoders for process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$972'.
     1/1: $0\active[0:0]
Creating decoders for process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1105'.
Creating decoders for process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$1104'.
     1/1: $0\shift[8:0]
Creating decoders for process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$1101'.
     1/1: $0\bit_cnt[4:0]
Creating decoders for process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$1097'.
     1/1: $0\div_cnt[15:0]
Creating decoders for process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$1093'.
     1/1: $0\active[0:0]
Creating decoders for process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:53$946'.
Creating decoders for process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941'.
     1/2: $0\fall[0:0]
     2/2: $0\rise[0:0]
Creating decoders for process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:80$937'.
     1/1: $0\state[0:0]
Creating decoders for process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:70$933'.
     1/1: $0\cnt[1:0]
Creating decoders for process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:60$925'.
     1/2: $2\cnt_move[1:0]
     2/2: $1\cnt_move[1:0]
Creating decoders for process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.
Creating decoders for process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:143$921'.
Creating decoders for process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
     1/4: $1$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1087
     2/4: $1$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_DATA[7:0]$1088
     3/4: $1$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_ADDR[8:0]$1089
     4/4: $0\rd_data[7:0]
Creating decoders for process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:193$898'.
     1/1: $0\uart_div[14:0]
Creating decoders for process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:185$896'.
     1/1: $0\ub_rdata[31:0]
Creating decoders for process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:177$886'.
     1/1: $0\ub_ack[0:0]
Creating decoders for process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
     1/4: $0\ub_wr_div[0:0]
     2/4: $0\ub_wr_data[0:0]
     3/4: $0\ub_rd_ctrl[0:0]
     4/4: $0\ub_rd_data[0:0]
Creating decoders for process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:154$864'.
     1/1: $0\urf_overflow[0:0]

25.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\flashemu.\mem_rd_data' from process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460'.
No latch inferred for signal `\flashemu.\state_nxt' from process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:98$438'.
No latch inferred for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\wb_rdata_i' from process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:175$1142'.
No latch inferred for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\rdata.i' from process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:175$1142'.
No latch inferred for signal `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.\dither' from process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:72$1009'.
No latch inferred for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\cnt_move' from process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:60$925'.
No latch inferred for signal `\top.\wb_rdata[0]' from process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.
No latch inferred for signal `\top.\wb_rdata[1]' from process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.
No latch inferred for signal `\top.\wb_rdata[2]' from process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.
No latch inferred for signal `\top.\wb_rdata[3]' from process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.

25.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721'.
  created $adff cell `$procdff$1633' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328$714'.
  created $dff cell `$procdff$1634' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710'.
  created $adff cell `$procdff$1635' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193$703'.
  created $dff cell `$procdff$1636' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1122$700'.
  created $adff cell `$procdff$1637' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072$697'.
  created $dff cell `$procdff$1638' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001$694'.
  created $adff cell `$procdff$1639' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:951$691'.
  created $dff cell `$procdff$1640' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:906$689'.
  created $dff cell `$procdff$1641' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:868$687'.
  created $dff cell `$procdff$1642' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683'.
  created $adff cell `$procdff$1643' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:731$676'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672'.
  created $adff cell `$procdff$1645' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:596$665'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:525$662'.
  created $adff cell `$procdff$1647' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:475$659'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$656'.
  created $adff cell `$procdff$1649' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:354$653'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:309$651'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$649'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\sysmgr.\rst_cnt' using process `\sysmgr.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478'.
  created $adff cell `$procdff$1653' with positive edge clock and negative level reset.
Creating register for signal `\flashemu.\sui_out_stb' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:239$476'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\flashemu.\sui_out_shift' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:231$475'.
  created $dff cell `$procdff$1655' with positive edge clock.
Creating register for signal `\flashemu.\sui_in_stb' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:227$473'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `\flashemu.\sui_in_data' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:223$472'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `\flashemu.\sui_cnt' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:216$470'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\flashemu.\io_mosi_r' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `\flashemu.\io_csn_r' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `\flashemu.\io_clk_r' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `\flashemu.\evt_clk_rise' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `\flashemu.\evt_clk_fall' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `\flashemu.\evt_csn_fall' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `\flashemu.\mem_rd_addr_lsb_r' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `\flashemu.\mem_rd_data_word' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `\flashemu.$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_ADDR' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `\flashemu.$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_DATA' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `\flashemu.$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `\flashemu.\addr' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:151$443'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `\flashemu.\state' using process `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:91$437'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[7]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$430'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[7]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$425'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[6]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$419'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[6]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$414'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[5]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$408'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[5]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$403'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[4]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$397'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[4]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$392'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[3]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$386'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[3]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$381'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[2]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$375'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[2]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$370'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[1]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$364'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[1]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$359'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\io_mapper.\sense_lo[0]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$353'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\io_mapper.\sense_hi[0]' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$348'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\io_mapper.\sense_cnt' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:156$345'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\io_mapper.\sense_tick_cnt' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:143$343'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\io_mapper.\sense_ior' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:136$342'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `\io_mapper.\drive_o' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
  created $adff cell `$procdff$1691' with positive edge clock and positive level reset.
Creating register for signal `\io_mapper.\drive_oe' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
  created $adff cell `$procdff$1692' with positive edge clock and positive level reset.
Creating register for signal `\io_mapper.\wb_rdata' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\io_mapper.\bus_we_drive' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\io_mapper.\bus_we_sense' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\io_mapper.\wb_ack' using process `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:67$328'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\dutif_flash.\cmd_cnt' using process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:98$325'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\dutif_flash.\wb_rdata' using process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:70$322'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\dutif_flash.\mem_wr_ena' using process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:66$318'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\dutif_flash.\wb_ack' using process `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:59$315'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\dutif_ctrl.\dut_xclk' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\dutif_ctrl.\dut_rst_n' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\dutif_ctrl.\seq_cnt' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:110$309'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\dutif_ctrl.\ctrl_vdd' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
  created $adff cell `$procdff$1704' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\ctrl_vdd1' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
  created $adff cell `$procdff$1705' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\ctrl_vdd2' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
  created $adff cell `$procdff$1706' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\ctrl_rst_mode' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
  created $adff cell `$procdff$1707' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\seq_inc' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
  created $adff cell `$procdff$1708' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\seq_rst_msk_hi' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
  created $adff cell `$procdff$1709' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\seq_rst_msk_lo' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
  created $adff cell `$procdff$1710' with positive edge clock and positive level reset.
Creating register for signal `\dutif_ctrl.\bus_we_ctrl_crg' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\dutif_ctrl.\bus_we_ctrl_vdd' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\dutif_ctrl.\wb_ack' using process `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:62$293'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\aux_csr' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\wb_wdata' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\wb_addr' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\wb_we' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\wb_cyc' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\resp_data' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\resp_ld' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\tx_reg' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:110$1133'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\tx_cnt' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131'.
  created $adff cell `$procdff$1722' with positive edge clock and positive level reset.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\cmd_stb' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:96$1129'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\rx_reg' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:87$1128'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.\rx_cnt' using process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124'.
  created $adff cell `$procdff$1725' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.\ack' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$1123'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.\shift' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122'.
  created $adff cell `$procdff$1727' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.\bit_cnt' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$1119'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.\div_cnt' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$1115'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.\active' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$1111'.
  created $adff cell `$procdff$1730' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.\rd_valid' using process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033'.
  created $adff cell `$procdff$1731' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.\ram_rd_addr' using process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027'.
  created $adff cell `$procdff$1732' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.\ram_wr_addr' using process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025'.
  created $adff cell `$procdff$1733' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.\full' using process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:83$1016'.
  created $adff cell `$procdff$1734' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.\level' using process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:67$1010'.
  created $adff cell `$procdff$1735' with positive edge clock and positive level reset.
Creating register for signal `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.\acc' using process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:42$1006'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\genblk1.rx_sync' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:55$1003'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\genblk1.rx_fd' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:55$1003'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\stb' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1000'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\shift' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$999'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\bit_cnt' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$996'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\div_cnt' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$992'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.\active' using process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$988'.
  created $adff cell `$procdff$1743' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.\ack' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$984'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.\shift' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983'.
  created $adff cell `$procdff$1745' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.\bit_cnt' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$980'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.\div_cnt' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$976'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.\active' using process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$972'.
  created $adff cell `$procdff$1748' with positive edge clock and positive level reset.
Creating register for signal `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.\stb' using process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1105'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.\shift' using process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$1104'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.\bit_cnt' using process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$1101'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.\div_cnt' using process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$1097'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.\active' using process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$1093'.
  created $adff cell `$procdff$1753' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\sync' using process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:53$946'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\rise' using process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\fall' using process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\state' using process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:80$937'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.\cnt' using process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:70$933'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\top.\vid_clk' using process `\top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:143$921'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_DATA' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_ADDR' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.\rd_data' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\uart_div' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:193$898'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_rdata' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:185$896'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_ack' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:177$886'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_rd_data' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_rd_ctrl' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_wr_data' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\ub_wr_div' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.\urf_overflow' using process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:154$864'.
  created $adff cell `$procdff$1771' with positive edge clock and positive level reset.

25.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

25.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$724'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1386$721'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$720'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328$714'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328$714'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$713'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251$710'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$709'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193$703'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193$703'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$702'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1122$700'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$699'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072$697'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072$697'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$696'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001$694'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$693'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:951$691'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:951$691'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$690'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:906$689'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:906$689'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$688'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:868$687'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$686'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:789$683'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$682'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:731$676'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:731$676'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$675'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:654$672'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$671'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:596$665'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:596$665'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$664'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:525$662'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$661'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:475$659'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:475$659'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$658'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$656'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$655'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:354$653'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:354$653'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$652'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:309$651'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:309$651'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$650'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$649'.
Found and cleaned up 1 empty switch in `\sysmgr.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478'.
Removing empty process `sysmgr.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:66$478'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:239$476'.
Found and cleaned up 3 empty switches in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:231$475'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:231$475'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:227$473'.
Found and cleaned up 1 empty switch in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:223$472'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:223$472'.
Found and cleaned up 2 empty switches in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:216$470'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:216$470'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:197$463'.
Found and cleaned up 1 empty switch in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:178$460'.
Found and cleaned up 1 empty switch in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:169$452'.
Found and cleaned up 5 empty switches in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:151$443'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:151$443'.
Found and cleaned up 9 empty switches in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:98$438'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:98$438'.
Found and cleaned up 1 empty switch in `\flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:91$437'.
Removing empty process `flashemu.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:91$437'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$430'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$430'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$425'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$425'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$419'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$419'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$414'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$414'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$408'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$408'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$403'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$403'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$397'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$397'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$392'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$392'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$386'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$386'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$381'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$381'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$375'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$375'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$370'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$370'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$364'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$364'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$359'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$359'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$353'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:176$353'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$348'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:169$348'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:156$345'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:156$345'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:143$343'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:143$343'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:136$342'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:102$341'.
Found and cleaned up 2 empty switches in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:85$340'.
Found and cleaned up 1 empty switch in `\io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:73$336'.
Removing empty process `io_mapper.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:67$328'.
Found and cleaned up 1 empty switch in `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:98$325'.
Removing empty process `dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:98$325'.
Found and cleaned up 1 empty switch in `\dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:70$322'.
Removing empty process `dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:70$322'.
Removing empty process `dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:66$318'.
Removing empty process `dutif_flash.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:59$315'.
Found and cleaned up 1 empty switch in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:116$311'.
Found and cleaned up 1 empty switch in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:110$309'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:110$309'.
Found and cleaned up 1 empty switch in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:95$308'.
Found and cleaned up 1 empty switch in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:81$304'.
Found and cleaned up 1 empty switch in `\dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:71$301'.
Removing empty process `dutif_ctrl.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:62$293'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:175$1142'.
Found and cleaned up 5 empty switches in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:122$1137'.
Found and cleaned up 2 empty switches in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:110$1133'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:110$1133'.
Found and cleaned up 2 empty switches in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:100$1131'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:96$1129'.
Found and cleaned up 1 empty switch in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:87$1128'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:87$1128'.
Found and cleaned up 1 empty switch in `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124'.
Removing empty process `$paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:81$1124'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$1123'.
Found and cleaned up 2 empty switches in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$1122'.
Found and cleaned up 2 empty switches in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$1119'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$1119'.
Found and cleaned up 1 empty switch in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$1115'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$1115'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$1111'.
Found and cleaned up 1 empty switch in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033'.
Removing empty process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:116$1033'.
Found and cleaned up 1 empty switch in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027'.
Removing empty process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:108$1027'.
Found and cleaned up 1 empty switch in `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025'.
Removing empty process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:95$1025'.
Removing empty process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:83$1016'.
Removing empty process `$paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:67$1010'.
Removing empty process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:72$1009'.
Found and cleaned up 1 empty switch in `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:42$1006'.
Removing empty process `$paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:42$1006'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:55$1003'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1000'.
Found and cleaned up 1 empty switch in `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$999'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$999'.
Found and cleaned up 2 empty switches in `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$996'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$996'.
Found and cleaned up 2 empty switches in `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$992'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$992'.
Removing empty process `$paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$988'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:67$984'.
Found and cleaned up 2 empty switches in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:58$983'.
Found and cleaned up 2 empty switches in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$980'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:51$980'.
Found and cleaned up 1 empty switch in `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$976'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:42$976'.
Removing empty process `$paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:35$972'.
Removing empty process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:102$1105'.
Found and cleaned up 1 empty switch in `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$1104'.
Removing empty process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:95$1104'.
Found and cleaned up 2 empty switches in `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$1101'.
Removing empty process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:88$1101'.
Found and cleaned up 2 empty switches in `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$1097'.
Removing empty process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:77$1097'.
Removing empty process `$paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:70$1093'.
Removing empty process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:53$946'.
Found and cleaned up 1 empty switch in `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941'.
Removing empty process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:95$941'.
Found and cleaned up 3 empty switches in `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:80$937'.
Removing empty process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:80$937'.
Found and cleaned up 1 empty switch in `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:70$933'.
Removing empty process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:70$933'.
Found and cleaned up 2 empty switches in `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:60$925'.
Removing empty process `$paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:60$925'.
Removing empty process `top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:0$924'.
Removing empty process `top.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/top.v:143$921'.
Found and cleaned up 2 empty switches in `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
Removing empty process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:38$1082'.
Found and cleaned up 1 empty switch in `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:193$898'.
Removing empty process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:193$898'.
Found and cleaned up 1 empty switch in `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:185$896'.
Removing empty process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:185$896'.
Found and cleaned up 1 empty switch in `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:177$886'.
Removing empty process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:177$886'.
Found and cleaned up 1 empty switch in `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
Removing empty process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:164$869'.
Removing empty process `$paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.$proc$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:154$864'.
Cleaned up 119 empty switches.

25.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysmgr.
Optimizing module flashemu.
<suppressed ~3 debug messages>
Optimizing module io_mapper.
<suppressed ~2 debug messages>
Optimizing module dutif_flash.
<suppressed ~2 debug messages>
Optimizing module dutif_ctrl.
<suppressed ~2 debug messages>
Optimizing module $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
<suppressed ~1 debug messages>
Optimizing module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Optimizing module $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.
Optimizing module $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.
<suppressed ~2 debug messages>
Optimizing module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
<suppressed ~1 debug messages>
Optimizing module $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.
<suppressed ~2 debug messages>
Optimizing module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
<suppressed ~6 debug messages>
Optimizing module top.
Optimizing module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Optimizing module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
<suppressed ~2 debug messages>
Optimizing module $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb.

25.4. Executing FLATTEN pass (flatten design).
Deleting now unused module sysmgr.
Deleting now unused module flashemu.
Deleting now unused module io_mapper.
Deleting now unused module dutif_flash.
Deleting now unused module dutif_ctrl.
Deleting now unused module $paramod\stream2wb\WB_N=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000001111.
Deleting now unused module $paramod$c32249f57cf18aae6c3720d875a1d87207eed63c\fifo_sync_ram.
Deleting now unused module $paramod$febfdc51e15b95fe695af5cca45e7461a39cf045\pdm.
Deleting now unused module $paramod$d715d575d7ec711403653b52a19ba274a94de900\uart_rx.
Deleting now unused module $paramod\uart_tx\DIV_WIDTH=s32'00000000000000000000000000000101.
Deleting now unused module $paramod$040bc60b704b225a4dd4066c5cc2e345e813b2fc\uart_rx.
Deleting now unused module $paramod$3dde714f422b83739ea51939bb54a1d4747be207\glitch_filter.
Deleting now unused module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Deleting now unused module $paramod$4f361932de91ede5953dd4c0aeb3e114a3a7bd1b\uart_wb.
Deleting now unused module $paramod$9df5bd86f5dee2fa15d4a73eb95e52ff51604190\uart2wb.
<suppressed ~19 debug messages>

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port top.dut_gpio to input.

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 25 unused cells and 407 unused wires.
<suppressed ~36 debug messages>

25.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\crg_I.$procmux$1191: \crg_I.rst_cnt -> { 1'0 \crg_I.rst_cnt [2:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\flash_I.\flash_I.$procmux$1266.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1268.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1275.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1283.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1292.
    dead port 1/2 on $mux $flatten\flash_I.\flash_I.$procmux$1300.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1302.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1313.
    dead port 2/2 on $mux $flatten\flash_I.\flash_I.$procmux$1325.
    dead port 1/2 on $mux $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procmux$1597.
Removed 10 multiplexer ports.
<suppressed ~115 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\flash_I.\flash_I.$procmux$1214:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455
      New ports: A=1'0, B=1'1, Y=$flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0]
      New connections: $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [31:1] = { $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] $flatten\flash_I.\flash_I.$0$memwr$\mem_storage$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:175$436_EN[31:0]$455 [0] }
    New ctrl vector for $pmux cell $flatten\flash_I.\flash_I.$procmux$1328: { $flatten\flash_I.\flash_I.$procmux$1326_CMP $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:144$441_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:154$444_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:156$445_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:158$446_Y }
    New ctrl vector for $pmux cell $flatten\if_I.\wb_I.$procmux$1454: $auto$opt_reduce.cc:134:opt_pmux$1775
    Consolidated identical input bits for $mux cell $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$procmux$1603:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083
      New ports: A=1'0, B=1'1, Y=$flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0]
      New connections: $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [7:1] = { $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] }
    Consolidated identical input bits for $mux cell $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$procmux$1603:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083
      New ports: A=1'0, B=1'1, Y=$flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0]
      New connections: $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [7:1] = { $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$0$memwr$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:46$1081_EN[7:0]$1083 [0] }
  Optimizing cells in module \top.
Performed a total of 5 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.6. Executing OPT_DFF pass (perform DFF optimizations).

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 73 unused wires.
<suppressed ~2 debug messages>

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

25.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.13. Executing OPT_DFF pass (perform DFF optimizations).

25.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.16. Finished OPT passes. (There is nothing left to do.)

25.11. Executing FSM pass (extract and optimize FSM).

25.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.flash_I.flash_I.state.

25.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\flash_I.flash_I.state' from module `\top'.
  found $dff cell for state register: $flatten\flash_I.\flash_I.$procdff$1671
  root of input selection tree: $flatten\flash_I.\flash_I.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \crg_I.rst_out
  found ctrl input: \flash_I.flash_I.io_csn_r [1]
  found ctrl input: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:158$446_Y
  found ctrl input: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:156$445_Y
  found ctrl input: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:154$444_Y
  found ctrl input: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:144$441_Y
  found ctrl input: $flatten\flash_I.\flash_I.$procmux$1326_CMP
  found ctrl input: \flash_I.flash_I.sui_in_stb
  found state code: 3'110
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:111$439_Y
  found state code: 3'010
  found state code: 3'011
  found ctrl input: \flash_I.flash_I.evt_csn_fall
  found state code: 3'001
  found state code: 3'000
  found ctrl output: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:144$441_Y
  found ctrl output: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:154$444_Y
  found ctrl output: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:156$445_Y
  found ctrl output: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:158$446_Y
  found ctrl output: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:160$448_Y
  found ctrl output: $flatten\flash_I.\flash_I.$procmux$1326_CMP
  ctrl inputs: { \crg_I.rst_out $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:111$439_Y \flash_I.flash_I.sui_in_stb \flash_I.flash_I.evt_csn_fall \flash_I.flash_I.io_csn_r [1] }
  ctrl outputs: { $flatten\flash_I.\flash_I.$procmux$1326_CMP $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:160$448_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:158$446_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:156$445_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:154$444_Y $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:144$441_Y $flatten\flash_I.\flash_I.$0\state[2:0] }
  transition:      3'000 5'0--00 ->      3'000 9'100000000
  transition:      3'000 5'0--10 ->      3'001 9'100000001
  transition:      3'000 5'0---1 ->      3'000 9'100000000
  transition:      3'000 5'1---- ->      3'000 9'100000000
  transition:      3'100 5'0-0-0 ->      3'100 9'000100100
  transition:      3'100 5'0-1-0 ->      3'101 9'000100101
  transition:      3'100 5'0---1 ->      3'000 9'000100000
  transition:      3'100 5'1---- ->      3'000 9'000100000
  transition:      3'010 5'0---0 ->      3'010 9'000000010
  transition:      3'010 5'0---1 ->      3'000 9'000000000
  transition:      3'010 5'1---- ->      3'000 9'000000000
  transition:      3'110 5'0---0 ->      3'110 9'010000110
  transition:      3'110 5'0---1 ->      3'000 9'010000000
  transition:      3'110 5'1---- ->      3'000 9'010000000
  transition:      3'001 5'0-0-0 ->      3'001 9'000001001
  transition:      3'001 5'001-0 ->      3'010 9'000001010
  transition:      3'001 5'011-0 ->      3'011 9'000001011
  transition:      3'001 5'0---1 ->      3'000 9'000001000
  transition:      3'001 5'1---- ->      3'000 9'000001000
  transition:      3'101 5'0-0-0 ->      3'101 9'001000101
  transition:      3'101 5'0-1-0 ->      3'110 9'001000110
  transition:      3'101 5'0---1 ->      3'000 9'001000000
  transition:      3'101 5'1---- ->      3'000 9'001000000
  transition:      3'011 5'0-0-0 ->      3'011 9'000010011
  transition:      3'011 5'0-1-0 ->      3'100 9'000010100
  transition:      3'011 5'0---1 ->      3'000 9'000010000
  transition:      3'011 5'1---- ->      3'000 9'000010000

25.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\flash_I.flash_I.state$1776' from module `\top'.

25.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 16 unused cells and 16 unused wires.
<suppressed ~18 debug messages>

25.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\flash_I.flash_I.state$1776' from module `\top'.
  Removing unused output signal $flatten\flash_I.\flash_I.$0\state[2:0] [0].
  Removing unused output signal $flatten\flash_I.\flash_I.$0\state[2:0] [1].
  Removing unused output signal $flatten\flash_I.\flash_I.$0\state[2:0] [2].
  Removing unused output signal $flatten\flash_I.\flash_I.$procmux$1326_CMP.

25.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\flash_I.flash_I.state$1776' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

25.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\flash_I.flash_I.state$1776' from module `top':
-------------------------------------

  Information on FSM $fsm$\flash_I.flash_I.state$1776 (\flash_I.flash_I.state):

  Number of input signals:    5
  Number of output signals:   5
  Number of state bits:       7

  Input signals:
    0: \flash_I.flash_I.io_csn_r [1]
    1: \flash_I.flash_I.evt_csn_fall
    2: \flash_I.flash_I.sui_in_stb
    3: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:111$439_Y
    4: \crg_I.rst_out

  Output signals:
    0: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:144$441_Y
    1: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:154$444_Y
    2: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:156$445_Y
    3: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:158$446_Y
    4: $flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:160$448_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0--00   ->     0 5'00000
      1:     0 5'0---1   ->     0 5'00000
      2:     0 5'1----   ->     0 5'00000
      3:     0 5'0--10   ->     4 5'00000
      4:     1 5'0---1   ->     0 5'00100
      5:     1 5'1----   ->     0 5'00100
      6:     1 5'0-0-0   ->     1 5'00100
      7:     1 5'0-1-0   ->     5 5'00100
      8:     2 5'0---1   ->     0 5'00000
      9:     2 5'1----   ->     0 5'00000
     10:     2 5'0---0   ->     2 5'00000
     11:     3 5'0---1   ->     0 5'10000
     12:     3 5'1----   ->     0 5'10000
     13:     3 5'0---0   ->     3 5'10000
     14:     4 5'0---1   ->     0 5'00001
     15:     4 5'1----   ->     0 5'00001
     16:     4 5'001-0   ->     2 5'00001
     17:     4 5'0-0-0   ->     4 5'00001
     18:     4 5'011-0   ->     6 5'00001
     19:     5 5'0---1   ->     0 5'01000
     20:     5 5'1----   ->     0 5'01000
     21:     5 5'0-1-0   ->     3 5'01000
     22:     5 5'0-0-0   ->     5 5'01000
     23:     6 5'0---1   ->     0 5'00010
     24:     6 5'1----   ->     0 5'00010
     25:     6 5'0-1-0   ->     1 5'00010
     26:     6 5'0-0-0   ->     6 5'00010

-------------------------------------

25.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\flash_I.flash_I.state$1776' from module `\top'.

25.12. Executing OPT pass (performing simple optimizations).

25.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

25.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

25.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

25.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$procdff$1763 ($dff) from module top (D = $flatten\test_uart_I.\uart_tx_fifo_I.\ram_I.$memrd$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:42$1086_DATA, Q = \test_uart_I.uart_tx_fifo_I.ram_I.rd_data).
Adding EN signal on $flatten\test_uart_I.\uart_tx_fifo_I.$procdff$1733 ($adff) from module top (D = $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026_Y [8:0], Q = \test_uart_I.uart_tx_fifo_I.ram_wr_addr).
Adding EN signal on $flatten\test_uart_I.\uart_tx_fifo_I.$procdff$1732 ($adff) from module top (D = $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028_Y [8:0], Q = \test_uart_I.uart_tx_fifo_I.ram_rd_addr).
Adding EN signal on $flatten\test_uart_I.\uart_tx_fifo_I.$procdff$1731 ($adff) from module top (D = $flatten\test_uart_I.\uart_tx_fifo_I.$not$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:114$1031_Y, Q = \test_uart_I.uart_tx_fifo_I.rd_valid).
Adding SRST signal on $flatten\test_uart_I.\uart_tx_I.$procdff$1729 ($dff) from module top (D = $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118_Y [15], Q = \test_uart_I.uart_tx_I.div_cnt [15], rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.\uart_tx_I.$procdff$1728 ($dff) from module top (D = $flatten\test_uart_I.\uart_tx_I.$procmux$1519_Y, Q = \test_uart_I.uart_tx_I.bit_cnt, rval = 5'01000).
Adding EN signal on $auto$ff.cc:262:slice$1857 ($sdff) from module top (D = $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121_Y [4:0], Q = \test_uart_I.uart_tx_I.bit_cnt).
Adding EN signal on $flatten\test_uart_I.\uart_tx_I.$procdff$1727 ($adff) from module top (D = $flatten\test_uart_I.\uart_tx_I.$0\shift[9:0], Q = { \test_uart_I.uart_tx_I.shift [9:1] \dut_usr [1] }).
Adding EN signal on $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$procdff$1763 ($dff) from module top (D = $flatten\test_uart_I.\uart_rx_fifo_I.\ram_I.$memrd$\ram$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/ram_sdp.v:42$1086_DATA, Q = \test_uart_I.uart_rx_fifo_I.ram_I.rd_data).
Adding EN signal on $flatten\test_uart_I.\uart_rx_fifo_I.$procdff$1733 ($adff) from module top (D = $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026_Y [8:0], Q = \test_uart_I.uart_rx_fifo_I.ram_wr_addr).
Adding EN signal on $flatten\test_uart_I.\uart_rx_fifo_I.$procdff$1732 ($adff) from module top (D = $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028_Y [8:0], Q = \test_uart_I.uart_rx_fifo_I.ram_rd_addr).
Adding EN signal on $flatten\test_uart_I.\uart_rx_fifo_I.$procdff$1731 ($adff) from module top (D = $flatten\test_uart_I.\uart_rx_fifo_I.$not$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:114$1031_Y, Q = \test_uart_I.uart_rx_fifo_I.rd_valid).
Adding SRST signal on $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procdff$1758 ($dff) from module top (D = $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:74$934_Y, Q = \test_uart_I.uart_rx_I.genblk1.gf_I.cnt, rval = 2'11).
Adding SRST signal on $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procdff$1757 ($dff) from module top (D = $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procmux$1585_Y, Q = \test_uart_I.uart_rx_I.genblk1.gf_I.state, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1867 ($sdff) from module top (D = $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procmux$1585_Y, Q = \test_uart_I.uart_rx_I.genblk1.gf_I.state).
Adding SRST signal on $flatten\test_uart_I.\uart_rx_I.$procdff$1751 ($dff) from module top (D = $flatten\test_uart_I.\uart_rx_I.$procmux$1564_Y, Q = \test_uart_I.uart_rx_I.bit_cnt, rval = 5'01000).
Adding EN signal on $auto$ff.cc:262:slice$1871 ($sdff) from module top (D = $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103_Y [4:0], Q = \test_uart_I.uart_rx_I.bit_cnt).
Adding EN signal on $flatten\test_uart_I.\uart_rx_I.$procdff$1750 ($dff) from module top (D = { \test_uart_I.uart_rx_I.genblk1.gf_I.state \test_uart_I.uart_rx_I.shift [8:1] }, Q = \test_uart_I.uart_rx_I.shift).
Adding SRST signal on $flatten\test_uart_I.$procdff$1770 ($dff) from module top (D = $flatten\test_uart_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:174$885_Y, Q = \test_uart_I.ub_wr_div, rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.$procdff$1769 ($dff) from module top (D = $flatten\test_uart_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:173$882_Y, Q = \test_uart_I.ub_wr_data, rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.$procdff$1768 ($dff) from module top (D = $flatten\test_uart_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:172$877_Y, Q = \test_uart_I.ub_rd_ctrl, rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.$procdff$1767 ($dff) from module top (D = $flatten\test_uart_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:171$873_Y, Q = \test_uart_I.ub_rd_data, rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.$procdff$1766 ($dff) from module top (D = $flatten\test_uart_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:181$892_Y, Q = \test_uart_I.ub_ack, rval = 1'0).
Adding SRST signal on $flatten\test_uart_I.$procdff$1765 ($dff) from module top (D = { \test_uart_I.urf_overflow \test_uart_I.utf_empty \test_uart_I.uart_tx_fifo_I.full \test_uart_I.uart_div [14:8] }, Q = { \test_uart_I.ub_rdata [30:28] \test_uart_I.ub_rdata [14:8] }, rval = 10'0000000000).
Adding SRST signal on $flatten\test_uart_I.$procdff$1765 ($dff) from module top (D = { $flatten\test_uart_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:189$897_Y [31] $flatten\test_uart_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:189$897_Y [27:15] $flatten\test_uart_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:189$897_Y [7:0] }, Q = { \test_uart_I.ub_rdata [31] \test_uart_I.ub_rdata [27:15] \test_uart_I.ub_rdata [7:0] }, rval = 22'0000000000000000000000).
Adding EN signal on $flatten\test_uart_I.$procdff$1764 ($dff) from module top (D = \if_I.wb_I.wb_wdata [14:0], Q = \test_uart_I.uart_div).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1695 ($dff) from module top (D = \if_I.wb_I.wb_addr [3], Q = \io_mapper_I.bus_we_sense, rval = 1'0).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1694 ($dff) from module top (D = $flatten\ctrl_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:76$302_Y, Q = \io_mapper_I.bus_we_drive, rval = 1'0).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1693 ($dff) from module top (D = $flatten\io_mapper_I.$procmux$1397_Y, Q = \io_mapper_I.wb_rdata, rval = 0).
Adding EN signal on $flatten\io_mapper_I.$procdff$1692 ($adff) from module top (D = \if_I.wb_I.wb_wdata [3:2], Q = \io_mapper_I.drive_oe).
Adding EN signal on $flatten\io_mapper_I.$procdff$1691 ($adff) from module top (D = \if_I.wb_I.wb_wdata [1:0], Q = \io_mapper_I.drive_o).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1689 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344_Y [3:0], Q = \io_mapper_I.sense_tick_cnt, rval = 4'0000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1688 ($dff) from module top (D = $flatten\io_mapper_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:160$347_Y, Q = \io_mapper_I.sense_cnt, rval = 17'11111111111111110).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1687 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352_Y [15:0], Q = \io_mapper_I.sense_hi[0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1686 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358_Y [15:0], Q = \io_mapper_I.sense_lo[0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1685 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363_Y [15:0], Q = \io_mapper_I.sense_hi[1], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1684 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369_Y [15:0], Q = \io_mapper_I.sense_lo[1], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1683 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374_Y [15:0], Q = \io_mapper_I.sense_hi[2], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1682 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380_Y [15:0], Q = \io_mapper_I.sense_lo[2], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1681 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385_Y [15:0], Q = \io_mapper_I.sense_hi[3], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1680 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391_Y [15:0], Q = \io_mapper_I.sense_lo[3], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1679 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396_Y [15:0], Q = \io_mapper_I.sense_hi[4], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1678 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402_Y [15:0], Q = \io_mapper_I.sense_lo[4], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1677 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407_Y [15:0], Q = \io_mapper_I.sense_hi[5], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1676 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413_Y [15:0], Q = \io_mapper_I.sense_lo[5], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1675 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418_Y [15:0], Q = \io_mapper_I.sense_hi[6], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1674 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424_Y [15:0], Q = \io_mapper_I.sense_lo[6], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1673 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429_Y [15:0], Q = \io_mapper_I.sense_hi[7], rval = 16'0000000000000000).
Adding SRST signal on $flatten\io_mapper_I.$procdff$1672 ($dff) from module top (D = $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435_Y [15:0], Q = \io_mapper_I.sense_lo[7], rval = 16'0000000000000000).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1725 ($adff) from module top (D = $flatten\if_I.\wb_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1127_Y [2:0], Q = \if_I.wb_I.rx_cnt).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1724 ($dff) from module top (D = { \if_I.wb_I.rx_reg [31:0] \if_I.rx_I.shift [7:0] }, Q = \if_I.wb_I.rx_reg).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1722 ($adff) from module top (D = $flatten\if_I.\wb_I.$0\tx_cnt[2:0], Q = \if_I.wb_I.tx_cnt).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1721 ($dff) from module top (D = $flatten\if_I.\wb_I.$0\tx_reg[31:0], Q = \if_I.wb_I.tx_reg).
Adding SRST signal on $flatten\if_I.\wb_I.$procdff$1720 ($dff) from module top (D = $flatten\if_I.\wb_I.$procmux$1454_Y, Q = \if_I.wb_I.resp_ld, rval = 1'0).
Adding SRST signal on $flatten\if_I.\wb_I.$procdff$1718 ($dff) from module top (D = $flatten\if_I.\wb_I.$procmux$1464_Y, Q = \if_I.wb_I.wb_cyc, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1918 ($sdff) from module top (D = $flatten\if_I.\wb_I.$shl$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:139$1139_Y [3:0], Q = \if_I.wb_I.wb_cyc).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1717 ($dff) from module top (D = $flatten\if_I.\wb_I.$not$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:138$1138_Y, Q = \if_I.wb_I.wb_we).
Adding EN signal on $flatten\if_I.\wb_I.$procdff$1716 ($dff) from module top (D = \if_I.wb_I.rx_reg [15:0], Q = \if_I.wb_I.wb_addr).
Adding SRST signal on $flatten\if_I.\wb_I.$procdff$1714 ($dff) from module top (D = $flatten\if_I.\wb_I.$procmux$1496_Y, Q = \if_I.wb_I.aux_csr, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1930 ($sdff) from module top (D = \if_I.wb_I.rx_reg [31:0], Q = \if_I.wb_I.aux_csr).
Adding SRST signal on $flatten\if_I.\tx_I.$procdff$1747 ($dff) from module top (D = $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979_Y [5:0], Q = \if_I.tx_I.div_cnt, rval = 6'010111).
Adding SRST signal on $flatten\if_I.\tx_I.$procdff$1746 ($dff) from module top (D = $flatten\if_I.\tx_I.$procmux$1554_Y, Q = \if_I.tx_I.bit_cnt, rval = 5'01000).
Adding EN signal on $auto$ff.cc:262:slice$1935 ($sdff) from module top (D = $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982_Y [4:0], Q = \if_I.tx_I.bit_cnt).
Adding EN signal on $flatten\if_I.\tx_I.$procdff$1745 ($adff) from module top (D = $flatten\if_I.\tx_I.$0\shift[9:0], Q = \if_I.tx_I.shift).
Adding SRST signal on $flatten\if_I.\rx_I.$procdff$1742 ($dff) from module top (D = { $flatten\if_I.\rx_I.$procmux$1544_Y [4:2] $flatten\if_I.\rx_I.$procmux$1544_Y [0] }, Q = { \if_I.rx_I.div_cnt [4:2] \if_I.rx_I.div_cnt [0] }, rval = 4'0100).
Adding SRST signal on $flatten\if_I.\rx_I.$procdff$1742 ($dff) from module top (D = { $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995_Y [5] $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995_Y [1] }, Q = { \if_I.rx_I.div_cnt [5] \if_I.rx_I.div_cnt [1] }, rval = 2'01).
Adding SRST signal on $flatten\if_I.\rx_I.$procdff$1741 ($dff) from module top (D = $flatten\if_I.\rx_I.$procmux$1538_Y, Q = \if_I.rx_I.bit_cnt, rval = 5'01000).
Adding EN signal on $auto$ff.cc:262:slice$1946 ($sdff) from module top (D = $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998_Y [4:0], Q = \if_I.rx_I.bit_cnt).
Adding EN signal on $flatten\if_I.\rx_I.$procdff$1740 ($dff) from module top (D = { \if_I.rx_I.genblk1.rx_sync [1] \if_I.rx_I.shift [8:1] }, Q = \if_I.rx_I.shift).
Adding EN signal on $flatten\flash_I.\flash_I.$procdff$1670 ($dff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1254_Y, Q = \flash_I.flash_I.addr [15:8]).
Adding EN signal on $flatten\flash_I.\flash_I.$procdff$1670 ($dff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1231_Y, Q = \flash_I.flash_I.addr [23:16]).
Adding EN signal on $flatten\flash_I.\flash_I.$procdff$1670 ($dff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1238_Y, Q = \flash_I.flash_I.addr [7:0]).
Adding SRST signal on $flatten\flash_I.\flash_I.$procdff$1658 ($dff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1203_Y, Q = \flash_I.flash_I.sui_cnt, rval = 4'0110).
Adding EN signal on $auto$ff.cc:262:slice$1976 ($sdff) from module top (D = $flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471_Y [3:0], Q = \flash_I.flash_I.sui_cnt).
Adding EN signal on $flatten\flash_I.\flash_I.$procdff$1657 ($dff) from module top (D = { \flash_I.flash_I.sui_in_data [6:0] \flash_I.flash_I.io_mosi_r [1] }, Q = \flash_I.flash_I.sui_in_data).
Adding SRST signal on $flatten\flash_I.\flash_I.$procdff$1655 ($dff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1196_Y, Q = \flash_I.flash_I.sui_out_shift, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1979 ($sdff) from module top (D = $flatten\flash_I.\flash_I.$procmux$1196_Y, Q = \flash_I.flash_I.sui_out_shift).
Adding SRST signal on $flatten\flash_I.$procdff$1698 ($dff) from module top (D = \flash_I.cmd_cnt, Q = \flash_I.wb_rdata, rval = 0).
Adding SRST signal on $flatten\flash_I.$procdff$1697 ($dff) from module top (D = $flatten\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:102$327_Y, Q = \flash_I.cmd_cnt, rval = 0).
Adding SRST signal on $flatten\ctrl_I.\pdm_dut_vdd_I.$procdff$1736 ($dff) from module top (D = $flatten\ctrl_I.\pdm_dut_vdd_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007_Y, Q = \ctrl_I.pdm_dut_vdd_I.acc, rval = 11'00000000000).
Adding SRST signal on $flatten\ctrl_I.\pdm_dut_vdd2_I.$procdff$1736 ($dff) from module top (D = $flatten\ctrl_I.\pdm_dut_vdd2_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007_Y, Q = \ctrl_I.pdm_dut_vdd2_I.acc, rval = 11'00000000000).
Adding SRST signal on $flatten\ctrl_I.\pdm_dut_vdd1_I.$procdff$1736 ($dff) from module top (D = $flatten\ctrl_I.\pdm_dut_vdd1_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007_Y, Q = \ctrl_I.pdm_dut_vdd1_I.acc, rval = 11'00000000000).
Adding SRST signal on $flatten\ctrl_I.$procdff$1712 ($dff) from module top (D = $flatten\ctrl_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:77$303_Y, Q = \ctrl_I.bus_we_ctrl_vdd, rval = 1'0).
Adding SRST signal on $flatten\ctrl_I.$procdff$1711 ($dff) from module top (D = $flatten\ctrl_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:76$302_Y, Q = \ctrl_I.bus_we_ctrl_crg, rval = 1'0).
Adding EN signal on $flatten\ctrl_I.$procdff$1710 ($adff) from module top (D = $flatten\ctrl_I.$shl$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:90$306_Y, Q = \ctrl_I.seq_rst_msk_lo).
Adding EN signal on $flatten\ctrl_I.$procdff$1709 ($adff) from module top (D = $flatten\ctrl_I.$shr$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:89$305_Y, Q = \ctrl_I.seq_rst_msk_hi).
Adding EN signal on $flatten\ctrl_I.$procdff$1708 ($adff) from module top (D = $flatten\ctrl_I.$shr$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:91$307_Y, Q = \ctrl_I.seq_inc).
Adding EN signal on $flatten\ctrl_I.$procdff$1707 ($adff) from module top (D = \if_I.wb_I.wb_wdata [3:2], Q = \ctrl_I.ctrl_rst_mode).
Adding EN signal on $flatten\ctrl_I.$procdff$1706 ($adff) from module top (D = \if_I.wb_I.wb_wdata [9:0], Q = \ctrl_I.ctrl_vdd2).
Adding EN signal on $flatten\ctrl_I.$procdff$1705 ($adff) from module top (D = \if_I.wb_I.wb_wdata [19:10], Q = \ctrl_I.ctrl_vdd1).
Adding EN signal on $flatten\ctrl_I.$procdff$1704 ($adff) from module top (D = \if_I.wb_I.wb_wdata [29:20], Q = \ctrl_I.ctrl_vdd).
Adding SRST signal on $flatten\ctrl_I.$procdff$1703 ($dff) from module top (D = $flatten\ctrl_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:114$310_Y, Q = \ctrl_I.seq_cnt, rval = 28'0000000000000000000000000000).
Adding EN signal on $flatten\crg_I.$procdff$1653 ($adff) from module top (D = $flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480_Y [2:0], Q = \crg_I.rst_cnt [2:0]).

25.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 91 unused cells and 105 unused wires.
<suppressed ~92 debug messages>

25.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

25.12.9. Rerunning OPT passes. (Maybe there is more to do..)

25.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$1920: { \crg_I.rst_out \io_mapper_I.wb_ack \test_uart_I.ub_ack \flash_I.wb_ack \ctrl_I.wb_ack }
  Optimizing cells in module \top.
Performed a total of 1 changes.

25.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

25.12.13. Executing OPT_DFF pass (perform DFF optimizations).

25.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

25.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.12.16. Rerunning OPT passes. (Maybe there is more to do..)

25.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.12.20. Executing OPT_DFF pass (perform DFF optimizations).

25.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.12.23. Finished OPT passes. (There is nothing left to do.)

25.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1838 ($eq).
Removed top 29 bits (of 32) from mux cell top.$flatten\if_I.\wb_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1127 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132 ($sub).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132 ($sub).
Removed top 30 bits (of 32) from port A of cell top.$flatten\if_I.\wb_I.$shl$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:139$1139 ($shl).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\if_I.\wb_I.$shl$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:139$1139 ($shl).
Removed top 2 bits (of 4) from port B of cell top.$flatten\if_I.\wb_I.$procmux$1449_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\if_I.\wb_I.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\if_I.\wb_I.$procmux$1487_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\if_I.\wb_I.$procmux$1495_CMP0 ($eq).
Removed top 31 bits (of 32) from FF cell top.$auto$ff.cc:262:slice$1931 ($sdffe).
Removed top 6 bits (of 16) from FF cell top.$auto$ff.cc:262:slice$1927 ($dffe).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998 ($sub).
Removed top 1 bits (of 6) from mux cell top.$flatten\if_I.\rx_I.$procmux$1544 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\ctrl_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:77$303 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1793 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1825 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449 ($add).
Removed top 16 bits (of 24) from mux cell top.$flatten\flash_I.\flash_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:166$451 ($mux).
Removed top 29 bits (of 32) from port A of cell top.$flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\flash_I.\flash_I.$procmux$1211_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1962 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1807 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$flatten\flash_I.\flash_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:111$439 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1964 ($ne).
Removed top 1 bits (of 10) from port B of cell top.$flatten\test_uart_I.\uart_rx_fifo_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:81$1015 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
Removed top 18 bits (of 32) from port A of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099 ($sub).
Removed top 17 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103 ($sub).
Removed top 1 bits (of 10) from port B of cell top.$flatten\test_uart_I.\uart_tx_fifo_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:81$1015 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118 ($sub).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121 ($sub).
Removed top 1 bits (of 16) from mux cell top.$flatten\test_uart_I.\uart_tx_I.$procmux$1525 ($mux).
Removed top 24 bits (of 32) from mux cell top.$flatten\test_uart_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:189$897 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\test_uart_I.$eq$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:172$876 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1847 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\io_mapper_I.$procmux$1404_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\io_mapper_I.$procmux$1403_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\io_mapper_I.$procmux$1402_CMP0 ($eq).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$434 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$428 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$423 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$417 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$412 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$406 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$401 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$395 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$390 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$384 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$379 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$373 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$368 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$362 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$357 ($mux).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352 ($add).
Removed top 16 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$351 ($mux).
Removed top 16 bits (of 17) from port Y of cell top.$flatten\io_mapper_I.$and$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:160$346 ($and).
Removed top 31 bits (of 32) from port B of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480 ($add).
Removed top 28 bits (of 32) from wire top.$flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480_Y.
Removed top 24 bits (of 32) from wire top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447_Y.
Removed top 8 bits (of 32) from wire top.$flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449_Y.
Removed top 1 bits (of 6) from wire top.$flatten\if_I.\rx_I.$procmux$1544_Y.
Removed top 26 bits (of 32) from wire top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995_Y.
Removed top 27 bits (of 32) from wire top.$flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998_Y.
Removed top 26 bits (of 32) from wire top.$flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979_Y.
Removed top 29 bits (of 32) from wire top.$flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125_Y.
Removed top 28 bits (of 32) from wire top.$flatten\if_I.\wb_I.$shl$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:139$1139_Y.
Removed top 29 bits (of 32) from wire top.$flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132_Y.
Removed top 28 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344_Y.
Removed top 16 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363_Y.
Removed top 16 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374_Y.
Removed top 16 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385_Y.
Removed top 16 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369_Y.
Removed top 16 bits (of 32) from wire top.$flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380_Y.
Removed top 31 bits (of 32) from wire top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$362_Y.
Removed top 31 bits (of 32) from wire top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$373_Y.
Removed top 31 bits (of 32) from wire top.$flatten\io_mapper_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$379_Y.
Removed top 24 bits (of 32) from wire top.$flatten\test_uart_I.$ternary$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_wb.v:189$897_Y.
Removed top 16 bits (of 32) from wire top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099_Y.
Removed top 16 bits (of 32) from wire top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100_Y.
Removed top 27 bits (of 32) from wire top.$flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103_Y.
Removed top 28 bits (of 32) from wire top.$flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026_Y.
Removed top 1 bits (of 16) from wire top.$flatten\test_uart_I.\uart_tx_I.$0\div_cnt[15:0].
Removed top 1 bits (of 10) from wire top.$flatten\test_uart_I.\uart_tx_I.$procmux$1514_Y.
Removed top 16 bits (of 32) from wire top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118_Y.
Removed top 27 bits (of 32) from wire top.$flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121_Y.
Removed top 23 bits (of 32) from wire top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028_Y.
Removed top 27 bits (of 32) from wire top.$flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026_Y.
Removed top 31 bits (of 32) from wire top.aux_csr.
Removed top 6 bits (of 16) from wire top.wb_addr.
Removed top 15 bits (of 32) from wire top.wb_rdata[2].
Removed top 6 bits (of 32) from wire top.wb_rdata[3].
Removed top 21 bits (of 128) from wire top.wb_rdata_flat.

25.14. Executing PEEPOPT pass (run peephole optimizers).

25.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

25.16. Executing SHARE pass (SAT-based resource sharing).

25.17. Executing TECHMAP pass (map to technology primitives).

25.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

25.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480 ($add).
  creating $macc model for $flatten\ctrl_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:114$310 ($add).
  creating $macc model for $flatten\ctrl_I.\pdm_dut_vdd1_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007 ($add).
  creating $macc model for $flatten\ctrl_I.\pdm_dut_vdd2_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007 ($add).
  creating $macc model for $flatten\ctrl_I.\pdm_dut_vdd_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007 ($add).
  creating $macc model for $flatten\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:102$327 ($add).
  creating $macc model for $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447 ($add).
  creating $macc model for $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449 ($add).
  creating $macc model for $flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471 ($sub).
  creating $macc model for $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995 ($sub).
  creating $macc model for $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998 ($sub).
  creating $macc model for $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979 ($sub).
  creating $macc model for $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982 ($sub).
  creating $macc model for $flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125 ($add).
  creating $macc model for $flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132 ($sub).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424 ($add).
  creating $macc model for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435 ($add).
  creating $macc model for $flatten\io_mapper_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:160$347 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:74$934 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121 ($sub).
  creating $macc model for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011 ($add).
  creating $macc model for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026 ($add).
  creating $alu model for $macc $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026.
  creating $alu model for $macc $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011.
  creating $alu model for $macc $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028.
  creating $alu model for $macc $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121.
  creating $alu model for $macc $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:74$934.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100.
  creating $alu model for $macc $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099.
  creating $alu model for $macc $flatten\io_mapper_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:160$347.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352.
  creating $alu model for $macc $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344.
  creating $alu model for $macc $flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132.
  creating $alu model for $macc $flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125.
  creating $alu model for $macc $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982.
  creating $alu model for $macc $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979.
  creating $alu model for $macc $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998.
  creating $alu model for $macc $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995.
  creating $alu model for $macc $flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471.
  creating $alu model for $macc $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449.
  creating $alu model for $macc $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447.
  creating $alu model for $macc $flatten\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:102$327.
  creating $alu model for $macc $flatten\ctrl_I.\pdm_dut_vdd_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007.
  creating $alu model for $macc $flatten\ctrl_I.\pdm_dut_vdd2_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007.
  creating $alu model for $macc $flatten\ctrl_I.\pdm_dut_vdd1_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007.
  creating $alu model for $macc $flatten\ctrl_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:114$310.
  creating $alu model for $macc $flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480.
  creating $alu cell for $flatten\crg_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/sysmgr.v:70$480: $auto$alumacc.cc:485:replace_alu$2036
  creating $alu cell for $flatten\ctrl_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_ctrl.v:114$310: $auto$alumacc.cc:485:replace_alu$2039
  creating $alu cell for $flatten\ctrl_I.\pdm_dut_vdd1_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007: $auto$alumacc.cc:485:replace_alu$2042
  creating $alu cell for $flatten\ctrl_I.\pdm_dut_vdd2_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007: $auto$alumacc.cc:485:replace_alu$2045
  creating $alu cell for $flatten\ctrl_I.\pdm_dut_vdd_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/pdm.v:47$1007: $auto$alumacc.cc:485:replace_alu$2048
  creating $alu cell for $flatten\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/dutif_flash.v:102$327: $auto$alumacc.cc:485:replace_alu$2051
  creating $alu cell for $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:159$447: $auto$alumacc.cc:485:replace_alu$2054
  creating $alu cell for $flatten\flash_I.\flash_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:161$449: $auto$alumacc.cc:485:replace_alu$2057
  creating $alu cell for $flatten\flash_I.\flash_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/flashemu.v:220$471: $auto$alumacc.cc:485:replace_alu$2060
  creating $alu cell for $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$995: $auto$alumacc.cc:485:replace_alu$2063
  creating $alu cell for $flatten\if_I.\rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$998: $auto$alumacc.cc:485:replace_alu$2066
  creating $alu cell for $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$979: $auto$alumacc.cc:485:replace_alu$2069
  creating $alu cell for $flatten\if_I.\tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$982: $auto$alumacc.cc:485:replace_alu$2072
  creating $alu cell for $flatten\if_I.\wb_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:85$1125: $auto$alumacc.cc:485:replace_alu$2075
  creating $alu cell for $flatten\if_I.\wb_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/stream2wb.v:107$1132: $auto$alumacc.cc:485:replace_alu$2078
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:147$344: $auto$alumacc.cc:485:replace_alu$2081
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$352: $auto$alumacc.cc:485:replace_alu$2084
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$363: $auto$alumacc.cc:485:replace_alu$2087
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$374: $auto$alumacc.cc:485:replace_alu$2090
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$385: $auto$alumacc.cc:485:replace_alu$2093
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$396: $auto$alumacc.cc:485:replace_alu$2096
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$407: $auto$alumacc.cc:485:replace_alu$2099
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$418: $auto$alumacc.cc:485:replace_alu$2102
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:173$429: $auto$alumacc.cc:485:replace_alu$2105
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$358: $auto$alumacc.cc:485:replace_alu$2108
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$369: $auto$alumacc.cc:485:replace_alu$2111
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$380: $auto$alumacc.cc:485:replace_alu$2114
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$391: $auto$alumacc.cc:485:replace_alu$2117
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$402: $auto$alumacc.cc:485:replace_alu$2120
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$413: $auto$alumacc.cc:485:replace_alu$2123
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$424: $auto$alumacc.cc:485:replace_alu$2126
  creating $alu cell for $flatten\io_mapper_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:180$435: $auto$alumacc.cc:485:replace_alu$2129
  creating $alu cell for $flatten\io_mapper_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/bringup/rtl/io_mapper.v:160$347: $auto$alumacc.cc:485:replace_alu$2132
  creating $alu cell for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:79$1099: $auto$alumacc.cc:485:replace_alu$2135
  creating $alu cell for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:83$1100: $auto$alumacc.cc:485:replace_alu$2138
  creating $alu cell for $flatten\test_uart_I.\uart_rx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_rx.v:92$1103: $auto$alumacc.cc:485:replace_alu$2141
  creating $alu cell for $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/glitch_filter.v:74$934: $auto$alumacc.cc:485:replace_alu$2144
  creating $alu cell for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028: $auto$alumacc.cc:485:replace_alu$2147
  creating $alu cell for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011: $auto$alumacc.cc:485:replace_alu$2150
  creating $alu cell for $flatten\test_uart_I.\uart_rx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026: $auto$alumacc.cc:485:replace_alu$2153
  creating $alu cell for $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:46$1118: $auto$alumacc.cc:485:replace_alu$2156
  creating $alu cell for $flatten\test_uart_I.\uart_tx_I.$sub$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/uart_tx.v:55$1121: $auto$alumacc.cc:485:replace_alu$2159
  creating $alu cell for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:112$1028: $auto$alumacc.cc:485:replace_alu$2162
  creating $alu cell for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:71$1011: $auto$alumacc.cc:485:replace_alu$2165
  creating $alu cell for $flatten\test_uart_I.\uart_tx_fifo_I.$add$/home/zeeshan/projects/merledu/pyfive-mpw1-postmortem/icebreaker/cores/no2misc//rtl/fifo_sync_ram.v:99$1026: $auto$alumacc.cc:485:replace_alu$2168
  created 45 $alu and 0 $macc cells.

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$1884 ($sdff) from module top.

25.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.9. Rerunning OPT passes. (Maybe there is more to do..)

25.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.13. Executing OPT_DFF pass (perform DFF optimizations).

25.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.16. Finished OPT passes. (There is nothing left to do.)

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

25.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

25.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.flash_I.flash_I.mem_storage write port 0.
  Analyzing top.test_uart_I.uart_rx_fifo_I.ram_I.ram write port 0.
  Analyzing top.test_uart_I.uart_tx_fifo_I.ram_I.ram write port 0.

25.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

25.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\flash_I.flash_I.mem_storage'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\test_uart_I.uart_rx_fifo_I.ram_I.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\test_uart_I.uart_tx_fifo_I.ram_I.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.

25.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 51 unused wires.
<suppressed ~4 debug messages>

25.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

25.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

25.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory top.flash_I.flash_I.mem_storage via $__ICE40_RAM4K_
mapping memory top.test_uart_I.uart_rx_fifo_I.ram_I.ram via $__ICE40_RAM4K_
mapping memory top.test_uart_I.uart_tx_fifo_I.ram_I.ram via $__ICE40_RAM4K_
<suppressed ~175 debug messages>

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

25.25.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

25.25.3. Continuing TECHMAP pass.
Using template $paramod$13b3947419e62b7bbba1b93c77e4155efbe69a94\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~60 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~128 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

25.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1504:generate_mux$2262 ($dffe) from module top.
Removing always-active EN on $auto$mem.cc:1134:emulate_transparency$2230 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$memory_libmap.cc:1504:generate_mux$2262 ($dff) from module top.

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 243 unused wires.
<suppressed ~3 debug messages>

25.27.5. Rerunning OPT passes. (Removed registers in this run.)

25.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\if_I.\wb_I.$procdff$1719 ($dff) from module top (D = \if_I.wb_I.wb_wdata, Q = \if_I.wb_I.resp_data, rval = 32'11001010111111101011101010111110).
Adding SRST signal on $auto$ff.cc:262:slice$1914 ($dffe) from module top (D = \if_I.wb_I.resp_data [7:0], Q = \if_I.wb_I.tx_reg [7:0], rval = 8'00000000).
Setting constant 0-bit at position 10 on $auto$mem.cc:1612:emulate_read_first$2227 ($dff) from module top.

25.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.27.10. Rerunning OPT passes. (Removed registers in this run.)

25.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.27.13. Executing OPT_DFF pass (perform DFF optimizations).

25.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.27.15. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $demux cell $auto$memory_libmap.cc:1477:generate_demux$2239: $auto$mem.cc:1608:emulate_read_first$2224 [9:8]
    New ctrl vector for $bmux cell $auto$memory_libmap.cc:1518:generate_mux$2268: $auto$memory_libmap.cc:1503:generate_mux$2261 [1:0]
    Consolidated identical input bits for $mux cell $flatten\if_I.\tx_I.$procmux$1552:
      Old ports: A={ 1'1 \if_I.tx_I.shift [9:1] }, B={ 1'1 \if_I.wb_I.tx_reg [31:24] 1'0 }, Y=$flatten\if_I.\tx_I.$0\shift[9:0]
      New ports: A=\if_I.tx_I.shift [9:1], B={ \if_I.wb_I.tx_reg [31:24] 1'0 }, Y=$flatten\if_I.\tx_I.$0\shift[9:0] [8:0]
      New connections: $flatten\if_I.\tx_I.$0\shift[9:0] [9] = 1'1
    Consolidated identical input bits for $mux cell $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$procmux$1594:
      Old ports: A=2'00, B=2'11, Y=$flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$2\cnt_move[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$2\cnt_move[1:0] [0]
      New connections: $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$2\cnt_move[1:0] [1] = $flatten\test_uart_I.\uart_rx_I.\genblk1.gf_I.$2\cnt_move[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\test_uart_I.\uart_tx_I.$procmux$1517:
      Old ports: A={ 1'1 \test_uart_I.uart_tx_I.shift [9:1] }, B={ 1'1 \test_uart_I.uart_tx_fifo_I.ram_I.rd_data 1'0 }, Y=$flatten\test_uart_I.\uart_tx_I.$0\shift[9:0]
      New ports: A=\test_uart_I.uart_tx_I.shift [9:1], B={ \test_uart_I.uart_tx_fifo_I.ram_I.rd_data 1'0 }, Y=$flatten\test_uart_I.\uart_tx_I.$0\shift[9:0] [8:0]
      New connections: $flatten\test_uart_I.\uart_tx_I.$0\shift[9:0] [9] = 1'1
  Optimizing cells in module \top.
Performed a total of 5 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.6. Executing OPT_DFF pass (perform DFF optimizations).

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 9 on $auto$ff.cc:262:slice$1859 ($adffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:262:slice$1937 ($adffe) from module top.

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.20. Executing OPT_DFF pass (perform DFF optimizations).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.23. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:40ec60a23eea876685a0defe7eba00d6939d4b8b$paramod$ecf57594901ddcce34022eab754396fded12157e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:55f8eb530504d1b62f745472838e1f1bdc95225d$paramod$fc08178c22ae826816656f3ae833e5d0d7cf5971\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:eaab8ad93248122125e72c86b2516b282c336b13$paramod$7b0bb309dce042ecaf2e0bfa495da988fc49fdf1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:eaab8ad93248122125e72c86b2516b282c336b13$paramod$fc08178c22ae826816656f3ae833e5d0d7cf5971\_90_shift_ops_shr_shl_sshl_sshr'.

25.31.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eaab8ad93248122125e72c86b2516b282c336b13$paramod$fc08178c22ae826816656f3ae833e5d0d7cf5971\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~725 debug messages>

25.31.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eaab8ad93248122125e72c86b2516b282c336b13$paramod$fc08178c22ae826816656f3ae833e5d0d7cf5971\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~20 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:eaab8ad93248122125e72c86b2516b282c336b13$paramod$fc08178c22ae826816656f3ae833e5d0d7cf5971\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_80_ice40_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$e20dd69394642b602af944fa966e099d5a6789a2\_80_ice40_alu for cells of type $alu.
Using template $paramod$e00791317a99366934555fafe3a65fcd4e53acd8\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
No more expansions possible.
<suppressed ~1040 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1798 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

25.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$3126 ($_DFFE_PP1P_) from module top.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 381 unused cells and 1156 unused wires.
<suppressed ~382 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.32.8. Executing OPT_DFF pass (perform DFF optimizations).

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.32.10. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2036.slice[0].carry: CO=\crg_I.rst_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2054.slice[0].carry: CO=\flash_I.flash_I.sui_in_data [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2057.slice[0].carry: CO=\flash_I.flash_I.addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2060.slice[0].carry: CO=\flash_I.flash_I.sui_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2060.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$2060.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2063.slice[0].carry: CO=\if_I.rx_I.div_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2066.slice[0].carry: CO=\if_I.rx_I.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2069.slice[0].carry: CO=\if_I.tx_I.div_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2072.slice[0].carry: CO=\if_I.tx_I.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2075.slice[0].carry: CO=\if_I.wb_I.rx_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2078.slice[0].carry: CO=\if_I.wb_I.tx_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2081.slice[0].carry: CO=\io_mapper_I.sense_tick_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2135.slice[0].carry: CO=\test_uart_I.uart_div [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2135.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$2135.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2138.slice[0].carry: CO=\test_uart_I.uart_rx_I.div_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2141.slice[0].carry: CO=\test_uart_I.uart_rx_I.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2147.slice[0].carry: CO=\test_uart_I.uart_rx_fifo_I.ram_rd_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2153.slice[0].carry: CO=\test_uart_I.uart_rx_fifo_I.ram_wr_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2156.slice[0].carry: CO=\test_uart_I.uart_tx_I.div_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2159.slice[0].carry: CO=\test_uart_I.uart_tx_I.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2162.slice[0].carry: CO=\test_uart_I.uart_tx_fifo_I.ram_rd_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2168.slice[0].carry: CO=\test_uart_I.uart_tx_fifo_I.ram_wr_addr [0]

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.4. Executing OPT_DFF pass (perform DFF optimizations).

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.10. Executing OPT_DFF pass (perform DFF optimizations).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.33.12. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~1085 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$2054.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2057.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2060.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2060.slice[3].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2063.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2066.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2069.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2072.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2075.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2078.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2081.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2135.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2135.slice[14].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2138.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2141.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2147.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2153.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2156.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2159.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2162.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2168.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2036.slice[0].carry ($lut).

25.38. Executing ICE40_OPT pass (performing simple optimizations).

25.38.1. Running ICE40 specific optimizations.

25.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~321 debug messages>

25.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~318 debug messages>
Removed a total of 106 cells.

25.38.4. Executing OPT_DFF pass (perform DFF optimizations).

25.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5435 unused wires.
<suppressed ~1 debug messages>

25.38.6. Rerunning OPT passes. (Removed registers in this run.)

25.38.7. Running ICE40 specific optimizations.

25.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.38.10. Executing OPT_DFF pass (perform DFF optimizations).

25.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.38.12. Finished OPT passes. (There is nothing left to do.)

25.39. Executing TECHMAP pass (map to technology primitives).

25.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

25.40. Executing ABC pass (technology mapping using ABC).

25.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1476 gates and 2478 wires to a netlist network with 1000 inputs and 341 outputs.

25.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     484.
ABC: Participating nodes from both networks       =    1006.
ABC: Participating nodes from the first network   =     493. (  66.80 % of nodes)
ABC: Participating nodes from the second network  =     513. (  69.51 % of nodes)
ABC: Node pairs (any polarity)                    =     493. (  66.80 % of names can be moved)
ABC: Node pairs (same polarity)                   =     404. (  54.74 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

25.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      737
ABC RESULTS:        internal signals:     1137
ABC RESULTS:           input signals:     1000
ABC RESULTS:          output signals:      341
Removing temp directory.

25.41. Executing ICE40_WRAPCARRY pass (wrap carries).

25.42. Executing TECHMAP pass (map to technology primitives).

25.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

25.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 92 unused cells and 1398 unused wires.

25.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1233
  1-LUT               33
  2-LUT              130
  3-LUT              714
  4-LUT              356
  with \SB_CARRY    (#0)  475
  with \SB_CARRY    (#1)  473

Eliminating LUTs.
Number of LUTs:     1233
  1-LUT               33
  2-LUT              130
  3-LUT              714
  4-LUT              356
  with \SB_CARRY    (#0)  475
  with \SB_CARRY    (#1)  473

Combining LUTs.
Number of LUTs:     1220
  1-LUT               33
  2-LUT              118
  3-LUT              704
  4-LUT              365
  with \SB_CARRY    (#0)  475
  with \SB_CARRY    (#1)  473

Eliminated 0 LUTs.
Combined 13 LUTs.
<suppressed ~7114 debug messages>

25.44. Executing TECHMAP pass (map to technology primitives).

25.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$401b31392caa25d7106ef64edd81e1fae1f5684d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$3046fec3567c005d74ebd6a1ff3ac5cd15f46fcd\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$a154b4848eceeec98f3abab7a40710398d86442e\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$ef44c32253c23b340cbb5c633c1e57939cc69148\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$eeb94fcd8e5392649fe04244642520b1ad9644c4\$lut for cells of type $lut.
Using template $paramod$c3eebc324c24bdb439fa93c1973646b7d6c15a01\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$abb03b7167579e7ed497671d4b79ff01eca72f13\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~2436 debug messages>
Removed 0 unused cells and 2784 unused wires.

25.45. Executing AUTONAME pass.
Renamed 39512 objects in module top (37 iterations).
<suppressed ~3372 debug messages>

25.46. Executing HIERARCHY pass (managing design hierarchy).

25.46.1. Analyzing design hierarchy..
Top module:  \top

25.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.47. Printing statistics.

=== top ===

   Number of wires:                983
   Number of wire bits:           5282
   Number of public wires:         983
   Number of public wire bits:    5282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2776
     SB_CARRY                      475
     SB_DFF                        213
     SB_DFFE                       142
     SB_DFFER                       87
     SB_DFFES                       20
     SB_DFFESR                      38
     SB_DFFESS                       6
     SB_DFFR                        12
     SB_DFFS                        21
     SB_DFFSR                      465
     SB_DFFSS                       47
     SB_GB                           1
     SB_IO                          14
     SB_LUT4                      1224
     SB_PLL40_2F_PAD                 1
     SB_RAM40_4K                    10

25.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

25.49. Executing JSON backend.

Warnings: 7 unique messages, 10 total
End of script. Logfile hash: a97b2b4711, CPU: user 5.41s system 0.05s, MEM: 53.18 MB peak
Yosys 0.18+10 (git sha1 3046a0649, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 21% 7x techmap (1 sec), 15% 36x opt_expr (0 sec), ...
