$date
	Thu Oct 17 17:01:56 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module carrylookahead_tb $end
$var wire 4 ! s [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & s [3:0] $end
$var wire 1 ' carry $end
$var wire 2 ( ab1 [1:0] $end
$var wire 2 ) ab0 [1:0] $end
$scope module ha1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 ' cout $end
$var wire 1 , s $end
$upscope $end
$scope module ha2 $end
$var wire 1 - a $end
$var wire 1 ' b $end
$var wire 1 . cout $end
$var wire 1 / s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
b0 )
b0 (
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#25000
b1 "
b1 $
#50000
b10 "
b10 $
#75000
b11 "
b11 $
#100000
b0 "
b0 $
b1 #
b1 %
#125000
b1 !
b1 &
b1 )
b1 "
b1 $
#150000
1,
b10 !
b10 &
1*
b10 )
b10 "
b10 $
#175000
b11 !
b11 &
b11 )
b11 "
b11 $
#200000
0,
b0 !
b0 &
0*
b0 )
b0 "
b0 $
b10 #
b10 %
#225000
b10 !
b10 &
1,
1+
b1 (
b1 "
b1 $
#250000
0,
b100 !
b100 &
1/
0+
1-
b10 (
b10 "
b10 $
#275000
b110 !
b110 &
1,
1+
b11 (
b11 "
b11 $
#300000
0,
b0 !
b0 &
0/
0+
0-
b0 (
b0 "
b0 $
b11 #
b11 %
#325000
1,
b11 !
b11 &
1+
b1 )
b1 (
b1 "
b1 $
#350000
1/
b110 !
b110 &
0+
1*
1-
b10 )
b10 (
b10 "
b10 $
#375000
0/
1.
0,
1'
b1001 !
b1001 &
1+
b11 )
b11 (
b11 "
b11 $
#400000
0'
0/
0.
b0 !
b0 &
0*
0+
0-
b0 )
b0 (
b0 "
b0 $
b0 #
b0 %
#425000
b1 "
b1 $
