

================================================================
== Vitis HLS Report for 'global_mean_pooling_Pipeline_VITIS_LOOP_292_2'
================================================================
* Date:           Sat Dec 11 19:30:15 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.267 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 7 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln712_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln712_1"   --->   Operation 24 'read' 'trunc_ln712_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 25 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %nd"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i28 0, i28 %sum_V"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nd_1 = load i32 %nd" [GAT_compute.cpp:292]   --->   Operation 29 'load' 'nd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln292 = icmp_eq  i32 %nd_1, i32 %num_of_nodes_read" [GAT_compute.cpp:292]   --->   Operation 31 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln292 = add i32 %nd_1, i32 1" [GAT_compute.cpp:292]   --->   Operation 32 'add' 'add_ln292' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit.exitStub" [GAT_compute.cpp:292]   --->   Operation 33 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nd_cast = zext i32 %nd_1" [GAT_compute.cpp:292]   --->   Operation 34 'zext' 'nd_cast' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GAT_compute.cpp:291]   --->   Operation 35 'specloopname' 'specloopname_ln291' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %nd_cast"   --->   Operation 36 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %nd_cast"   --->   Operation 37 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %nd_cast"   --->   Operation 38 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %nd_cast"   --->   Operation 39 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %nd_cast"   --->   Operation 40 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %nd_cast"   --->   Operation 41 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %nd_cast"   --->   Operation 42 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %nd_cast"   --->   Operation 43 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %nd_cast"   --->   Operation 44 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %nd_cast"   --->   Operation 45 'getelementptr' 'out_nodes_features_skip_concat_bias_V_9_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %nd_cast"   --->   Operation 46 'getelementptr' 'out_nodes_features_skip_concat_bias_V_10_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %nd_cast"   --->   Operation 47 'getelementptr' 'out_nodes_features_skip_concat_bias_V_11_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %nd_cast"   --->   Operation 48 'getelementptr' 'out_nodes_features_skip_concat_bias_V_12_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %nd_cast"   --->   Operation 49 'getelementptr' 'out_nodes_features_skip_concat_bias_V_13_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %nd_cast"   --->   Operation 50 'getelementptr' 'out_nodes_features_skip_concat_bias_V_14_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %nd_cast"   --->   Operation 51 'getelementptr' 'out_nodes_features_skip_concat_bias_V_15_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%switch_ln712 = switch i4 %trunc_ln712_1_read, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14"   --->   Operation 52 'switch' 'switch_ln712' <Predicate = (!icmp_ln292)> <Delay = 0.61>
ST_1 : Operation 53 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr"   --->   Operation 53 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 54 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr"   --->   Operation 54 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 55 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr"   --->   Operation 55 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 56 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr"   --->   Operation 56 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 57 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr"   --->   Operation 57 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 58 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr"   --->   Operation 58 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 59 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr"   --->   Operation 59 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 60 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr"   --->   Operation 60 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 61 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr"   --->   Operation 61 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 62 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr"   --->   Operation 62 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 63 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr"   --->   Operation 63 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 64 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr"   --->   Operation 64 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 65 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr"   --->   Operation 65 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 66 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr"   --->   Operation 66 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 67 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr"   --->   Operation 67 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 68 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr"   --->   Operation 68 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln292 = store i32 %add_ln292, i32 %nd" [GAT_compute.cpp:292]   --->   Operation 69 'store' 'store_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 70 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr"   --->   Operation 70 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 71 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 71 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 14)> <Delay = 0.49>
ST_2 : Operation 72 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr"   --->   Operation 72 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 73 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 73 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 13)> <Delay = 0.49>
ST_2 : Operation 74 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr"   --->   Operation 74 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 75 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 75 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 12)> <Delay = 0.49>
ST_2 : Operation 76 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr"   --->   Operation 76 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 77 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 77 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 11)> <Delay = 0.49>
ST_2 : Operation 78 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr"   --->   Operation 78 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 79 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 79 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 10)> <Delay = 0.49>
ST_2 : Operation 80 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr"   --->   Operation 80 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 81 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 81 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 9)> <Delay = 0.49>
ST_2 : Operation 82 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr"   --->   Operation 82 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 83 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 83 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 8)> <Delay = 0.49>
ST_2 : Operation 84 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr"   --->   Operation 84 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 85 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 7)> <Delay = 0.49>
ST_2 : Operation 86 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr"   --->   Operation 86 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 87 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 6)> <Delay = 0.49>
ST_2 : Operation 88 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr"   --->   Operation 88 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 89 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 89 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 5)> <Delay = 0.49>
ST_2 : Operation 90 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr"   --->   Operation 90 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 91 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 91 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 4)> <Delay = 0.49>
ST_2 : Operation 92 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr"   --->   Operation 92 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 93 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 93 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 3)> <Delay = 0.49>
ST_2 : Operation 94 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr"   --->   Operation 94 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 95 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 95 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 2)> <Delay = 0.49>
ST_2 : Operation 96 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr"   --->   Operation 96 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 97 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 97 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 1)> <Delay = 0.49>
ST_2 : Operation 98 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr"   --->   Operation 98 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 99 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 99 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 0)> <Delay = 0.49>
ST_2 : Operation 100 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr"   --->   Operation 100 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 101 [1/1] (0.49ns)   --->   "%br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64"   --->   Operation 101 'br' 'br_ln712' <Predicate = (!icmp_ln292 & trunc_ln712_1_read == 15)> <Delay = 0.49>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i28 %sum_V"   --->   Operation 107 'load' 'sum_V_load_1' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %sum_V_out, i28 %sum_V_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%phi_ln712 = phi i28 %out_nodes_features_skip_concat_bias_V_0_load, void %branch0, i28 %out_nodes_features_skip_concat_bias_V_1_load, void %branch1, i28 %out_nodes_features_skip_concat_bias_V_2_load, void %branch2, i28 %out_nodes_features_skip_concat_bias_V_3_load, void %branch3, i28 %out_nodes_features_skip_concat_bias_V_4_load, void %branch4, i28 %out_nodes_features_skip_concat_bias_V_5_load, void %branch5, i28 %out_nodes_features_skip_concat_bias_V_6_load, void %branch6, i28 %out_nodes_features_skip_concat_bias_V_7_load, void %branch7, i28 %out_nodes_features_skip_concat_bias_V_8_load, void %branch8, i28 %out_nodes_features_skip_concat_bias_V_9_load, void %branch9, i28 %out_nodes_features_skip_concat_bias_V_10_load, void %branch10, i28 %out_nodes_features_skip_concat_bias_V_11_load, void %branch11, i28 %out_nodes_features_skip_concat_bias_V_12_load, void %branch12, i28 %out_nodes_features_skip_concat_bias_V_13_load, void %branch13, i28 %out_nodes_features_skip_concat_bias_V_14_load, void %branch14, i28 %out_nodes_features_skip_concat_bias_V_15_load, void %branch15"   --->   Operation 102 'phi' 'phi_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V"   --->   Operation 103 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.85ns)   --->   "%sum_V_1 = add i28 %phi_ln712, i28 %sum_V_load"   --->   Operation 104 'add' 'sum_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln712 = store i28 %sum_V_1, i28 %sum_V"   --->   Operation 105 'store' 'store_ln712' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('nd') [21]  (0 ns)
	'load' operation ('nd', GAT_compute.cpp:292) on local variable 'nd' [44]  (0 ns)
	'add' operation ('add_ln292', GAT_compute.cpp:292) [47]  (0.88 ns)
	'store' operation ('store_ln292', GAT_compute.cpp:292) of variable 'add_ln292', GAT_compute.cpp:292 on local variable 'nd' [121]  (0.387 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('out_nodes_features_skip_concat_bias_V_3_load') on array 'out_nodes_features_skip_concat_bias_V_3' [103]  (1.2 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('phi_ln712') with incoming values : ('out_nodes_features_skip_concat_bias_V_14_load') ('out_nodes_features_skip_concat_bias_V_13_load') ('out_nodes_features_skip_concat_bias_V_12_load') ('out_nodes_features_skip_concat_bias_V_11_load') ('out_nodes_features_skip_concat_bias_V_10_load') ('out_nodes_features_skip_concat_bias_V_9_load') ('out_nodes_features_skip_concat_bias_V_8_load') ('out_nodes_features_skip_concat_bias_V_7_load') ('out_nodes_features_skip_concat_bias_V_6_load') ('out_nodes_features_skip_concat_bias_V_5_load') ('out_nodes_features_skip_concat_bias_V_4_load') ('out_nodes_features_skip_concat_bias_V_3_load') ('out_nodes_features_skip_concat_bias_V_2_load') ('out_nodes_features_skip_concat_bias_V_1_load') ('out_nodes_features_skip_concat_bias_V_0_load') ('out_nodes_features_skip_concat_bias_V_15_load') [118]  (0 ns)
	'add' operation ('sum.V') [120]  (0.856 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [122]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
