#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56288910f720 .scope module, "EzLogic_tb" "EzLogic_tb" 2 3;
 .timescale -6 -7;
P_0x5628891144d0 .param/str "FLAG_TO_TEST" 0 2 4, "0ops{aadc337c-b5a0-4ff0-ad94-9d1cf41956f4}";
P_0x562889114510 .param/l "N" 0 2 5, +C4<00000000000000000000000000101010>;
v0x5628891473f0_0 .var "clk", 0 0;
v0x562889147500_0 .var "counter", 6 0;
v0x5628891475e0_0 .var "counter2", 6 0;
v0x5628891476a0_0 .var "data_in", 7 0;
v0x562889147760_0 .net "data_out", 7 0, L_0x56288914add0;  1 drivers
v0x562889147850_0 .var "data_out_all", 0 335;
L_0x7f920f099410 .functor BUFT 1, C4<001100000111100010011101010101101001001011110010111111100010001110111011001011000101110110011110000101100100000001100110010100111011011011001011001000010111110010010101001010011001100011001110000101111011011100010100001101111000100011011001010010011001010100100110100000001011010010111100111001001100001100001010100101101100011101010011>, C4<0>, C4<0>, C4<0>;
v0x562889147910_0 .net "data_std", 0 335, L_0x7f920f099410;  1 drivers
L_0x7f920f098ba0 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0 .array "flag_test_arr", 41 0;
v0x5628891479f0_0 .net v0x5628891479f0 0, 7 0, L_0x7f920f098ba0; 1 drivers
L_0x7f920f098b58 .functor BUFT 1, C4<01101111>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_1 .net v0x5628891479f0 1, 7 0, L_0x7f920f098b58; 1 drivers
L_0x7f920f098b10 .functor BUFT 1, C4<01110000>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_2 .net v0x5628891479f0 2, 7 0, L_0x7f920f098b10; 1 drivers
L_0x7f920f098ac8 .functor BUFT 1, C4<01110011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_3 .net v0x5628891479f0 3, 7 0, L_0x7f920f098ac8; 1 drivers
L_0x7f920f098a80 .functor BUFT 1, C4<01111011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_4 .net v0x5628891479f0 4, 7 0, L_0x7f920f098a80; 1 drivers
L_0x7f920f098a38 .functor BUFT 1, C4<01100001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_5 .net v0x5628891479f0 5, 7 0, L_0x7f920f098a38; 1 drivers
L_0x7f920f0989f0 .functor BUFT 1, C4<01100001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_6 .net v0x5628891479f0 6, 7 0, L_0x7f920f0989f0; 1 drivers
L_0x7f920f0989a8 .functor BUFT 1, C4<01100100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_7 .net v0x5628891479f0 7, 7 0, L_0x7f920f0989a8; 1 drivers
L_0x7f920f098960 .functor BUFT 1, C4<01100011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_8 .net v0x5628891479f0 8, 7 0, L_0x7f920f098960; 1 drivers
L_0x7f920f098918 .functor BUFT 1, C4<00110011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_9 .net v0x5628891479f0 9, 7 0, L_0x7f920f098918; 1 drivers
L_0x7f920f0988d0 .functor BUFT 1, C4<00110011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_10 .net v0x5628891479f0 10, 7 0, L_0x7f920f0988d0; 1 drivers
L_0x7f920f098888 .functor BUFT 1, C4<00110111>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_11 .net v0x5628891479f0 11, 7 0, L_0x7f920f098888; 1 drivers
L_0x7f920f098840 .functor BUFT 1, C4<01100011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_12 .net v0x5628891479f0 12, 7 0, L_0x7f920f098840; 1 drivers
L_0x7f920f0987f8 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_13 .net v0x5628891479f0 13, 7 0, L_0x7f920f0987f8; 1 drivers
L_0x7f920f0987b0 .functor BUFT 1, C4<01100010>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_14 .net v0x5628891479f0 14, 7 0, L_0x7f920f0987b0; 1 drivers
L_0x7f920f098768 .functor BUFT 1, C4<00110101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_15 .net v0x5628891479f0 15, 7 0, L_0x7f920f098768; 1 drivers
L_0x7f920f098720 .functor BUFT 1, C4<01100001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_16 .net v0x5628891479f0 16, 7 0, L_0x7f920f098720; 1 drivers
L_0x7f920f0986d8 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_17 .net v0x5628891479f0 17, 7 0, L_0x7f920f0986d8; 1 drivers
L_0x7f920f098690 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_18 .net v0x5628891479f0 18, 7 0, L_0x7f920f098690; 1 drivers
L_0x7f920f098648 .functor BUFT 1, C4<00110100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_19 .net v0x5628891479f0 19, 7 0, L_0x7f920f098648; 1 drivers
L_0x7f920f098600 .functor BUFT 1, C4<01100110>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_20 .net v0x5628891479f0 20, 7 0, L_0x7f920f098600; 1 drivers
L_0x7f920f0985b8 .functor BUFT 1, C4<01100110>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_21 .net v0x5628891479f0 21, 7 0, L_0x7f920f0985b8; 1 drivers
L_0x7f920f098570 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_22 .net v0x5628891479f0 22, 7 0, L_0x7f920f098570; 1 drivers
L_0x7f920f098528 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_23 .net v0x5628891479f0 23, 7 0, L_0x7f920f098528; 1 drivers
L_0x7f920f0984e0 .functor BUFT 1, C4<01100001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_24 .net v0x5628891479f0 24, 7 0, L_0x7f920f0984e0; 1 drivers
L_0x7f920f098498 .functor BUFT 1, C4<01100100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_25 .net v0x5628891479f0 25, 7 0, L_0x7f920f098498; 1 drivers
L_0x7f920f098450 .functor BUFT 1, C4<00111001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_26 .net v0x5628891479f0 26, 7 0, L_0x7f920f098450; 1 drivers
L_0x7f920f098408 .functor BUFT 1, C4<00110100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_27 .net v0x5628891479f0 27, 7 0, L_0x7f920f098408; 1 drivers
L_0x7f920f0983c0 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_28 .net v0x5628891479f0 28, 7 0, L_0x7f920f0983c0; 1 drivers
L_0x7f920f098378 .functor BUFT 1, C4<00111001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_29 .net v0x5628891479f0 29, 7 0, L_0x7f920f098378; 1 drivers
L_0x7f920f098330 .functor BUFT 1, C4<01100100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_30 .net v0x5628891479f0 30, 7 0, L_0x7f920f098330; 1 drivers
L_0x7f920f0982e8 .functor BUFT 1, C4<00110001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_31 .net v0x5628891479f0 31, 7 0, L_0x7f920f0982e8; 1 drivers
L_0x7f920f0982a0 .functor BUFT 1, C4<01100011>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_32 .net v0x5628891479f0 32, 7 0, L_0x7f920f0982a0; 1 drivers
L_0x7f920f098258 .functor BUFT 1, C4<01100110>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_33 .net v0x5628891479f0 33, 7 0, L_0x7f920f098258; 1 drivers
L_0x7f920f098210 .functor BUFT 1, C4<00110100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_34 .net v0x5628891479f0 34, 7 0, L_0x7f920f098210; 1 drivers
L_0x7f920f0981c8 .functor BUFT 1, C4<00110001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_35 .net v0x5628891479f0 35, 7 0, L_0x7f920f0981c8; 1 drivers
L_0x7f920f098180 .functor BUFT 1, C4<00111001>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_36 .net v0x5628891479f0 36, 7 0, L_0x7f920f098180; 1 drivers
L_0x7f920f098138 .functor BUFT 1, C4<00110101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_37 .net v0x5628891479f0 37, 7 0, L_0x7f920f098138; 1 drivers
L_0x7f920f0980f0 .functor BUFT 1, C4<00110110>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_38 .net v0x5628891479f0 38, 7 0, L_0x7f920f0980f0; 1 drivers
L_0x7f920f0980a8 .functor BUFT 1, C4<01100110>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_39 .net v0x5628891479f0 39, 7 0, L_0x7f920f0980a8; 1 drivers
L_0x7f920f098060 .functor BUFT 1, C4<00110100>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_40 .net v0x5628891479f0 40, 7 0, L_0x7f920f098060; 1 drivers
L_0x7f920f098018 .functor BUFT 1, C4<01111101>, C4<0>, C4<0>, C4<0>;
v0x5628891479f0_41 .net v0x5628891479f0 41, 7 0, L_0x7f920f098018; 1 drivers
v0x562889148150_0 .var "rst_n", 0 0;
v0x5628891481f0_0 .var "start", 0 0;
v0x5628891482b0_0 .net "success", 0 0, L_0x5628891648d0;  1 drivers
v0x562889148370_0 .var "valid_in", 0 0;
v0x562889148460_0 .net "valid_out", 0 0, L_0x562889154620;  1 drivers
E_0x562889085a60 .event posedge, v0x56288912ea00_0;
E_0x562889050b10 .event negedge, v0x5628891481f0_0;
L_0x5628891648d0 .cmp/eq 336, L_0x7f920f099410, v0x562889147850_0;
S_0x5628890f32f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288906cad0 .param/l "i" 0 2 22, +C4<00>;
S_0x5628890f57d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288906d940 .param/l "i" 0 2 22, +C4<01>;
S_0x5628890fee00 .scope generate, "genblk1[2]" "genblk1[2]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288906e7b0 .param/l "i" 0 2 22, +C4<010>;
S_0x562889101250 .scope generate, "genblk1[3]" "genblk1[3]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890711e0 .param/l "i" 0 2 22, +C4<011>;
S_0x562889103730 .scope generate, "genblk1[4]" "genblk1[4]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889074a80 .param/l "i" 0 2 22, +C4<0100>;
S_0x562889105c10 .scope generate, "genblk1[5]" "genblk1[5]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889077760 .param/l "i" 0 2 22, +C4<0101>;
S_0x56288910d660 .scope generate, "genblk1[6]" "genblk1[6]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288907a0e0 .param/l "i" 0 2 22, +C4<0110>;
S_0x5628890f0e10 .scope generate, "genblk1[7]" "genblk1[7]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890ec880 .param/l "i" 0 2 22, +C4<0111>;
S_0x5628890e6ab0 .scope generate, "genblk1[8]" "genblk1[8]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890e8a70 .param/l "i" 0 2 22, +C4<01000>;
S_0x5628890e7b60 .scope generate, "genblk1[9]" "genblk1[9]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890e44c0 .param/l "i" 0 2 22, +C4<01001>;
S_0x5628890e87a0 .scope generate, "genblk1[10]" "genblk1[10]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890d8e50 .param/l "i" 0 2 22, +C4<01010>;
S_0x5628890e9c50 .scope generate, "genblk1[11]" "genblk1[11]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890e0160 .param/l "i" 0 2 22, +C4<01011>;
S_0x5628890eb100 .scope generate, "genblk1[12]" "genblk1[12]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890de470 .param/l "i" 0 2 22, +C4<01100>;
S_0x5628890ec5b0 .scope generate, "genblk1[13]" "genblk1[13]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890db9c0 .param/l "i" 0 2 22, +C4<01101>;
S_0x5628890ee840 .scope generate, "genblk1[14]" "genblk1[14]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890da3c0 .param/l "i" 0 2 22, +C4<01110>;
S_0x5628890e5600 .scope generate, "genblk1[15]" "genblk1[15]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890ea470 .param/l "i" 0 2 22, +C4<01111>;
S_0x5628890e2af0 .scope generate, "genblk1[16]" "genblk1[16]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890e4970 .param/l "i" 0 2 22, +C4<010000>;
S_0x5628890e30b0 .scope generate, "genblk1[17]" "genblk1[17]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889105a00 .param/l "i" 0 2 22, +C4<010001>;
S_0x5628890e41f0 .scope generate, "genblk1[18]" "genblk1[18]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890febf0 .param/l "i" 0 2 22, +C4<010010>;
S_0x56288910c2e0 .scope generate, "genblk1[19]" "genblk1[19]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890f0c00 .param/l "i" 0 2 22, +C4<010011>;
S_0x5628890fc870 .scope generate, "genblk1[20]" "genblk1[20]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890a0230 .param/l "i" 0 2 22, +C4<010100>;
S_0x562889106490 .scope generate, "genblk1[21]" "genblk1[21]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288909ee20 .param/l "i" 0 2 22, +C4<010101>;
S_0x56288910ae10 .scope generate, "genblk1[22]" "genblk1[22]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288909d0d0 .param/l "i" 0 2 22, +C4<010110>;
S_0x562889109c00 .scope generate, "genblk1[23]" "genblk1[23]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288909a9f0 .param/l "i" 0 2 22, +C4<010111>;
S_0x562889108dc0 .scope generate, "genblk1[24]" "genblk1[24]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288909b0d0 .param/l "i" 0 2 22, +C4<011000>;
S_0x5628890f72c0 .scope generate, "genblk1[25]" "genblk1[25]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288909b770 .param/l "i" 0 2 22, +C4<011001>;
S_0x5628890faee0 .scope generate, "genblk1[26]" "genblk1[26]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890987b0 .param/l "i" 0 2 22, +C4<011010>;
S_0x5628890f9d80 .scope generate, "genblk1[27]" "genblk1[27]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889098ec0 .param/l "i" 0 2 22, +C4<011011>;
S_0x5628890f8f40 .scope generate, "genblk1[28]" "genblk1[28]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889096770 .param/l "i" 0 2 22, +C4<011100>;
S_0x5628890f8100 .scope generate, "genblk1[29]" "genblk1[29]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889096e90 .param/l "i" 0 2 22, +C4<011101>;
S_0x5628890e7510 .scope generate, "genblk1[30]" "genblk1[30]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889094b10 .param/l "i" 0 2 22, +C4<011110>;
S_0x5628890d7230 .scope generate, "genblk1[31]" "genblk1[31]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889095230 .param/l "i" 0 2 22, +C4<011111>;
S_0x5628890d6d50 .scope generate, "genblk1[32]" "genblk1[32]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889093460 .param/l "i" 0 2 22, +C4<0100000>;
S_0x5628890d6870 .scope generate, "genblk1[33]" "genblk1[33]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890921d0 .param/l "i" 0 2 22, +C4<0100001>;
S_0x5628891073c0 .scope generate, "genblk1[34]" "genblk1[34]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889090860 .param/l "i" 0 2 22, +C4<0100010>;
S_0x562889108020 .scope generate, "genblk1[35]" "genblk1[35]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288908ab40 .param/l "i" 0 2 22, +C4<0100011>;
S_0x5628890e2580 .scope generate, "genblk1[36]" "genblk1[36]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288908b830 .param/l "i" 0 2 22, +C4<0100100>;
S_0x5628890e1a80 .scope generate, "genblk1[37]" "genblk1[37]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x56288908bf30 .param/l "i" 0 2 22, +C4<0100101>;
S_0x5628890e0f80 .scope generate, "genblk1[38]" "genblk1[38]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889066480 .param/l "i" 0 2 22, +C4<0100110>;
S_0x5628890e0480 .scope generate, "genblk1[39]" "genblk1[39]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890669f0 .param/l "i" 0 2 22, +C4<0100111>;
S_0x5628890df980 .scope generate, "genblk1[40]" "genblk1[40]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x562889066190 .param/l "i" 0 2 22, +C4<0101000>;
S_0x5628890defc0 .scope generate, "genblk1[41]" "genblk1[41]" 2 22, 2 22 0, S_0x56288910f720;
 .timescale -6 -7;
P_0x5628890677b0 .param/l "i" 0 2 22, +C4<0101001>;
S_0x5628890de600 .scope module, "inst" "EzLogic_top" 2 27, 3 16 0, S_0x56288910f720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
L_0x7f920f098be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562889145190_0 .net "<const0>", 0 0, L_0x7f920f098be8;  1 drivers
L_0x7f920f098c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562889145250_0 .net "<const1>", 0 0, L_0x7f920f098c30;  1 drivers
v0x562889145310_0 .net *"_ivl_115", 0 0, L_0x56288914f790;  1 drivers
v0x5628891453b0_0 .net *"_ivl_117", 0 0, L_0x56288914f830;  1 drivers
v0x562889145490_0 .net *"_ivl_119", 0 0, L_0x56288914fa20;  1 drivers
v0x562889145570_0 .net *"_ivl_121", 0 0, L_0x56288914fac0;  1 drivers
v0x562889145650_0 .net *"_ivl_151", 0 0, L_0x562889153340;  1 drivers
v0x562889145730_0 .net *"_ivl_153", 0 0, L_0x5628891535a0;  1 drivers
v0x562889145810_0 .net *"_ivl_155", 0 0, L_0x562889153640;  1 drivers
v0x562889145980_0 .net *"_ivl_160", 2 0, L_0x562889154040;  1 drivers
v0x562889145a60_0 .net "clk", 0 0, v0x5628891473f0_0;  1 drivers
v0x562889145b00_0 .net "clk_IBUF", 0 0, L_0x562889148f90;  1 drivers
v0x562889145ba0_0 .net "clk_IBUF_BUFG", 0 0, L_0x562889113f30;  1 drivers
v0x562889145c40_0 .net "data_in", 7 0, v0x5628891476a0_0;  1 drivers
v0x562889145d00_0 .net "data_in_IBUF", 7 0, L_0x562889149d00;  1 drivers
v0x562889145de0_0 .net "data_out", 7 0, L_0x56288914add0;  alias, 1 drivers
v0x562889145ec0_0 .net "data_out_OBUF", 7 0, L_0x562889151dc0;  1 drivers
v0x5628891460b0_0 .net "data_reg[3]_i_2_n_0", 0 0, L_0x562889147ee0;  1 drivers
v0x562889146150_0 .net "data_reg[3]_i_3_n_0", 0 0, L_0x56288914b290;  1 drivers
v0x5628891461f0_0 .net "data_reg[3]_i_4_n_0", 0 0, L_0x56288914b760;  1 drivers
v0x5628891462c0_0 .net "data_reg[3]_i_5_n_0", 0 0, L_0x56288914bc40;  1 drivers
v0x562889146390_0 .net "data_reg[7]_i_2_n_0", 0 0, L_0x56288914c040;  1 drivers
v0x562889146430_0 .net "data_reg[7]_i_3_n_0", 0 0, L_0x56288914c1d0;  1 drivers
v0x562889146500_0 .net "data_reg[7]_i_4_n_0", 0 0, L_0x56288914c6d0;  1 drivers
v0x5628891465d0_0 .net "data_reg[7]_i_5_n_0", 0 0, L_0x56288914cbe0;  1 drivers
v0x5628891466a0_0 .net "data_reg[7]_i_6_n_0", 0 0, L_0x56288914d210;  1 drivers
v0x562889146770_0 .net "data_reg_reg[3]_i_1_n_0", 0 0, L_0x562889150070;  1 drivers
v0x562889146840_0 .net "data_reg_reg[3]_i_1_n_1", 0 0, L_0x5628891501b0;  1 drivers
v0x5628891468e0_0 .net "data_reg_reg[3]_i_1_n_2", 0 0, L_0x5628891503d0;  1 drivers
v0x562889146980_0 .net "data_reg_reg[3]_i_1_n_3", 0 0, L_0x562889150500;  1 drivers
v0x562889146a20_0 .net "data_reg_reg[7]_i_1_n_1", 0 0, L_0x562889153c20;  1 drivers
v0x562889146ac0_0 .net "data_reg_reg[7]_i_1_n_2", 0 0, L_0x562889153cc0;  1 drivers
v0x562889146b60_0 .net "data_reg_reg[7]_i_1_n_3", 0 0, L_0x562889153fa0;  1 drivers
v0x562889146e10_0 .net "p_0_in", 7 0, L_0x562889154370;  1 drivers
v0x562889146eb0_0 .net "rst_n", 0 0, v0x562889148150_0;  1 drivers
v0x562889146f80_0 .net "rst_n_IBUF", 0 0, L_0x5628891544b0;  1 drivers
v0x562889147070_0 .net "valid_in", 0 0, v0x562889148370_0;  1 drivers
v0x562889147110_0 .net "valid_in_IBUF", 0 0, L_0x5628891545b0;  1 drivers
v0x5628891471b0_0 .net "valid_out", 0 0, L_0x562889154620;  alias, 1 drivers
v0x562889147280_0 .net "valid_out_OBUF", 0 0, v0x562889144e80_0;  1 drivers
L_0x5628891490d0 .part v0x5628891476a0_0, 0, 1;
L_0x5628891491e0 .part v0x5628891476a0_0, 1, 1;
L_0x562889149370 .part v0x5628891476a0_0, 2, 1;
L_0x562889149590 .part v0x5628891476a0_0, 3, 1;
L_0x562889149700 .part v0x5628891476a0_0, 4, 1;
L_0x562889149890 .part v0x5628891476a0_0, 5, 1;
L_0x562889149a30 .part v0x5628891476a0_0, 6, 1;
L_0x562889149bc0 .part v0x5628891476a0_0, 7, 1;
LS_0x562889149d00_0_0 .concat8 [ 1 1 1 1], L_0x562889149000, L_0x562889149170, L_0x5628891492d0, L_0x5628891494f0;
LS_0x562889149d00_0_4 .concat8 [ 1 1 1 1], L_0x562889149660, L_0x5628891497f0, L_0x5628891499c0, L_0x562889149b20;
L_0x562889149d00 .concat8 [ 4 4 0 0], LS_0x562889149d00_0_0, LS_0x562889149d00_0_4;
L_0x56288914a0e0 .part L_0x562889151dc0, 0, 1;
L_0x56288914a2a0 .part L_0x562889151dc0, 1, 1;
L_0x56288914a400 .part L_0x562889151dc0, 2, 1;
L_0x56288914a5d0 .part L_0x562889151dc0, 3, 1;
L_0x56288914a730 .part L_0x562889151dc0, 4, 1;
L_0x56288914a850 .part L_0x562889151dc0, 5, 1;
L_0x56288914a9b0 .part L_0x562889151dc0, 6, 1;
L_0x56288914abd0 .part L_0x562889151dc0, 7, 1;
LS_0x56288914add0_0_0 .concat8 [ 1 1 1 1], L_0x56288914a070, L_0x56288914a230, L_0x56288914a390, L_0x56288914a560;
LS_0x56288914add0_0_4 .concat8 [ 1 1 1 1], L_0x56288914a6c0, L_0x56288914a4f0, L_0x56288914a940, L_0x56288914ab30;
L_0x56288914add0 .concat8 [ 4 4 0 0], LS_0x56288914add0_0_0, LS_0x56288914add0_0_4;
L_0x56288914afb0 .part L_0x562889151dc0, 5, 1;
L_0x56288914b0a0 .part L_0x562889149d00, 3, 1;
L_0x56288914b420 .part L_0x562889151dc0, 6, 1;
L_0x56288914b510 .part L_0x562889149d00, 2, 1;
L_0x56288914b8f0 .part L_0x562889151dc0, 2, 1;
L_0x56288914b9e0 .part L_0x562889149d00, 1, 1;
L_0x56288914bd80 .part L_0x562889151dc0, 4, 1;
L_0x56288914be70 .part L_0x562889149d00, 0, 1;
L_0x56288914c360 .part L_0x562889151dc0, 7, 1;
L_0x56288914c450 .part L_0x562889149d00, 7, 1;
L_0x56288914c860 .part L_0x562889151dc0, 0, 1;
L_0x56288914c950 .part L_0x562889149d00, 6, 1;
L_0x56288914cd70 .part L_0x562889151dc0, 3, 1;
L_0x56288914ce60 .part L_0x562889149d00, 5, 1;
L_0x56288914d3a0 .part L_0x562889151dc0, 1, 1;
L_0x56288914d6a0 .part L_0x562889149d00, 4, 1;
L_0x56288914daa0 .part L_0x562889154370, 0, 1;
L_0x56288914dd80 .part L_0x562889154370, 1, 1;
L_0x56288914e0d0 .part L_0x562889154370, 2, 1;
L_0x56288914e3b0 .part L_0x562889154370, 3, 1;
L_0x56288914f790 .part L_0x562889151dc0, 5, 1;
L_0x56288914f830 .part L_0x562889151dc0, 6, 1;
L_0x56288914fa20 .part L_0x562889151dc0, 2, 1;
L_0x56288914fac0 .part L_0x562889151dc0, 4, 1;
L_0x56288914fcf0 .concat [ 1 1 1 1], L_0x56288914fac0, L_0x56288914fa20, L_0x56288914f830, L_0x56288914f790;
L_0x56288914fe60 .concat [ 1 1 1 1], L_0x56288914bc40, L_0x56288914b760, L_0x56288914b290, L_0x562889147ee0;
L_0x562889150070 .part L_0x56288914f3a0, 3, 1;
L_0x5628891501b0 .part L_0x56288914f3a0, 2, 1;
L_0x5628891503d0 .part L_0x56288914f3a0, 1, 1;
L_0x562889150500 .part L_0x56288914f3a0, 0, 1;
L_0x562889150b70 .part L_0x562889154370, 4, 1;
L_0x562889151240 .part L_0x562889154370, 5, 1;
L_0x562889151780 .part L_0x562889154370, 6, 1;
L_0x562889151b20 .part L_0x562889154370, 7, 1;
LS_0x562889151dc0_0_0 .concat8 [ 1 1 1 1], v0x562889137f70_0, v0x5628891391b0_0, v0x56288913a420_0, v0x56288913b810_0;
LS_0x562889151dc0_0_4 .concat8 [ 1 1 1 1], v0x56288913e090_0, v0x56288913f2e0_0, v0x562889140530_0, v0x5628891419a0_0;
L_0x562889151dc0 .concat8 [ 4 4 0 0], LS_0x562889151dc0_0_0, LS_0x562889151dc0_0_4;
L_0x562889153340 .part L_0x562889151dc0, 0, 1;
L_0x5628891535a0 .part L_0x562889151dc0, 3, 1;
L_0x562889153640 .part L_0x562889151dc0, 1, 1;
L_0x5628891538b0 .concat [ 1 1 1 1], L_0x562889153640, L_0x5628891535a0, L_0x562889153340, L_0x7f920f098be8;
L_0x5628891539a0 .concat [ 1 1 1 1], L_0x56288914d210, L_0x56288914cbe0, L_0x56288914c6d0, L_0x56288914c1d0;
L_0x562889153c20 .part L_0x562889154040, 2, 1;
L_0x562889153cc0 .part L_0x562889154040, 1, 1;
L_0x562889153fa0 .part L_0x562889154040, 0, 1;
L_0x562889154040 .part L_0x562889152e80, 0, 3;
L_0x562889154370 .concat8 [ 4 4 0 0], L_0x56288914f330, L_0x562889152e10;
S_0x5628890ddd20 .scope module, "GND" "GND" 3 63, 4 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "G";
v0x56288907b230_0 .net "G", 0 0, L_0x7f920f098be8;  alias, 1 drivers
S_0x56288912e320 .scope module, "VCC" "VCC" 3 65, 5 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "P";
v0x56288908c150_0 .net "P", 0 0, L_0x7f920f098c30;  alias, 1 drivers
S_0x56288912e5a0 .scope module, "clk_IBUF_BUFG_inst" "BUFG" 3 67, 6 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889113f30 .functor BUFZ 1, L_0x562889148f90, C4<0>, C4<0>, C4<0>;
v0x562889091240_0 .net "I", 0 0, L_0x562889148f90;  alias, 1 drivers
v0x562889114090_0 .net "O", 0 0, L_0x562889113f30;  alias, 1 drivers
S_0x56288912e820 .scope module, "clk_IBUF_inst" "IBUF" 3 70, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889148f90 .functor BUFZ 1, v0x5628891473f0_0, C4<0>, C4<0>, C4<0>;
v0x56288912ea00_0 .net "I", 0 0, v0x5628891473f0_0;  alias, 1 drivers
v0x56288912eae0_0 .net "O", 0 0, L_0x562889148f90;  alias, 1 drivers
S_0x56288912ebc0 .scope module, "data_in_IBUF[0]_inst" "IBUF" 3 73, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889149000 .functor BUFZ 1, L_0x5628891490d0, C4<0>, C4<0>, C4<0>;
v0x56288912ee30_0 .net "I", 0 0, L_0x5628891490d0;  1 drivers
v0x56288912ef10_0 .net "O", 0 0, L_0x562889149000;  1 drivers
S_0x56288912f030 .scope module, "data_in_IBUF[1]_inst" "IBUF" 3 76, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889149170 .functor BUFZ 1, L_0x5628891491e0, C4<0>, C4<0>, C4<0>;
v0x56288912f250_0 .net "I", 0 0, L_0x5628891491e0;  1 drivers
v0x56288912f330_0 .net "O", 0 0, L_0x562889149170;  1 drivers
S_0x56288912f450 .scope module, "data_in_IBUF[2]_inst" "IBUF" 3 79, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891492d0 .functor BUFZ 1, L_0x562889149370, C4<0>, C4<0>, C4<0>;
v0x56288912f670_0 .net "I", 0 0, L_0x562889149370;  1 drivers
v0x56288912f750_0 .net "O", 0 0, L_0x5628891492d0;  1 drivers
S_0x56288912f870 .scope module, "data_in_IBUF[3]_inst" "IBUF" 3 82, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891494f0 .functor BUFZ 1, L_0x562889149590, C4<0>, C4<0>, C4<0>;
v0x56288912fa90_0 .net "I", 0 0, L_0x562889149590;  1 drivers
v0x56288912fb70_0 .net "O", 0 0, L_0x5628891494f0;  1 drivers
S_0x56288912fc90 .scope module, "data_in_IBUF[4]_inst" "IBUF" 3 85, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889149660 .functor BUFZ 1, L_0x562889149700, C4<0>, C4<0>, C4<0>;
v0x56288912feb0_0 .net "I", 0 0, L_0x562889149700;  1 drivers
v0x56288912ff90_0 .net "O", 0 0, L_0x562889149660;  1 drivers
S_0x5628891300b0 .scope module, "data_in_IBUF[5]_inst" "IBUF" 3 88, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891497f0 .functor BUFZ 1, L_0x562889149890, C4<0>, C4<0>, C4<0>;
v0x562889130280_0 .net "I", 0 0, L_0x562889149890;  1 drivers
v0x562889130360_0 .net "O", 0 0, L_0x5628891497f0;  1 drivers
S_0x562889130480 .scope module, "data_in_IBUF[6]_inst" "IBUF" 3 91, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891499c0 .functor BUFZ 1, L_0x562889149a30, C4<0>, C4<0>, C4<0>;
v0x5628891306a0_0 .net "I", 0 0, L_0x562889149a30;  1 drivers
v0x562889130780_0 .net "O", 0 0, L_0x5628891499c0;  1 drivers
S_0x5628891308a0 .scope module, "data_in_IBUF[7]_inst" "IBUF" 3 94, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889149b20 .functor BUFZ 1, L_0x562889149bc0, C4<0>, C4<0>, C4<0>;
v0x562889130ac0_0 .net "I", 0 0, L_0x562889149bc0;  1 drivers
v0x562889130ba0_0 .net "O", 0 0, L_0x562889149b20;  1 drivers
S_0x562889130cc0 .scope module, "data_out_OBUF[0]_inst" "OBUF" 3 97, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a070 .functor BUFZ 1, L_0x56288914a0e0, C4<0>, C4<0>, C4<0>;
v0x562889130ee0_0 .net "I", 0 0, L_0x56288914a0e0;  1 drivers
v0x562889130fc0_0 .net "O", 0 0, L_0x56288914a070;  1 drivers
S_0x5628891310e0 .scope module, "data_out_OBUF[1]_inst" "OBUF" 3 100, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a230 .functor BUFZ 1, L_0x56288914a2a0, C4<0>, C4<0>, C4<0>;
v0x562889131300_0 .net "I", 0 0, L_0x56288914a2a0;  1 drivers
v0x5628891313e0_0 .net "O", 0 0, L_0x56288914a230;  1 drivers
S_0x562889131500 .scope module, "data_out_OBUF[2]_inst" "OBUF" 3 103, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a390 .functor BUFZ 1, L_0x56288914a400, C4<0>, C4<0>, C4<0>;
v0x562889131720_0 .net "I", 0 0, L_0x56288914a400;  1 drivers
v0x562889131800_0 .net "O", 0 0, L_0x56288914a390;  1 drivers
S_0x562889131920 .scope module, "data_out_OBUF[3]_inst" "OBUF" 3 106, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a560 .functor BUFZ 1, L_0x56288914a5d0, C4<0>, C4<0>, C4<0>;
v0x562889131b40_0 .net "I", 0 0, L_0x56288914a5d0;  1 drivers
v0x562889131c20_0 .net "O", 0 0, L_0x56288914a560;  1 drivers
S_0x562889131d40 .scope module, "data_out_OBUF[4]_inst" "OBUF" 3 109, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a6c0 .functor BUFZ 1, L_0x56288914a730, C4<0>, C4<0>, C4<0>;
v0x562889131f60_0 .net "I", 0 0, L_0x56288914a730;  1 drivers
v0x562889132040_0 .net "O", 0 0, L_0x56288914a6c0;  1 drivers
S_0x562889132160 .scope module, "data_out_OBUF[5]_inst" "OBUF" 3 112, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a4f0 .functor BUFZ 1, L_0x56288914a850, C4<0>, C4<0>, C4<0>;
v0x562889132380_0 .net "I", 0 0, L_0x56288914a850;  1 drivers
v0x562889132460_0 .net "O", 0 0, L_0x56288914a4f0;  1 drivers
S_0x562889132580 .scope module, "data_out_OBUF[6]_inst" "OBUF" 3 115, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914a940 .functor BUFZ 1, L_0x56288914a9b0, C4<0>, C4<0>, C4<0>;
v0x5628891327a0_0 .net "I", 0 0, L_0x56288914a9b0;  1 drivers
v0x562889132880_0 .net "O", 0 0, L_0x56288914a940;  1 drivers
S_0x5628891329a0 .scope module, "data_out_OBUF[7]_inst" "OBUF" 3 118, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x56288914ab30 .functor BUFZ 1, L_0x56288914abd0, C4<0>, C4<0>, C4<0>;
v0x562889132bc0_0 .net "I", 0 0, L_0x56288914abd0;  1 drivers
v0x562889132ca0_0 .net "O", 0 0, L_0x56288914ab30;  1 drivers
S_0x562889132dc0 .scope module, "data_reg[3]_i_2" "LUT2" 3 123, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889132fa0 .param/l "INIT" 0 9 15, C4<0110>;
v0x5628891330b0_0 .net "I0", 0 0, L_0x56288914afb0;  1 drivers
v0x562889133190_0 .net "I1", 0 0, L_0x56288914b0a0;  1 drivers
v0x562889133250_0 .net "O", 0 0, L_0x562889147ee0;  alias, 1 drivers
L_0x7f920f098c78 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5628891332f0_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098c78;  1 drivers
v0x5628891333d0_0 .net "_w_idx", 1 0, L_0x562889147e40;  1 drivers
L_0x562889147e40 .concat [ 1 1 0 0], L_0x56288914afb0, L_0x56288914b0a0;
L_0x562889147ee0 .part/v L_0x7f920f098c78, L_0x562889147e40, 1;
S_0x562889133580 .scope module, "data_reg[3]_i_3" "LUT2" 3 129, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889133760 .param/l "INIT" 0 9 15, C4<0110>;
v0x562889133870_0 .net "I0", 0 0, L_0x56288914b420;  1 drivers
v0x562889133950_0 .net "I1", 0 0, L_0x56288914b510;  1 drivers
v0x562889133a10_0 .net "O", 0 0, L_0x56288914b290;  alias, 1 drivers
L_0x7f920f098cc0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889133ab0_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098cc0;  1 drivers
v0x562889133b90_0 .net "_w_idx", 1 0, L_0x562889147da0;  1 drivers
L_0x562889147da0 .concat [ 1 1 0 0], L_0x56288914b420, L_0x56288914b510;
L_0x56288914b290 .part/v L_0x7f920f098cc0, L_0x562889147da0, 1;
S_0x562889133d40 .scope module, "data_reg[3]_i_4" "LUT2" 3 135, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889133f20 .param/l "INIT" 0 9 15, C4<0110>;
v0x562889134030_0 .net "I0", 0 0, L_0x56288914b8f0;  1 drivers
v0x562889134110_0 .net "I1", 0 0, L_0x56288914b9e0;  1 drivers
v0x5628891341d0_0 .net "O", 0 0, L_0x56288914b760;  alias, 1 drivers
L_0x7f920f098d08 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889134270_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098d08;  1 drivers
v0x562889134350_0 .net "_w_idx", 1 0, L_0x56288914b6c0;  1 drivers
L_0x56288914b6c0 .concat [ 1 1 0 0], L_0x56288914b8f0, L_0x56288914b9e0;
L_0x56288914b760 .part/v L_0x7f920f098d08, L_0x56288914b6c0, 1;
S_0x562889134500 .scope module, "data_reg[3]_i_5" "LUT2" 3 141, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x5628891346e0 .param/l "INIT" 0 9 15, C4<0110>;
v0x5628891347f0_0 .net "I0", 0 0, L_0x56288914bd80;  1 drivers
v0x5628891348d0_0 .net "I1", 0 0, L_0x56288914be70;  1 drivers
v0x562889134990_0 .net "O", 0 0, L_0x56288914bc40;  alias, 1 drivers
L_0x7f920f098d50 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889134a30_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098d50;  1 drivers
v0x562889134b10_0 .net "_w_idx", 1 0, L_0x56288914bba0;  1 drivers
L_0x56288914bba0 .concat [ 1 1 0 0], L_0x56288914bd80, L_0x56288914be70;
L_0x56288914bc40 .part/v L_0x7f920f098d50, L_0x56288914bba0, 1;
S_0x562889134cc0 .scope module, "data_reg[7]_i_2" "LUT1" 3 147, 10 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /OUTPUT 1 "O";
P_0x562889134ea0 .param/l "INIT" 0 10 15, C4<01>;
v0x562889134fa0_0 .net "I0", 0 0, L_0x5628891544b0;  alias, 1 drivers
v0x562889135080_0 .net "O", 0 0, L_0x56288914c040;  alias, 1 drivers
L_0x7f920f098d98 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562889135140_0 .net/2u *"_ivl_0", 1 0, L_0x7f920f098d98;  1 drivers
L_0x56288914c040 .part/v L_0x7f920f098d98, L_0x5628891544b0, 1;
S_0x562889135260 .scope module, "data_reg[7]_i_3" "LUT2" 3 152, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889135440 .param/l "INIT" 0 9 15, C4<0110>;
v0x562889135550_0 .net "I0", 0 0, L_0x56288914c360;  1 drivers
v0x562889135630_0 .net "I1", 0 0, L_0x56288914c450;  1 drivers
v0x5628891356f0_0 .net "O", 0 0, L_0x56288914c1d0;  alias, 1 drivers
L_0x7f920f098de0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889135790_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098de0;  1 drivers
v0x562889135870_0 .net "_w_idx", 1 0, L_0x56288914c130;  1 drivers
L_0x56288914c130 .concat [ 1 1 0 0], L_0x56288914c360, L_0x56288914c450;
L_0x56288914c1d0 .part/v L_0x7f920f098de0, L_0x56288914c130, 1;
S_0x562889135a20 .scope module, "data_reg[7]_i_4" "LUT2" 3 158, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889135c00 .param/l "INIT" 0 9 15, C4<0110>;
v0x562889135d10_0 .net "I0", 0 0, L_0x56288914c860;  1 drivers
v0x562889135df0_0 .net "I1", 0 0, L_0x56288914c950;  1 drivers
v0x562889135eb0_0 .net "O", 0 0, L_0x56288914c6d0;  alias, 1 drivers
L_0x7f920f098e28 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889135f50_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098e28;  1 drivers
v0x562889136030_0 .net "_w_idx", 1 0, L_0x56288914c630;  1 drivers
L_0x56288914c630 .concat [ 1 1 0 0], L_0x56288914c860, L_0x56288914c950;
L_0x56288914c6d0 .part/v L_0x7f920f098e28, L_0x56288914c630, 1;
S_0x5628891361e0 .scope module, "data_reg[7]_i_5" "LUT2" 3 164, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x5628891363c0 .param/l "INIT" 0 9 15, C4<0110>;
v0x5628891364d0_0 .net "I0", 0 0, L_0x56288914cd70;  1 drivers
v0x5628891365b0_0 .net "I1", 0 0, L_0x56288914ce60;  1 drivers
v0x562889136670_0 .net "O", 0 0, L_0x56288914cbe0;  alias, 1 drivers
L_0x7f920f098e70 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889136710_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098e70;  1 drivers
v0x5628891367f0_0 .net "_w_idx", 1 0, L_0x56288914cb40;  1 drivers
L_0x56288914cb40 .concat [ 1 1 0 0], L_0x56288914cd70, L_0x56288914ce60;
L_0x56288914cbe0 .part/v L_0x7f920f098e70, L_0x56288914cb40, 1;
S_0x5628891369a0 .scope module, "data_reg[7]_i_6" "LUT2" 3 170, 9 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "O";
P_0x562889136b80 .param/l "INIT" 0 9 15, C4<0110>;
v0x562889136c90_0 .net "I0", 0 0, L_0x56288914d3a0;  1 drivers
v0x562889136d70_0 .net "I1", 0 0, L_0x56288914d6a0;  1 drivers
v0x562889136e30_0 .net "O", 0 0, L_0x56288914d210;  alias, 1 drivers
L_0x7f920f098eb8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x562889136ed0_0 .net/2u *"_ivl_2", 3 0, L_0x7f920f098eb8;  1 drivers
v0x562889136fb0_0 .net "_w_idx", 1 0, L_0x56288914d170;  1 drivers
L_0x56288914d170 .concat [ 1 1 0 0], L_0x56288914d3a0, L_0x56288914d6a0;
L_0x56288914d210 .part/v L_0x7f920f098eb8, L_0x56288914d170, 1;
S_0x562889137160 .scope module, "data_reg_reg[0]" "FDCE" 3 176, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x562889111b40 .param/l "INIT" 0 11 18, C4<0>;
P_0x562889111b80 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x562889111bc0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x562889111c00 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f098f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914d8b0 .functor XOR 1, L_0x56288914c040, L_0x7f920f098f00, C4<0>, C4<0>;
L_0x7f920f098f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914d970 .functor XOR 1, L_0x56288914daa0, L_0x7f920f098f48, C4<0>, C4<0>;
v0x5628891379e0_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x562889137a80_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x562889137b20_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x562889137c20_0 .net "D", 0 0, L_0x56288914daa0;  1 drivers
v0x562889137cc0_0 .net "Q", 0 0, v0x562889137f70_0;  1 drivers
v0x562889137db0_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f098f00;  1 drivers
v0x562889137e90_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f098f48;  1 drivers
v0x562889137f70_0 .var "_r_Q", 0 0;
v0x562889138030_0 .net "_w_CLR", 0 0, L_0x56288914d8b0;  1 drivers
v0x5628891380f0_0 .net "_w_D", 0 0, L_0x56288914d970;  1 drivers
S_0x562889137580 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x562889137160;
 .timescale -12 -12;
E_0x562889137760 .event posedge, v0x562889138030_0, v0x562889114090_0;
S_0x5628891377e0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x562889137160;
 .timescale -12 -12;
S_0x562889138250 .scope module, "data_reg_reg[1]" "FDCE" 3 184, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x5628891383e0 .param/l "INIT" 0 11 18, C4<0>;
P_0x562889138420 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x562889138460 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x5628891384a0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f098f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914db90 .functor XOR 1, L_0x56288914c040, L_0x7f920f098f90, C4<0>, C4<0>;
L_0x7f920f098fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914dc50 .functor XOR 1, L_0x56288914dd80, L_0x7f920f098fd8, C4<0>, C4<0>;
v0x562889138bb0_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x562889138ca0_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x562889138d60_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x562889138e80_0 .net "D", 0 0, L_0x56288914dd80;  1 drivers
v0x562889138f20_0 .net "Q", 0 0, v0x5628891391b0_0;  1 drivers
v0x562889139010_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f098f90;  1 drivers
v0x5628891390d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f098fd8;  1 drivers
v0x5628891391b0_0 .var "_r_Q", 0 0;
v0x562889139270_0 .net "_w_CLR", 0 0, L_0x56288914db90;  1 drivers
v0x5628891393c0_0 .net "_w_D", 0 0, L_0x56288914dc50;  1 drivers
S_0x562889138750 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x562889138250;
 .timescale -12 -12;
E_0x562889138930 .event posedge, v0x562889139270_0, v0x562889114090_0;
S_0x5628891389b0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x562889138250;
 .timescale -12 -12;
S_0x562889139520 .scope module, "data_reg_reg[2]" "FDCE" 3 192, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x5628891396b0 .param/l "INIT" 0 11 18, C4<0>;
P_0x5628891396f0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x562889139730 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x562889139770 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f099020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914d790 .functor XOR 1, L_0x56288914c040, L_0x7f920f099020, C4<0>, C4<0>;
L_0x7f920f099068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914dff0 .functor XOR 1, L_0x56288914e0d0, L_0x7f920f099068, C4<0>, C4<0>;
v0x562889139e80_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x562889139f20_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x56288913a030_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x56288913a0d0_0 .net "D", 0 0, L_0x56288914e0d0;  1 drivers
v0x56288913a170_0 .net "Q", 0 0, v0x56288913a420_0;  1 drivers
v0x56288913a260_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f099020;  1 drivers
v0x56288913a340_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f099068;  1 drivers
v0x56288913a420_0 .var "_r_Q", 0 0;
v0x56288913a4e0_0 .net "_w_CLR", 0 0, L_0x56288914d790;  1 drivers
v0x56288913a630_0 .net "_w_D", 0 0, L_0x56288914dff0;  1 drivers
S_0x562889139a20 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x562889139520;
 .timescale -12 -12;
E_0x562889139c00 .event posedge, v0x56288913a4e0_0, v0x562889114090_0;
S_0x562889139c80 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x562889139520;
 .timescale -12 -12;
S_0x56288913a790 .scope module, "data_reg_reg[3]" "FDCE" 3 200, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x562889111a30 .param/l "INIT" 0 11 18, C4<0>;
P_0x562889111a70 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x562889111ab0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x562889111af0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f0990b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914e1c0 .functor XOR 1, L_0x56288914c040, L_0x7f920f0990b0, C4<0>, C4<0>;
L_0x7f920f0990f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56288914e280 .functor XOR 1, L_0x56288914e3b0, L_0x7f920f0990f8, C4<0>, C4<0>;
v0x56288913b1f0_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x56288913b320_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x56288913b3e0_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x56288913b510_0 .net "D", 0 0, L_0x56288914e3b0;  1 drivers
v0x56288913b5b0_0 .net "Q", 0 0, v0x56288913b810_0;  1 drivers
v0x56288913b650_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f0990b0;  1 drivers
v0x56288913b730_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f0990f8;  1 drivers
v0x56288913b810_0 .var "_r_Q", 0 0;
v0x56288913b8d0_0 .net "_w_CLR", 0 0, L_0x56288914e1c0;  1 drivers
v0x56288913ba20_0 .net "_w_D", 0 0, L_0x56288914e280;  1 drivers
S_0x56288913ad90 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x56288913a790;
 .timescale -12 -12;
E_0x56288913af70 .event posedge, v0x56288913b8d0_0, v0x562889114090_0;
S_0x56288913aff0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x56288913a790;
 .timescale -12 -12;
S_0x56288913bb80 .scope module, "data_reg_reg[3]_i_1" "CARRY4" 3 207, 12 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CI";
    .port_info 1 /INPUT 1 "CYINIT";
    .port_info 2 /INPUT 4 "DI";
    .port_info 3 /INPUT 4 "S";
    .port_info 4 /OUTPUT 4 "CO";
    .port_info 5 /OUTPUT 4 "O";
L_0x56288914e680 .functor OR 1, L_0x7f920f098be8, L_0x7f920f098be8, C4<0>, C4<0>;
L_0x56288914f490 .functor OR 1, L_0x7f920f098be8, L_0x7f920f098be8, C4<0>, C4<0>;
L_0x56288914f330 .functor XOR 4, L_0x56288914fe60, L_0x56288914f500, C4<0000>, C4<0000>;
v0x56288913be10_0 .net "CI", 0 0, L_0x7f920f098be8;  alias, 1 drivers
v0x56288913bed0_0 .net "CO", 3 0, L_0x56288914f3a0;  1 drivers
v0x56288913bf90_0 .net "CYINIT", 0 0, L_0x7f920f098be8;  alias, 1 drivers
v0x56288913c060_0 .net "DI", 3 0, L_0x56288914fcf0;  1 drivers
v0x56288913c120_0 .net "O", 3 0, L_0x56288914f330;  1 drivers
v0x56288913c250_0 .net "S", 3 0, L_0x56288914fe60;  1 drivers
v0x56288913c330_0 .net *"_ivl_1", 0 0, L_0x56288914e5e0;  1 drivers
v0x56288913c410_0 .net *"_ivl_11", 0 0, L_0x56288914ea80;  1 drivers
v0x56288913c4f0_0 .net *"_ivl_15", 0 0, L_0x56288914ed40;  1 drivers
v0x56288913c660_0 .net *"_ivl_17", 0 0, L_0x56288914ede0;  1 drivers
v0x56288913c740_0 .net *"_ivl_2", 0 0, L_0x56288914e680;  1 drivers
v0x56288913c820_0 .net *"_ivl_21", 0 0, L_0x56288914f060;  1 drivers
v0x56288913c900_0 .net *"_ivl_23", 0 0, L_0x56288914f160;  1 drivers
v0x56288913c9e0_0 .net *"_ivl_28", 0 0, L_0x56288914f490;  1 drivers
v0x56288913cac0_0 .net *"_ivl_30", 3 0, L_0x56288914f500;  1 drivers
v0x56288913cba0_0 .net *"_ivl_5", 0 0, L_0x56288914e6f0;  1 drivers
v0x56288913cc80_0 .net *"_ivl_9", 0 0, L_0x56288914e960;  1 drivers
v0x56288913ce70_0 .net "_w_CO0", 0 0, L_0x56288914e7f0;  1 drivers
v0x56288913cf30_0 .net "_w_CO1", 0 0, L_0x56288914eb70;  1 drivers
v0x56288913cff0_0 .net "_w_CO2", 0 0, L_0x56288914eed0;  1 drivers
v0x56288913d0b0_0 .net "_w_CO3", 0 0, L_0x56288914f290;  1 drivers
L_0x56288914e5e0 .part L_0x56288914fe60, 0, 1;
L_0x56288914e6f0 .part L_0x56288914fcf0, 0, 1;
L_0x56288914e7f0 .functor MUXZ 1, L_0x56288914e6f0, L_0x56288914e680, L_0x56288914e5e0, C4<>;
L_0x56288914e960 .part L_0x56288914fe60, 1, 1;
L_0x56288914ea80 .part L_0x56288914fcf0, 1, 1;
L_0x56288914eb70 .functor MUXZ 1, L_0x56288914ea80, L_0x56288914e7f0, L_0x56288914e960, C4<>;
L_0x56288914ed40 .part L_0x56288914fe60, 2, 1;
L_0x56288914ede0 .part L_0x56288914fcf0, 2, 1;
L_0x56288914eed0 .functor MUXZ 1, L_0x56288914ede0, L_0x56288914eb70, L_0x56288914ed40, C4<>;
L_0x56288914f060 .part L_0x56288914fe60, 3, 1;
L_0x56288914f160 .part L_0x56288914fcf0, 3, 1;
L_0x56288914f290 .functor MUXZ 1, L_0x56288914f160, L_0x56288914eed0, L_0x56288914f060, C4<>;
L_0x56288914f3a0 .concat [ 1 1 1 1], L_0x56288914e7f0, L_0x56288914eb70, L_0x56288914eed0, L_0x56288914f290;
L_0x56288914f500 .concat [ 1 1 1 1], L_0x56288914f490, L_0x56288914e7f0, L_0x56288914eb70, L_0x56288914eed0;
S_0x56288913d270 .scope module, "data_reg_reg[4]" "FDCE" 3 216, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x56288913d400 .param/l "INIT" 0 11 18, C4<0>;
P_0x56288913d440 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x56288913d480 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x56288913d4c0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f099140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889150730 .functor XOR 1, L_0x56288914c040, L_0x7f920f099140, C4<0>, C4<0>;
L_0x7f920f099188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5628891509b0 .functor XOR 1, L_0x562889150b70, L_0x7f920f099188, C4<0>, C4<0>;
v0x56288913db90_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x56288913dc30_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x56288913dcf0_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x56288913dd90_0 .net "D", 0 0, L_0x562889150b70;  1 drivers
v0x56288913de30_0 .net "Q", 0 0, v0x56288913e090_0;  1 drivers
v0x56288913ded0_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f099140;  1 drivers
v0x56288913dfb0_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f099188;  1 drivers
v0x56288913e090_0 .var "_r_Q", 0 0;
v0x56288913e150_0 .net "_w_CLR", 0 0, L_0x562889150730;  1 drivers
v0x56288913e2a0_0 .net "_w_D", 0 0, L_0x5628891509b0;  1 drivers
S_0x56288913d770 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x56288913d270;
 .timescale -12 -12;
E_0x56288913bd30 .event posedge, v0x56288913e150_0, v0x562889114090_0;
S_0x56288913d990 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x56288913d270;
 .timescale -12 -12;
S_0x56288913e400 .scope module, "data_reg_reg[5]" "FDCE" 3 224, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x56288913e590 .param/l "INIT" 0 11 18, C4<0>;
P_0x56288913e5d0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x56288913e610 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x56288913e650 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f0991d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889150c60 .functor XOR 1, L_0x56288914c040, L_0x7f920f0991d0, C4<0>, C4<0>;
L_0x7f920f099218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889151160 .functor XOR 1, L_0x562889151240, L_0x7f920f099218, C4<0>, C4<0>;
v0x56288913ed60_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x56288913ee00_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x56288913eec0_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x56288913ef90_0 .net "D", 0 0, L_0x562889151240;  1 drivers
v0x56288913f030_0 .net "Q", 0 0, v0x56288913f2e0_0;  1 drivers
v0x56288913f120_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f0991d0;  1 drivers
v0x56288913f200_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f099218;  1 drivers
v0x56288913f2e0_0 .var "_r_Q", 0 0;
v0x56288913f3a0_0 .net "_w_CLR", 0 0, L_0x562889150c60;  1 drivers
v0x56288913f4f0_0 .net "_w_D", 0 0, L_0x562889151160;  1 drivers
S_0x56288913e900 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x56288913e400;
 .timescale -12 -12;
E_0x56288913eae0 .event posedge, v0x56288913f3a0_0, v0x562889114090_0;
S_0x56288913eb60 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x56288913e400;
 .timescale -12 -12;
S_0x56288913f650 .scope module, "data_reg_reg[6]" "FDCE" 3 232, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x56288913f7e0 .param/l "INIT" 0 11 18, C4<0>;
P_0x56288913f820 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x56288913f860 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x56288913f8a0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f099260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5628891514d0 .functor XOR 1, L_0x56288914c040, L_0x7f920f099260, C4<0>, C4<0>;
L_0x7f920f0992a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889151590 .functor XOR 1, L_0x562889151780, L_0x7f920f0992a8, C4<0>, C4<0>;
v0x56288913ffb0_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x562889140050_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x562889140110_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x5628891401e0_0 .net "D", 0 0, L_0x562889151780;  1 drivers
v0x562889140280_0 .net "Q", 0 0, v0x562889140530_0;  1 drivers
v0x562889140370_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f099260;  1 drivers
v0x562889140450_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f0992a8;  1 drivers
v0x562889140530_0 .var "_r_Q", 0 0;
v0x5628891405f0_0 .net "_w_CLR", 0 0, L_0x5628891514d0;  1 drivers
v0x562889140740_0 .net "_w_D", 0 0, L_0x562889151590;  1 drivers
S_0x56288913fb50 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x56288913f650;
 .timescale -12 -12;
E_0x56288913fd30 .event posedge, v0x5628891405f0_0, v0x562889114090_0;
S_0x56288913fdb0 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x56288913f650;
 .timescale -12 -12;
S_0x5628891408a0 .scope module, "data_reg_reg[7]" "FDCE" 3 240, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x562889140a30 .param/l "INIT" 0 11 18, C4<0>;
P_0x562889140a70 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x562889140ab0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x562889140af0 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f0992f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889151870 .functor XOR 1, L_0x56288914c040, L_0x7f920f0992f0, C4<0>, C4<0>;
L_0x7f920f099338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889151960 .functor XOR 1, L_0x562889151b20, L_0x7f920f099338, C4<0>, C4<0>;
v0x562889141200_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x5628891413b0_0 .net "CE", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x562889141470_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x562889141650_0 .net "D", 0 0, L_0x562889151b20;  1 drivers
v0x5628891416f0_0 .net "Q", 0 0, v0x5628891419a0_0;  1 drivers
v0x5628891417e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f0992f0;  1 drivers
v0x5628891418c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f099338;  1 drivers
v0x5628891419a0_0 .var "_r_Q", 0 0;
v0x562889141a60_0 .net "_w_CLR", 0 0, L_0x562889151870;  1 drivers
v0x562889141b20_0 .net "_w_D", 0 0, L_0x562889151960;  1 drivers
S_0x562889140da0 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x5628891408a0;
 .timescale -12 -12;
E_0x562889140f80 .event posedge, v0x562889141a60_0, v0x562889114090_0;
S_0x562889141000 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x5628891408a0;
 .timescale -12 -12;
S_0x562889141c80 .scope module, "data_reg_reg[7]_i_1" "CARRY4" 3 247, 12 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CI";
    .port_info 1 /INPUT 1 "CYINIT";
    .port_info 2 /INPUT 4 "DI";
    .port_info 3 /INPUT 4 "S";
    .port_info 4 /OUTPUT 4 "CO";
    .port_info 5 /OUTPUT 4 "O";
L_0x5628891521d0 .functor OR 1, L_0x562889150070, L_0x7f920f098be8, C4<0>, C4<0>;
L_0x562889152f70 .functor OR 1, L_0x562889150070, L_0x7f920f098be8, C4<0>, C4<0>;
L_0x562889152e10 .functor XOR 4, L_0x5628891539a0, L_0x562889153070, C4<0000>, C4<0000>;
v0x562889141f60_0 .net "CI", 0 0, L_0x562889150070;  alias, 1 drivers
v0x562889142040_0 .net "CO", 3 0, L_0x562889152e80;  1 drivers
v0x562889142120_0 .net "CYINIT", 0 0, L_0x7f920f098be8;  alias, 1 drivers
v0x5628891421c0_0 .net "DI", 3 0, L_0x5628891538b0;  1 drivers
v0x562889142280_0 .net "O", 3 0, L_0x562889152e10;  1 drivers
v0x562889142360_0 .net "S", 3 0, L_0x5628891539a0;  1 drivers
v0x562889142440_0 .net *"_ivl_1", 0 0, L_0x562889152130;  1 drivers
v0x562889142520_0 .net *"_ivl_11", 0 0, L_0x562889152560;  1 drivers
v0x562889142600_0 .net *"_ivl_15", 0 0, L_0x562889152820;  1 drivers
v0x5628891426e0_0 .net *"_ivl_17", 0 0, L_0x5628891528c0;  1 drivers
v0x5628891427c0_0 .net *"_ivl_2", 0 0, L_0x5628891521d0;  1 drivers
v0x5628891428a0_0 .net *"_ivl_21", 0 0, L_0x562889152b40;  1 drivers
v0x562889142980_0 .net *"_ivl_23", 0 0, L_0x562889152c40;  1 drivers
v0x562889142a60_0 .net *"_ivl_28", 0 0, L_0x562889152f70;  1 drivers
v0x562889142b40_0 .net *"_ivl_30", 3 0, L_0x562889153070;  1 drivers
v0x562889142c20_0 .net *"_ivl_5", 0 0, L_0x562889152240;  1 drivers
v0x562889142d00_0 .net *"_ivl_9", 0 0, L_0x562889152470;  1 drivers
v0x562889142ef0_0 .net "_w_CO0", 0 0, L_0x5628891522e0;  1 drivers
v0x562889142fb0_0 .net "_w_CO1", 0 0, L_0x562889152650;  1 drivers
v0x562889143070_0 .net "_w_CO2", 0 0, L_0x5628891529b0;  1 drivers
v0x562889143130_0 .net "_w_CO3", 0 0, L_0x562889152d70;  1 drivers
L_0x562889152130 .part L_0x5628891539a0, 0, 1;
L_0x562889152240 .part L_0x5628891538b0, 0, 1;
L_0x5628891522e0 .functor MUXZ 1, L_0x562889152240, L_0x5628891521d0, L_0x562889152130, C4<>;
L_0x562889152470 .part L_0x5628891539a0, 1, 1;
L_0x562889152560 .part L_0x5628891538b0, 1, 1;
L_0x562889152650 .functor MUXZ 1, L_0x562889152560, L_0x5628891522e0, L_0x562889152470, C4<>;
L_0x562889152820 .part L_0x5628891539a0, 2, 1;
L_0x5628891528c0 .part L_0x5628891538b0, 2, 1;
L_0x5628891529b0 .functor MUXZ 1, L_0x5628891528c0, L_0x562889152650, L_0x562889152820, C4<>;
L_0x562889152b40 .part L_0x5628891539a0, 3, 1;
L_0x562889152c40 .part L_0x5628891538b0, 3, 1;
L_0x562889152d70 .functor MUXZ 1, L_0x562889152c40, L_0x5628891529b0, L_0x562889152b40, C4<>;
L_0x562889152e80 .concat [ 1 1 1 1], L_0x5628891522e0, L_0x562889152650, L_0x5628891529b0, L_0x562889152d70;
L_0x562889153070 .concat [ 1 1 1 1], L_0x562889152f70, L_0x5628891522e0, L_0x562889152650, L_0x5628891529b0;
S_0x5628891432f0 .scope module, "rst_n_IBUF_inst" "IBUF" 3 254, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891544b0 .functor BUFZ 1, v0x562889148150_0, C4<0>, C4<0>, C4<0>;
v0x5628891434a0_0 .net "I", 0 0, v0x562889148150_0;  alias, 1 drivers
v0x562889143580_0 .net "O", 0 0, L_0x5628891544b0;  alias, 1 drivers
S_0x562889143660 .scope module, "valid_in_IBUF_inst" "IBUF" 3 257, 7 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x5628891545b0 .functor BUFZ 1, v0x562889148370_0, C4<0>, C4<0>, C4<0>;
v0x562889143880_0 .net "I", 0 0, v0x562889148370_0;  alias, 1 drivers
v0x562889143960_0 .net "O", 0 0, L_0x5628891545b0;  alias, 1 drivers
S_0x562889143b70 .scope module, "valid_out_OBUF_inst" "OBUF" 3 260, 8 1 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x562889154620 .functor BUFZ 1, v0x562889144e80_0, C4<0>, C4<0>, C4<0>;
v0x562889143d90_0 .net "I", 0 0, v0x562889144e80_0;  alias, 1 drivers
v0x562889143e70_0 .net "O", 0 0, L_0x562889154620;  alias, 1 drivers
S_0x562889143f90 .scope module, "valid_out_reg" "FDCE" 3 265, 11 13 0, S_0x5628890de600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
P_0x562889144170 .param/l "INIT" 0 11 18, C4<0>;
P_0x5628891441b0 .param/l "IS_CLR_INVERTED" 0 11 17, C4<0>;
P_0x5628891441f0 .param/l "IS_C_INVERTED" 0 11 15, C4<0>;
P_0x562889144230 .param/l "IS_D_INVERTED" 0 11 16, C4<0>;
L_0x7f920f099380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889154690 .functor XOR 1, L_0x56288914c040, L_0x7f920f099380, C4<0>, C4<0>;
L_0x7f920f0993c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562889154700 .functor XOR 1, L_0x5628891545b0, L_0x7f920f0993c8, C4<0>, C4<0>;
v0x562889144950_0 .net "C", 0 0, L_0x562889113f30;  alias, 1 drivers
v0x5628891449f0_0 .net "CE", 0 0, L_0x7f920f098c30;  alias, 1 drivers
v0x562889144ae0_0 .net "CLR", 0 0, L_0x56288914c040;  alias, 1 drivers
v0x562889144bb0_0 .net "D", 0 0, L_0x5628891545b0;  alias, 1 drivers
v0x562889144c50_0 .net "Q", 0 0, v0x562889144e80_0;  alias, 1 drivers
v0x562889144d40_0 .net/2u *"_ivl_0", 0 0, L_0x7f920f099380;  1 drivers
v0x562889144de0_0 .net/2u *"_ivl_4", 0 0, L_0x7f920f0993c8;  1 drivers
v0x562889144e80_0 .var "_r_Q", 0 0;
v0x562889144f40_0 .net "_w_CLR", 0 0, L_0x562889154690;  1 drivers
v0x562889145000_0 .net "_w_D", 0 0, L_0x562889154700;  1 drivers
S_0x5628891444f0 .scope generate, "GEN_CLK_POS" "GEN_CLK_POS" 11 42, 11 42 0, S_0x562889143f90;
 .timescale -12 -12;
E_0x5628891446d0 .event posedge, v0x562889144f40_0, v0x562889114090_0;
S_0x562889144750 .scope begin, "INIT_STATE" "INIT_STATE" 11 37, 11 37 0, S_0x562889143f90;
 .timescale -12 -12;
    .scope S_0x562889137580;
T_0 ;
    %wait E_0x562889137760;
    %load/vec4 v0x562889138030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562889137f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562889137a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5628891380f0_0;
    %assign/vec4 v0x562889137f70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562889137160;
T_1 ;
    %fork t_1, S_0x5628891377e0;
    %jmp t_0;
    .scope S_0x5628891377e0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562889137f70_0, 0, 1;
    %end;
    .scope S_0x562889137160;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x562889138750;
T_2 ;
    %wait E_0x562889138930;
    %load/vec4 v0x562889139270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628891391b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562889138ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5628891393c0_0;
    %assign/vec4 v0x5628891391b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562889138250;
T_3 ;
    %fork t_3, S_0x5628891389b0;
    %jmp t_2;
    .scope S_0x5628891389b0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628891391b0_0, 0, 1;
    %end;
    .scope S_0x562889138250;
t_2 %join;
    %end;
    .thread T_3;
    .scope S_0x562889139a20;
T_4 ;
    %wait E_0x562889139c00;
    %load/vec4 v0x56288913a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288913a420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562889139f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56288913a630_0;
    %assign/vec4 v0x56288913a420_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562889139520;
T_5 ;
    %fork t_5, S_0x562889139c80;
    %jmp t_4;
    .scope S_0x562889139c80;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288913a420_0, 0, 1;
    %end;
    .scope S_0x562889139520;
t_4 %join;
    %end;
    .thread T_5;
    .scope S_0x56288913ad90;
T_6 ;
    %wait E_0x56288913af70;
    %load/vec4 v0x56288913b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288913b810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56288913b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56288913ba20_0;
    %assign/vec4 v0x56288913b810_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56288913a790;
T_7 ;
    %fork t_7, S_0x56288913aff0;
    %jmp t_6;
    .scope S_0x56288913aff0;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288913b810_0, 0, 1;
    %end;
    .scope S_0x56288913a790;
t_6 %join;
    %end;
    .thread T_7;
    .scope S_0x56288913d770;
T_8 ;
    %wait E_0x56288913bd30;
    %load/vec4 v0x56288913e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288913e090_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56288913dc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x56288913e2a0_0;
    %assign/vec4 v0x56288913e090_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56288913d270;
T_9 ;
    %fork t_9, S_0x56288913d990;
    %jmp t_8;
    .scope S_0x56288913d990;
t_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288913e090_0, 0, 1;
    %end;
    .scope S_0x56288913d270;
t_8 %join;
    %end;
    .thread T_9;
    .scope S_0x56288913e900;
T_10 ;
    %wait E_0x56288913eae0;
    %load/vec4 v0x56288913f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288913f2e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56288913ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x56288913f4f0_0;
    %assign/vec4 v0x56288913f2e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56288913e400;
T_11 ;
    %fork t_11, S_0x56288913eb60;
    %jmp t_10;
    .scope S_0x56288913eb60;
t_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288913f2e0_0, 0, 1;
    %end;
    .scope S_0x56288913e400;
t_10 %join;
    %end;
    .thread T_11;
    .scope S_0x56288913fb50;
T_12 ;
    %wait E_0x56288913fd30;
    %load/vec4 v0x5628891405f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562889140530_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x562889140050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x562889140740_0;
    %assign/vec4 v0x562889140530_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56288913f650;
T_13 ;
    %fork t_13, S_0x56288913fdb0;
    %jmp t_12;
    .scope S_0x56288913fdb0;
t_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562889140530_0, 0, 1;
    %end;
    .scope S_0x56288913f650;
t_12 %join;
    %end;
    .thread T_13;
    .scope S_0x562889140da0;
T_14 ;
    %wait E_0x562889140f80;
    %load/vec4 v0x562889141a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628891419a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5628891413b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x562889141b20_0;
    %assign/vec4 v0x5628891419a0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5628891408a0;
T_15 ;
    %fork t_15, S_0x562889141000;
    %jmp t_14;
    .scope S_0x562889141000;
t_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628891419a0_0, 0, 1;
    %end;
    .scope S_0x5628891408a0;
t_14 %join;
    %end;
    .thread T_15;
    .scope S_0x5628891444f0;
T_16 ;
    %wait E_0x5628891446d0;
    %load/vec4 v0x562889144f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562889144e80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5628891449f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x562889145000_0;
    %assign/vec4 v0x562889144e80_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562889143f90;
T_17 ;
    %fork t_17, S_0x562889144750;
    %jmp t_16;
    .scope S_0x562889144750;
t_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562889144e80_0, 0, 1;
    %end;
    .scope S_0x562889143f90;
t_16 %join;
    %end;
    .thread T_17;
    .scope S_0x56288910f720;
T_18 ;
    %vpi_call 2 37 "$dumpfile", "EzLogic_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56288910f720 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628891473f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562889148150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5628891476a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562889148370_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562889147500_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5628891475e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628891481f0_0, 0, 1;
    %pushi/vec4 0, 0, 336;
    %store/vec4 v0x562889147850_0, 0, 336;
    %delay 4000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562889148150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628891481f0_0, 0, 1;
    %wait E_0x562889050b10;
    %delay 4000000, 0;
    %vpi_call 2 52 "$display", "%h", v0x562889147850_0 {0 0 0};
    %load/vec4 v0x5628891482b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 2 54 "$display", "Great! You've found the correct flag!" {0 0 0};
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 2 57 "$display", "Haha, try again!" {0 0 0};
T_18.1 ;
    %delay 20000000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x56288910f720;
T_19 ;
    %wait E_0x562889085a60;
    %load/vec4 v0x5628891481f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x562889147500_0;
    %pad/u 32;
    %cmpi/u 42, 0, 32;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x562889147500_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x562889147500_0, 0;
    %ix/getv 4, v0x562889147500_0;
    %load/vec4a v0x5628891479f0, 4;
    %assign/vec4 v0x5628891476a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562889148370_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5628891476a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562889148370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628891481f0_0, 0;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56288910f720;
T_20 ;
    %wait E_0x562889085a60;
    %load/vec4 v0x562889148460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5628891475e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5628891475e0_0, 0;
    %load/vec4 v0x562889147760_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 328, 0, 34;
    %load/vec4 v0x5628891475e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x562889147850_0, 4, 5;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56288910f720;
T_21 ;
    %delay 1000000, 0;
    %load/vec4 v0x5628891473f0_0;
    %inv;
    %store/vec4 v0x5628891473f0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./problem/EzLogic_tb.v";
    "./problem/EzLogic_top_synth.v";
    "./behavioral models/GND.v";
    "./behavioral models/VCC.v";
    "./behavioral models/BUFG.v";
    "./behavioral models/IBUF.v";
    "./behavioral models/OBUF.v";
    "./behavioral models/LUT2.v";
    "./behavioral models/LUT1.v";
    "./behavioral models/FDCE.v";
    "./behavioral models/CARRY4.v";
