// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2022 Boundary Devices
 */

/dts-v1/;

#include "imx8ulp.dtsi"
#include <dt-bindings/input/linux-event-codes.h>
#include "imx8ulp-rpmsg.dtsi"

&iomuxc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX8ULP_PAD_PTF8__ENET0_MDIO	0x43
			MX8ULP_PAD_PTF9__ENET0_MDC	0x43
			MX8ULP_PAD_PTF6__ENET0_CRS_DV	0x43
			MX8ULP_PAD_PTF5__ENET0_RXER	0x43
			MX8ULP_PAD_PTF1__ENET0_RXD0	0x43
			MX8ULP_PAD_PTF0__ENET0_RXD1	0x43
			MX8ULP_PAD_PTF4__ENET0_TXEN	0x43
			MX8ULP_PAD_PTF3__ENET0_TXD0	0x43
			MX8ULP_PAD_PTF2__ENET0_TXD1	0x43
			MX8ULP_PAD_PTF7__ENET0_REFCLK	0x10043
			MX8ULP_PAD_PTE13__ENET0_1588_CLKIN 0x10043
			MX8ULP_PAD_PTE12__ENET0_1588_TMR0 0x10043
			MX8ULP_PAD_PTF12__ENET0_1588_TMR1 0x10043
			MX8ULP_PAD_PTF13__ENET0_1588_TMR2 0x10043
			MX8ULP_PAD_PTF14__ENET0_1588_TMR3 0x10043
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX8ULP_PAD_PTD11__PTD11		0x7	/* HAPT_EN */
			MX8ULP_PAD_PTD15__PTD15		0x7	/* IMU_IRQ */
			MX8ULP_PAD_PTD16__PTD16		0x7	/* 29 */
			MX8ULP_PAD_PTD17__PTD17		0x7	/* 30 */
			MX8ULP_PAD_PTD18__PTD18		0x7	/* 39 */
			MX8ULP_PAD_PTD19__PTD19		0x7	/* 26 */
			MX8ULP_PAD_PTD20__PTD20		0x7	/* 33 */
			MX8ULP_PAD_PTE0__PTE0		0x7	/* 64 */
			MX8ULP_PAD_PTE1__PTE1		0x7	/* TUSB_IRQ */
			MX8ULP_PAD_PTE2__PTE2		0x7	/* BACK */
			MX8ULP_PAD_PTE3__PTE3		0x7	/* 19 */
			MX8ULP_PAD_PTE6__PTE6		0x7	/* 34 */
			MX8ULP_PAD_PTE7__PTE7		0x7	/* 32 */
			MX8ULP_PAD_PTE8__PTE8		0x7	/* 20 */
			MX8ULP_PAD_PTE9__PTE9		0x7	/* 31 */
			MX8ULP_PAD_PTE10__PTE10		0x7	/* 55 */
			MX8ULP_PAD_PTE11__PTE11		0x7	/* 28 */
			MX8ULP_PAD_PTE14__PTE14		0x7	/* 41 */
			MX8ULP_PAD_PTE15__PTE15		0x7	/* Left */
			MX8ULP_PAD_PTE16__PTE16		0x7	/* Start */
			MX8ULP_PAD_PTE17__PTE17		0x7	/* Up */
			MX8ULP_PAD_PTE18__PTE18		0x7	/* Right */
			MX8ULP_PAD_PTE19__PTE19		0x7	/* Down */
			MX8ULP_PAD_PTF15__TPM4_CH3	0x7	/* pwm4 */
			MX8ULP_PAD_PTF16__PTF16		0x7	/* 44 */
			MX8ULP_PAD_PTF17__PTF17		0x7	/* 45 */
			MX8ULP_PAD_PTF18__PTF18		0x7	/* 54 */
			MX8ULP_PAD_PTF19__PTF19		0x7	/* 47 */
			MX8ULP_PAD_PTF20__PTF20		0x7	/* 48 */
			MX8ULP_PAD_PTF21__PTF21		0x7	/* 37 */
			MX8ULP_PAD_PTF24__PTF24		0x7	/* 49 */
			MX8ULP_PAD_PTF25__PTF25		0x7	/* 27 */
			MX8ULP_PAD_PTF26__PTF26		0x7	/* 51 */
			MX8ULP_PAD_PTF27__PTF27		0x7	/* 57 */
			MX8ULP_PAD_PTF28__PTF28		0x7	/*  5 */
			MX8ULP_PAD_PTF29__PTF29		0x7	/* pmic_mode0 */
			MX8ULP_PAD_PTF30__PTF30		0x7	/* pmic_mode1 */
			MX8ULP_PAD_PTF31__PTF31		0x7	/* pmic_mode2 */
		>;
	};

	pinctrl_i2c5: lpuart4grp {
		fsl,pins = <
			MX8ULP_PAD_PTE4__LPI2C5_SCL	0x7	/* 36 */
			MX8ULP_PAD_PTE5__LPI2C5_SDA	0x7	/* 35 */
		>;
	};

	pinctrl_lpspi5: lpuart4grp {
		fsl,pins = <
			MX8ULP_PAD_PTE20__LPSPI5_SIN	0x10043
			MX8ULP_PAD_PTE21__LPSPI5_SOUT	0x00043
			MX8ULP_PAD_PTE22__LPSPI5_SCK	0x00043
			MX8ULP_PAD_PTE23__LPSPI5_PCS0	0x00043
		>;
	};

	pinctrl_lpuart4: lpuart4grp {
		fsl,pins = <
			MX8ULP_PAD_PTF10__LPUART4_TX	0x03
			MX8ULP_PAD_PTF11__LPUART4_RX	0x03
		>;
	};

	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE22__LPUART5_TX	0x03
			MX8ULP_PAD_PTE23__LPUART5_RX	0x03
		>;
	};

	pinctrl_lpuart7: lpuart7grp {
		fsl,pins = <
			MX8ULP_PAD_PTF22__LPUART7_TX	0x03
			MX8ULP_PAD_PTF23__LPUART7_RX	0x03
		>;
	};

	pinctrl_mipi_q035_014: mipi-q035-014grp {
		fsl,pins = <
#define GP_LCD_RESET	<&gpioe 7 GPIO_ACTIVE_LOW>
			MX8ULP_PAD_PTE7__PTE7		0x02
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			MX8ULP_PAD_PTD13__USB0_PWR	0x00003
			MX8ULP_PAD_PTD12__USB0_ID	0x10003
			MX8ULP_PAD_PTD14__USB0_OC	0x10003
		>;
	};

	pinctrl_usbotg2: usbotg2grp {
		fsl,pins = <
			MX8ULP_PAD_PTD21__USB1_PWR	0x00003
			MX8ULP_PAD_PTD23__USB1_ID	0x10003
			MX8ULP_PAD_PTD22__USB1_OC	0x10003
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD0__SDHC0_RESET_B  0x43
			MX8ULP_PAD_PTD1__SDHC0_CMD	0x43
			MX8ULP_PAD_PTD2__SDHC0_CLK	0x10042
			MX8ULP_PAD_PTD10__SDHC0_D0	0x43
			MX8ULP_PAD_PTD9__SDHC0_D1	0x43
			MX8ULP_PAD_PTD8__SDHC0_D2	0x43
			MX8ULP_PAD_PTD7__SDHC0_D3	0x43
			MX8ULP_PAD_PTD6__SDHC0_D4	0x43
			MX8ULP_PAD_PTD5__SDHC0_D5	0x43
			MX8ULP_PAD_PTD4__SDHC0_D6	0x43
			MX8ULP_PAD_PTD3__SDHC0_D7	0x43
		>;
	};
};

#include "panel-q035-014.dtsi"

/ {
	model = "FSL i.MX8ULP tag";
	compatible = "fsl,imx8ulp-tag", "fsl,imx8ulp";

	aliases {
		backlight_mipi = &backlight_mipi;
		fb_mipi = &fb_mipi;
		mipi = &fb_mipi;
		mipi_dsi = &dsi;
		mipi_dsi_bridge = &dsi;
		mipi_dsi_phy = &dphy;
		pwm_mipi = &tpm5;
		t_mipi = &t_mipi;
	};

	backlight_mipi: backlight-mipi {
		status = "disabled";
	};

	chosen {
		stdout-path = &lpuart7;
		bootargs = "console=ttyLP3,115200 earlycon";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
	};

	reg_vref_5v: regulator-vref-5v {
		compatible = "regulator-fixed";
		regulator-name = "vref-5v";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	rpmsg_keys: rpmsg-keys {
		compatible = "fsl,rpmsg-keys";

		volume-up {
			label = "VolumeUp";
			linux,code = <KEY_VOLUMEUP>;
			rpmsg-key,wakeup;
		};

		volume-down {
			label = "VolumeDown";
			linux,code = <KEY_VOLUMEDOWN>;
			rpmsg-key,wakeup;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x28000000>;
			linux,cma-default;
		};

		rsc_table: rsc_table@1fff8000{
			reg = <0 0x1fff8000 0 0x1000>;
			no-map;
		};

		dsp_reserved: dsp_reserved@8e000000 {
			reg = <0 0x8e000000 0 0x1000000>;
			no-map;
		};
		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x8f000000 0 0xef0000>;
			no-map;
		};
		dsp_vdev0vring0: vdev0vring0@8fef0000 {
			reg = <0 0x8fef0000 0 0x8000>;
			no-map;
		};
		dsp_vdev0vring1: vdev0vring1@8fef8000 {
			reg = <0 0x8fef8000 0 0x8000>;
			no-map;
		};
		dsp_vdev0buffer: vdev0buffer@8ff00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x8ff00000 0 0x100000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@aff00000 {
			reg = <0 0xaff00000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@aff08000 {
			reg = <0 0xaff08000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@aff10000 {
			reg = <0 0xaff10000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@aff18000 {
			reg = <0 0xaff18000 0 0x8000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a8400000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa8400000 0 0x100000>;
			no-map;
		};

		audio_reserved: audio@a8500000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0 0xa8500000 0 0x100000>;
		};

		m33_reserved: m33_noncacheable_section@a8600000 {
			no-map;
			reg = <0 0xa8600000 0 0x1000000>;
		};
	};

};

&crypto {
	status = "disabled";
};

&dcnano {
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	fb_mipi: panel@0 {
#if 0
		backlight = <&backlight_mipi>;
#endif
		bits-per-color = <8>;
		bridge-de-active = <0>;
		bus-format = "rgb888";
		clocks = <&dphy 0>,
			<&pcc5 IMX8ULP_CLK_DC_NANO>;
		clock-names = "mipi_clk", "pixel_clock";
		compatible = "panel,common";
		delay-power-up = <2>;
		dsi-format = "rgb888";
		dsi-lanes = <4>;
		mode-skip-eot;
		mode-video;
		mode-video-burst;
		panel-height-mm = <136>;
		panel-width-mm = <217>;
		power-supply = <&reg_vref_5v>;
		reg = <0>;
		spwg;

		display-timings {
			t_mipi: t-dsi-default {
				/* m101nwwb by default */
				clock-frequency = <70000000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <5>;
				hfront-porch = <123>;
				vback-porch = <3>;
				vfront-porch = <24>;
				hsync-len = <1>;
				vsync-len = <1>;
				hsync-active = <1>;
				vsync-active = <1>;
				de-active = <1>;
			};
		};

		port {
			panel1_in: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};

	ports {
		port@1 {
			reg = <1>;

			mipi_dsi_out: endpoint {
				remote-endpoint = <&panel1_in>;
			};
		};
	};
};

&dsp {
	assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>;
	assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4>;
	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
			<&dsp_vdev0vring1>, <&dsp_reserved>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	phy-handle = <&ethphy>;
	status = "disabled";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@1 {
			reg = <1>;
			micrel,led-mode = <1>;
		};
	};
};

&imx8ulp_cm33 {
	ipc-only;
	rsc-da=<0x1fff8000>;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu 0 1
			&mu 1 1
			&mu 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

&lpspi5 {
	/* must disable uart5 to use */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi5>;
	status = "disabled";
};

&lpuart4 {
	/* GPS */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart4>;
	pinctrl-1 = <&pinctrl_lpuart4>;
	status = "okay";
};

&lpuart5 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "okay";
};

&lpuart7 {
	/* console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart7>;
	pinctrl-1 = <&pinctrl_lpuart7>;
	status = "okay";
};

&mu {
	status = "okay";
};

&mu3 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbotg1 {
	adp-disable;
	dr_mode = "otg";
	hnp-disable;
	over-current-active-low;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_usbotg1>;
	pinctrl-1 = <&pinctrl_usbotg1>;
	power-active-high;
	srp-disable;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <88>;
	status = "okay";
};

&usbmisc2 {
	status = "okay";
};

&usbotg2 {
	adp-disable;
	dr_mode = "otg";
	hnp-disable;
	over-current-active-low;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_usbotg2>;
	pinctrl-1 = <&pinctrl_usbotg2>;
	srp-disable;
	status = "okay";
};

&usbphy2 {
	fsl,tx-d-cal = <88>;
	status = "okay";
};

&usdhc0 {
	bus-width = <8>;
	no-mmc-hs400;
	non-removable;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	status = "okay";
};
