// Seed: 573716889
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
    , id_3
);
  assign id_2 = id_1;
  always begin
    id_2 = id_1;
    id_0 <= 1'd0;
  end
endmodule
