$date
	Wed Aug 14 09:44:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2to1_tb $end
$var wire 1 ! f $end
$var reg 1 " s $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var integer 32 % i [31:0] $end
$scope module func $end
$var wire 1 " s $end
$var wire 1 # w0 $end
$var wire 1 $ w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#20
1$
b1 %
#40
1!
1#
0$
b10 %
#60
1$
b11 %
#80
0!
1"
0#
0$
b100 %
#100
1!
1$
b101 %
#120
0!
1#
0$
b110 %
#140
1!
1$
b111 %
#160
b1000 %
