Implementation of a single cycle CPU of MIPS 32 bit architecture using Verilog. 
Tool(s) used: QuartusPrime
