// Seed: 1776287710
module module_0 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri0 id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_15 = id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input supply1 id_11,
    output logic id_12,
    input tri1 id_13,
    input tri0 id_14
    , id_19,
    input tri1 id_15,
    input wor id_16,
    output tri1 id_17
    , id_20
);
  always @(posedge -1'h0) begin : LABEL_0
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_17,
      id_6
  );
endmodule
