#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008E4B38 .scope module, "Exemplo0045" "Exemplo0045" 2 23;
 .timescale 0 0;
v008E3E90_0 .net "clock", 0 0, v008E3E38_0; 1 drivers
v008E3EE8_0 .net "p1", 0 0, v008E4180_0; 1 drivers
S_008E41D8 .scope module, "clk" "clock" 2 26, 3 1, S_008E4B38;
 .timescale 0 0;
v008E3E38_0 .var "clk", 0 0;
S_008E4BC0 .scope module, "pulse1" "pulse" 2 30, 2 8, S_008E4B38;
 .timescale 0 0;
v008E4128_0 .alias "clock", 0 0, v008E3E90_0;
v008E4180_0 .var "signal", 0 0;
E_008EDBC0 .event edge, v008E4128_0;
    .scope S_008E41D8;
T_0 ;
    %set/v v008E3E38_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_008E41D8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v008E3E38_0, 1;
    %inv 8, 1;
    %set/v v008E3E38_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_008E4BC0;
T_2 ;
    %wait E_008EDBC0;
    %set/v v008E4180_0, 1, 1;
    %delay 24, 0;
    %set/v v008E4180_0, 0, 1;
    %delay 24, 0;
    %set/v v008E4180_0, 1, 1;
    %delay 24, 0;
    %set/v v008E4180_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_008E4B38;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "Exemplo0045.vcd";
    %vpi_call 2 35 "$dumpvars", 2'sb01, v008E3E90_0, v008E3EE8_0;
    %delay 120, 0;
    %vpi_call 2 36 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\Thaís Mairink\Documents\thais\Arq1\Guia06\Exemplo0045.V";
    "./clock.v";
