Analysis & Synthesis report for project3
Fri Jan 19 12:19:25 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "alu:alu2"
 10. Port Connectivity Checks: "alu:alu1"
 11. Port Connectivity Checks: "alu:alu0|mux_8x1_32bit:mux1"
 12. Port Connectivity Checks: "alu:alu0|adder:sub_op"
 13. Port Connectivity Checks: "alu:alu0|adder:add_op"
 14. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4|mux_8x1_1bit:mux1"
 15. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"
 16. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu3"
 17. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu2"
 18. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu1"
 19. Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8"
 20. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla7"
 21. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla6"
 22. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla5"
 23. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla4"
 24. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla3"
 25. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla2"
 26. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu4"
 27. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu3"
 28. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu2"
 29. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu1"
 30. Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1"
 31. Port Connectivity Checks: "alu:alu0|adder:less_op|and_31bit:andforless"
 32. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp8"
 33. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp7"
 34. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp6"
 35. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp5"
 36. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp4"
 37. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp3"
 38. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp2"
 39. Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp1"
 40. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"
 41. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"
 42. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"
 43. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"
 44. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"
 45. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"
 46. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"
 47. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"
 48. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"
 49. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"
 50. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"
 51. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"
 52. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"
 53. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"
 54. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"
 55. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"
 56. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"
 57. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"
 58. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"
 59. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"
 60. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"
 61. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"
 62. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"
 63. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"
 64. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"
 65. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"
 66. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"
 67. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"
 68. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"
 69. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"
 70. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"
 71. Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"
 72. Port Connectivity Checks: "alu:alu0|adder:less_op"
 73. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"
 74. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"
 75. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"
 76. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"
 77. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"
 78. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"
 79. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"
 80. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"
 81. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"
 82. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"
 83. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"
 84. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"
 85. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"
 86. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"
 87. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"
 88. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"
 89. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"
 90. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"
 91. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"
 92. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"
 93. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"
 94. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"
 95. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"
 96. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"
 97. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"
 98. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"
 99. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"
100. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"
101. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"
102. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"
103. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"
104. Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"
105. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"
106. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"
107. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"
108. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"
109. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"
110. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"
111. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"
112. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"
113. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"
114. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"
115. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"
116. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"
117. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"
118. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"
119. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"
120. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"
121. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"
122. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"
123. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"
124. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"
125. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"
126. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"
127. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"
128. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"
129. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"
130. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"
131. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"
132. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"
133. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"
134. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"
135. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"
136. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1|mux_8x1_1bit:mux1"
137. Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"
138. Port Connectivity Checks: "mux_2x1_5bit:mux2"
139. Post-Synthesis Netlist Statistics for Top Partition
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 19 12:19:25 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; project3                                    ;
; Top-level Entity Name           ; mips                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; mips               ; project3           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; xor_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/xor_32bit.v               ;         ;
; or_32bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/or_32bit.v                ;         ;
; mux_8x1_32bit.v                  ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v           ;         ;
; mux_8x1_1bit.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v            ;         ;
; msb_cla_4bit.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v            ;         ;
; msb_alu_1_bit.v                  ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v           ;         ;
; generate_propagate_4bit.v        ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v ;         ;
; full_adder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/full_adder.v              ;         ;
; extend_to_32.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/extend_to_32.v            ;         ;
; cla_4bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/cla_4bit.v                ;         ;
; and_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/and_32bit.v               ;         ;
; and_31bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/and_31bit.v               ;         ;
; alu_1_bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v               ;         ;
; adder.v                          ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/adder.v                   ;         ;
; registers.mem                    ; yes             ; User Unspecified File  ; C:/Users/yasir/Desktop/organization project 3/registers.mem             ;         ;
; mips.v                           ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/mips.v                    ;         ;
; register_block.v                 ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/register_block.v          ;         ;
; instruction_block.v              ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/instruction_block.v       ;         ;
; memory_block.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/memory_block.v            ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/control_unit.v            ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/alu.v                     ;         ;
; alu_control.v                    ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/alu_control.v             ;         ;
; sign_extend.v                    ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/sign_extend.v             ;         ;
; instructions.mem                 ; yes             ; User Unspecified File  ; C:/Users/yasir/Desktop/organization project 3/instructions.mem          ;         ;
; memory.mem                       ; yes             ; User Unspecified File  ; C:/Users/yasir/Desktop/organization project 3/memory.mem                ;         ;
; mux_2x1_5bit.v                   ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/mux_2x1_5bit.v            ;         ;
; mux_2x1_32bit.v                  ; yes             ; User Verilog HDL File  ; C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v           ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |mips                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 1    ; 0            ; |mips               ; mips        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu2"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_bit   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_ctr[2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_ctr[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_ctr[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1"                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_bit        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_src2[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_src2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_ctr[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_ctr[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_ctr[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|mux_8x1_32bit:mux1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; in_2 ; Input ; Info     ; Stuck at GND                  ;
; in_3 ; Input ; Info     ; Stuck at GND                  ;
; in_7 ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:sub_op"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; c32         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUop[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ALUop[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:add_op"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; c32      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUop[2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ALUop[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUop[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4|mux_8x1_1bit:mux1" ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                        ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; in[7] ; Input ; Info     ; Stuck at VCC                                                                   ;
+-------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu3"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu2"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8|alu_1_bit:alu1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|msb_cla_4bit:cla8"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla7"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla6"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla5"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla4"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla3"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla2"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu4"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu3"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu2"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1|alu_1_bit:alu1"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|cla_4bit:cla1"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|and_31bit:andforless" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                  ;
; B    ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp8"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp7"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp6"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp5"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp4"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp3"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp2"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|generate_propagate_4bit:gp1"                                                                                                                    ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; p_3_0 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; alu_op[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu0|adder:less_op"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; c32         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUop[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUop[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"                                                                                                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; less         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1|mux_8x1_1bit:mux1" ;
+-------+-------+----------+---------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                             ;
+-------+-------+----------+---------------------------------------------------------------------+
; in[7] ; Input ; Info     ; Stuck at VCC                                                        ;
+-------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; less     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; less[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; alu_op   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_2x1_5bit:mux2" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; input1 ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 19 12:19:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xor_32bit.v
    Info (12023): Found entity 1: xor_32bit File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_32bit.v
    Info (12023): Found entity 1: or_32bit File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v
    Info (12023): Found entity 1: mux_8x1_32bit File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v
    Info (12023): Found entity 1: mux_8x1_1bit File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msb_cla_4bit.v
    Info (12023): Found entity 1: msb_cla_4bit File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msb_alu_1_bit.v
    Info (12023): Found entity 1: msb_alu_1_bit File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file generate_propagate_4bit.v
    Info (12023): Found entity 1: generate_propagate_4bit File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_4bit.v
    Info (12023): Found entity 1: full_adder_4bit File: C:/Users/yasir/Desktop/organization project 3/full_adder_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/yasir/Desktop/organization project 3/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_to_32.v
    Info (12023): Found entity 1: extend_to_32 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla_4bit.v
    Info (12023): Found entity 1: cla_4bit File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_32bit.v
    Info (12023): Found entity 1: and_32bit File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_31bit.v
    Info (12023): Found entity 1: and_31bit File: C:/Users/yasir/Desktop/organization project 3/and_31bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_1_bit.v
    Info (12023): Found entity 1: alu_1_bit File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file a_less_b.v
    Info (12023): Found entity 1: A_less_B File: C:/Users/yasir/Desktop/organization project 3/A_less_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_operations.v
    Info (12023): Found entity 1: memory_operations File: C:/Users/yasir/Desktop/organization project 3/memory_operations.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/yasir/Desktop/organization project 3/testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: mips File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_block.v
    Info (12023): Found entity 1: register_block File: C:/Users/yasir/Desktop/organization project 3/register_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_block.v
    Info (12023): Found entity 1: instruction_block File: C:/Users/yasir/Desktop/organization project 3/instruction_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_block.v
    Info (12023): Found entity 1: memory_block File: C:/Users/yasir/Desktop/organization project 3/memory_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: C:/Users/yasir/Desktop/organization project 3/alu_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend File: C:/Users/yasir/Desktop/organization project 3/sign_extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/yasir/Desktop/organization project 3/shift_left_2.v Line: 1
Warning (12019): Can't analyze file -- file mux_8x1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_5bit.v
    Info (12023): Found entity 1: mux_2x1_5bit File: C:/Users/yasir/Desktop/organization project 3/mux_2x1_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v
    Info (12023): Found entity 1: mux_2x1_32bit File: C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at xor_32bit.v(7): created implicit net for "cout1" File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at or_32bit.v(7): created implicit net for "cout1" File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(26): created implicit net for "not_sel0" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(27): created implicit net for "not_sel1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(28): created implicit net for "not_sel2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(31): created implicit net for "in0" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(32): created implicit net for "in0_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(36): created implicit net for "in1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(37): created implicit net for "in1_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(41): created implicit net for "in2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(42): created implicit net for "in2_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(46): created implicit net for "in3" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(47): created implicit net for "in3_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(51): created implicit net for "in4" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(52): created implicit net for "in4_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(56): created implicit net for "in5" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(57): created implicit net for "in5_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(61): created implicit net for "in6" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(62): created implicit net for "in6_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(66): created implicit net for "in7" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_32bit.v(67): created implicit net for "in7_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(12): created implicit net for "not_sel0" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(13): created implicit net for "not_sel1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(14): created implicit net for "not_sel2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(17): created implicit net for "in0" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(18): created implicit net for "in0_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(19): created implicit net for "result_in0" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(21): created implicit net for "in1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(22): created implicit net for "in1_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(23): created implicit net for "result_in1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(25): created implicit net for "in2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(26): created implicit net for "in2_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(27): created implicit net for "result_in2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(29): created implicit net for "in3" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(30): created implicit net for "in3_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(31): created implicit net for "result_in3" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(33): created implicit net for "in4" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(34): created implicit net for "in4_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(35): created implicit net for "result_in4" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(37): created implicit net for "in5" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(38): created implicit net for "in5_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(39): created implicit net for "result_in5" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(41): created implicit net for "in6" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(42): created implicit net for "in6_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(43): created implicit net for "result_in6" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(45): created implicit net for "in7" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(46): created implicit net for "in7_result" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(47): created implicit net for "result_in7" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(49): created implicit net for "result_or1" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(50): created implicit net for "result_or2" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(51): created implicit net for "result_or3" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(52): created implicit net for "result_or4" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(54): created implicit net for "result_or5" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at mux_8x1_1bit.v(55): created implicit net for "result_or6" File: C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(20): created implicit net for "not_aluop1" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(21): created implicit net for "not_aluop0" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(28): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(30): created implicit net for "b0_xor" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(31): created implicit net for "b1_xor" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(32): created implicit net for "b2_xor" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(33): created implicit net for "b3_xor" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(44): created implicit net for "p0c0" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(53): created implicit net for "p1c1" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(61): created implicit net for "p2c2" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at msb_cla_4bit.v(70): created implicit net for "p3c3" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(21): created implicit net for "not_aluop1" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(22): created implicit net for "not_aluop0" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(29): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(31): created implicit net for "b_xor" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(34): created implicit net for "and_a_b" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(35): created implicit net for "or_a_b" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(36): created implicit net for "xor_a_b" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(37): created implicit net for "nor_a_b" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(39): created implicit net for "add_a_b" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at msb_alu_1_bit.v(44): created implicit net for "is_overflow" File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(26): created implicit net for "p3p2" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(27): created implicit net for "p1p0" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(30): created implicit net for "p3g2" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(31): created implicit net for "g3_p3g2" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(33): created implicit net for "p3p2g1" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(34): created implicit net for "g3_p3g2_p3p2g1" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(35): created implicit net for "p3p2p1" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at generate_propagate_4bit.v(36): created implicit net for "p3p2p1g0" File: C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(19): created implicit net for "not_aluop1" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(20): created implicit net for "not_aluop0" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(27): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(29): created implicit net for "b0_xor" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(30): created implicit net for "b1_xor" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(31): created implicit net for "b2_xor" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(32): created implicit net for "b3_xor" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(43): created implicit net for "p0c0" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(52): created implicit net for "p1c1" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(60): created implicit net for "p2c2" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at cla_4bit.v(69): created implicit net for "p3c3" File: C:/Users/yasir/Desktop/organization project 3/cla_4bit.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(20): created implicit net for "not_aluop1" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(21): created implicit net for "not_aluop0" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(28): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(30): created implicit net for "b_xor" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(33): created implicit net for "and_a_b" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(34): created implicit net for "or_a_b" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(35): created implicit net for "xor_a_b" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(36): created implicit net for "nor_a_b" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at alu_1_bit.v(38): created implicit net for "add_a_b" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at adder.v(16): created implicit net for "not_aluop1" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at adder.v(17): created implicit net for "not_aluop0" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at adder.v(24): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at adder.v(68): created implicit net for "p_3_0c0" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at adder.v(72): created implicit net for "p_7_4c4" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at adder.v(76): created implicit net for "p_11_8c8" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at adder.v(80): created implicit net for "p_15_12c12" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at adder.v(84): created implicit net for "p_19_16c16" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at adder.v(88): created implicit net for "p_23_20c20" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at adder.v(92): created implicit net for "p_27_24c24" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at adder.v(96): created implicit net for "p_31_28c28" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(15): created implicit net for "not_opcode_0" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(16): created implicit net for "not_opcode_1" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(17): created implicit net for "not_opcode_2" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(18): created implicit net for "not_opcode_3" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(19): created implicit net for "not_opcode_4" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(20): created implicit net for "not_opcode_5" File: C:/Users/yasir/Desktop/organization project 3/control_unit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at alu.v(12): created implicit net for "not_alu_ctr1" File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu.v(13): created implicit net for "not_alu_ctr0" File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at alu.v(20): created implicit net for "b_complement_cond" File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 20
Info (12127): Elaborating entity "mips" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips.v(22): object "rs" assigned a value but never read File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 22
Info (10648): Verilog HDL Display System Task info at mips.v(12): pc: ................................ File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 12
Info (12128): Elaborating entity "instruction_block" for hierarchy "instruction_block:instruction_block" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 18
Warning (10850): Verilog HDL warning at instruction_block.v(22): number of words (13) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/yasir/Desktop/organization project 3/instruction_block.v Line: 22
Warning (10030): Net "instructions.data_a" at instruction_block.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/yasir/Desktop/organization project 3/instruction_block.v Line: 15
Warning (10030): Net "instructions.waddr_a" at instruction_block.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/yasir/Desktop/organization project 3/instruction_block.v Line: 15
Warning (10030): Net "instructions.we_a" at instruction_block.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/yasir/Desktop/organization project 3/instruction_block.v Line: 15
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 43
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 70
Info (12128): Elaborating entity "mux_2x1_5bit" for hierarchy "mux_2x1_5bit:mux1" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 96
Info (12128): Elaborating entity "register_block" for hierarchy "register_block:register_block0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 114
Warning (10175): Verilog HDL warning at register_block.v(31): ignoring unsupported system task File: C:/Users/yasir/Desktop/organization project 3/register_block.v Line: 31
Info (12128): Elaborating entity "mux_2x1_32bit" for hierarchy "mux_2x1_32bit:mux3" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 121
Info (12128): Elaborating entity "extend_to_32" for hierarchy "mux_2x1_32bit:mux3|extend_to_32:extend0" File: C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v Line: 13
Warning (10739): Verilog HDL warning at extend_to_32.v(3): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 3
Warning (10739): Verilog HDL warning at extend_to_32.v(4): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 4
Warning (10739): Verilog HDL warning at extend_to_32.v(5): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 5
Warning (10739): Verilog HDL warning at extend_to_32.v(6): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 6
Warning (10739): Verilog HDL warning at extend_to_32.v(7): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 7
Warning (10739): Verilog HDL warning at extend_to_32.v(8): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 8
Warning (10739): Verilog HDL warning at extend_to_32.v(9): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 9
Warning (10739): Verilog HDL warning at extend_to_32.v(10): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 10
Warning (10739): Verilog HDL warning at extend_to_32.v(11): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 11
Warning (10739): Verilog HDL warning at extend_to_32.v(12): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 12
Warning (10739): Verilog HDL warning at extend_to_32.v(13): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 13
Warning (10739): Verilog HDL warning at extend_to_32.v(14): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 14
Warning (10739): Verilog HDL warning at extend_to_32.v(15): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 15
Warning (10739): Verilog HDL warning at extend_to_32.v(16): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 16
Warning (10739): Verilog HDL warning at extend_to_32.v(17): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 17
Warning (10739): Verilog HDL warning at extend_to_32.v(18): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 18
Warning (10739): Verilog HDL warning at extend_to_32.v(19): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 19
Warning (10739): Verilog HDL warning at extend_to_32.v(20): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 20
Warning (10739): Verilog HDL warning at extend_to_32.v(21): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 21
Warning (10739): Verilog HDL warning at extend_to_32.v(22): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 22
Warning (10739): Verilog HDL warning at extend_to_32.v(23): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 23
Warning (10739): Verilog HDL warning at extend_to_32.v(24): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 24
Warning (10739): Verilog HDL warning at extend_to_32.v(25): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 25
Warning (10739): Verilog HDL warning at extend_to_32.v(26): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 26
Warning (10739): Verilog HDL warning at extend_to_32.v(27): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 27
Warning (10739): Verilog HDL warning at extend_to_32.v(28): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 28
Warning (10739): Verilog HDL warning at extend_to_32.v(29): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 29
Warning (10739): Verilog HDL warning at extend_to_32.v(30): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 30
Warning (10739): Verilog HDL warning at extend_to_32.v(31): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 31
Warning (10739): Verilog HDL warning at extend_to_32.v(32): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 32
Warning (10739): Verilog HDL warning at extend_to_32.v(33): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 33
Warning (10739): Verilog HDL warning at extend_to_32.v(34): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/extend_to_32.v Line: 34
Info (12128): Elaborating entity "and_32bit" for hierarchy "mux_2x1_32bit:mux3|and_32bit:and0" File: C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v Line: 16
Info (12128): Elaborating entity "alu_1_bit" for hierarchy "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1" File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (10739): Verilog HDL warning at alu_1_bit.v(42): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 42
Warning (10739): Verilog HDL warning at alu_1_bit.v(43): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 43
Warning (10739): Verilog HDL warning at alu_1_bit.v(44): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 44
Warning (10739): Verilog HDL warning at alu_1_bit.v(45): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 45
Warning (10739): Verilog HDL warning at alu_1_bit.v(46): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 46
Warning (10739): Verilog HDL warning at alu_1_bit.v(47): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 47
Warning (10739): Verilog HDL warning at alu_1_bit.v(48): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 48
Warning (10739): Verilog HDL warning at alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 49
Info (12128): Elaborating entity "full_adder" for hierarchy "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1|full_adder:fa1" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 38
Info (12128): Elaborating entity "mux_8x1_1bit" for hierarchy "mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1|mux_8x1_1bit:mux1" File: C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v Line: 53
Info (12128): Elaborating entity "or_32bit" for hierarchy "mux_2x1_32bit:mux3|or_32bit:or0" File: C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v Line: 19
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_control0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 129
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 141
Info (12128): Elaborating entity "adder" for hierarchy "alu:alu0|adder:less_op" File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 30
Warning (10739): Verilog HDL warning at adder.v(68): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 68
Warning (10739): Verilog HDL warning at adder.v(69): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 69
Warning (10739): Verilog HDL warning at adder.v(72): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 72
Warning (10739): Verilog HDL warning at adder.v(73): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 73
Warning (10739): Verilog HDL warning at adder.v(76): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 76
Warning (10739): Verilog HDL warning at adder.v(77): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 77
Warning (10739): Verilog HDL warning at adder.v(80): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 80
Warning (10739): Verilog HDL warning at adder.v(81): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 81
Warning (10739): Verilog HDL warning at adder.v(84): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 84
Warning (10739): Verilog HDL warning at adder.v(85): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 85
Warning (10739): Verilog HDL warning at adder.v(88): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 88
Warning (10739): Verilog HDL warning at adder.v(89): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 89
Warning (10739): Verilog HDL warning at adder.v(92): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 92
Warning (10739): Verilog HDL warning at adder.v(93): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 93
Warning (10739): Verilog HDL warning at adder.v(96): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 96
Warning (10739): Verilog HDL warning at adder.v(97): actual bit length 4 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 97
Warning (10739): Verilog HDL warning at adder.v(135): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 135
Info (12128): Elaborating entity "xor_32bit" for hierarchy "alu:alu0|adder:less_op|xor_32bit:xor32_1" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 27
Info (12128): Elaborating entity "generate_propagate_4bit" for hierarchy "alu:alu0|adder:less_op|generate_propagate_4bit:gp1" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Info (12128): Elaborating entity "and_31bit" for hierarchy "alu:alu0|adder:less_op|and_31bit:andforless" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 124
Info (12128): Elaborating entity "cla_4bit" for hierarchy "alu:alu0|adder:less_op|cla_4bit:cla1" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 126
Info (12128): Elaborating entity "msb_cla_4bit" for hierarchy "alu:alu0|adder:less_op|msb_cla_4bit:cla8" File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 133
Info (12128): Elaborating entity "msb_alu_1_bit" for hierarchy "alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4" File: C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v Line: 112
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 49
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(50): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 50
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(51): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 51
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(52): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 52
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(53): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 53
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(54): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 54
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(55): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 55
Warning (10739): Verilog HDL warning at msb_alu_1_bit.v(56): actual bit length 32 differs from formal bit length 1 File: C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v Line: 56
Info (12128): Elaborating entity "mux_8x1_32bit" for hierarchy "alu:alu0|mux_8x1_32bit:mux1" File: C:/Users/yasir/Desktop/organization project 3/alu.v Line: 36
Info (12128): Elaborating entity "memory_block" for hierarchy "memory_block:memory_block0" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 159
Warning (10850): Verilog HDL warning at memory_block.v(17): number of words (1) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/yasir/Desktop/organization project 3/memory_block.v Line: 17
Warning (10175): Verilog HDL warning at memory_block.v(24): ignoring unsupported system task File: C:/Users/yasir/Desktop/organization project 3/memory_block.v Line: 24
Warning (10175): Verilog HDL warning at memory_block.v(38): ignoring unsupported system task File: C:/Users/yasir/Desktop/organization project 3/memory_block.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 65
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp7" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 61
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp6" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 57
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp5" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 53
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp4" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 49
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp3" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 45
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp2" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 41
Warning (12030): Port "ordered port 0" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12030): Port "ordered port 1" on the entity instantiation of "gp1" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/yasir/Desktop/organization project 3/adder.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/xor_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/or_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu32" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 38
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu31" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 37
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu30" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 36
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu29" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 35
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu28" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu27" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 33
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu26" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 32
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu25" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 31
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu24" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 30
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu23" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 29
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu22" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 28
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu21" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 27
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu20" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 26
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu19" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 25
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu18" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 24
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu17" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 23
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu16" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 22
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 21
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 20
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 19
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 18
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 17
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 16
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 15
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 14
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 13
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 12
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 11
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 10
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 9
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 8
Warning (12020): Port "ordered port 4" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12020): Port "ordered port 5" on the entity instantiation of "alu1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/yasir/Desktop/organization project 3/and_32bit.v Line: 7
Warning (12241): 104 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/yasir/Desktop/organization project 3/mips.v Line: 1
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5322 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Fri Jan 19 12:19:25 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:17


