
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar 22 08:35:51 2025
Host:		ieng6-ece-01.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16_64b.lef ./subckt/sram_w16_160b.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_64b_WC.lib ./subckt/sram_w16_160b_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_64b_WC.lib ./subckt/sram_w16_160b_WC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16_64b.lef ...

Loading LEF file ./subckt/sram_w16_160b.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[159]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[158]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[157]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[156]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[155]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[154]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[153]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[152]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[151]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[150]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[149]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[148]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[147]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[146]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[145]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[144]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[143]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[142]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[141]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[159]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[158]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[157]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[156]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[155]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[154]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[153]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[152]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[151]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[150]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[149]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[148]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[147]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[146]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[145]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[144]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[143]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[142]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[141]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[140]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Mar 22 08:36:09 2025
viaInitial ends at Sat Mar 22 08:36:09 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/subckt/sram_w16_64b_WC.lib' ...
Read 1 cells in library 'sram_w16_64b' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/subckt/sram_w16_160b_WC.lib' ...
Read 1 cells in library 'sram_w16_160b' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.33min, fe_mem=417.7M) ***
*** Begin netlist parsing (mem=417.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 813 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './core.out.v'

*** Memory Usage v#1 (Current mem = 467.359M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=467.4M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 73754 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 555.121M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:12.3, real=0:00:22.0, peak res=339.2M, current mem=678.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=354.9M, current mem=694.6M)
Current (total cpu=0:00:12.5, real=0:00:22.0, peak res=354.9M, current mem=694.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          239  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          224  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2099 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat core
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for mac_array_instance (mac_array_col8_bw8_bw_psum20_pr8) and all their descendants.
Reset to color id 0 for ofifo_inst (ofifo_col8_bw20) and all their descendants.
Reset to color id 0 for sfp_instance (sfp_row_col8_bw8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 692.434M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/sram_w16_64b.lef ...

Loading LEF file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/lef/sram_w16_160b.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[159]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[158]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[157]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[156]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[155]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[154]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[153]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[152]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[151]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[150]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[149]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[148]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[147]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[146]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[145]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[144]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[143]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[142]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[141]' in macro 'sram_w16_160b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[159]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[158]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[157]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[156]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[155]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[154]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[153]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[152]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[151]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[150]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[149]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[148]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[147]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[146]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[145]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[144]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[143]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[142]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[141]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[140]' in macro 'sram_w16_160b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Mar 22 08:36:17 2025
viaInitial ends at Sat Mar 22 08:36:17 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/subckt/sram_w16_64b_WC.lib' ...
Read 1 cells in library 'sram_w16_64b' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/subckt/sram_w16_160b_WC.lib' ...
Read 1 cells in library 'sram_w16_160b' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.26min, fe_real=0.47min, fe_mem=539.1M) ***
*** Begin netlist parsing (mem=539.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 813 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.v.gz'

*** Memory Usage v#1 (Current mem = 539.270M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=539.3M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 104259 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 605.520M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:18.2, real=0:00:31.0, peak res=408.2M, current mem=733.2M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=418.8M, current mem=744.9M)
Current (total cpu=0:00:18.3, real=0:00:31.0, peak res=418.8M, current mem=744.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AO211D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AO211D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AO211D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AO211D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AO211D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AO211D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AO21D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AO21D0 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AO21D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AO21D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.fp.gz (mem = 752.9M).
*info: reset 107204 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 2240000 2240000)
 ... processed partition successfully.
Set (mac_array_instance) in guide (864800 74000 1486000 696800)
Set (ofifo_inst) in guide (1542800 153200 2034000 642800)
There are 366 nets with weight being set
There are 6174 nets with bottomPreferredRoutingLayer being set
There are 366 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.3, mem = 761.1M) ***
*** Checked 8 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.4 real=0:00:01.0 mem=770.2M) ***
Total net length = 2.400e+06 (1.230e+06 1.170e+06) (ext = 2.179e+05)
*** Checked 8 GNC rules.
*** Applying global-net connections...
*** Applied 8 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sat Mar 22 00:21:41 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 107086 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:01.1 real=0:00:01.0 mem=860.2M) ***
Loading Drc markers ...
... 2292 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
Reading DEF file '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.def.gz', current time is Sat Mar 22 08:36:24 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.def.gz' is parsed, current time is Sat Mar 22 08:36:24 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/yas029/project/project_p4/pnr_core/cts.enc.dat/core.congmap.gz ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 4705 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          239  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          224  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        858  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2957 warning(s), 4 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.25 (MB), peak = 789.25 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Estimated cell power/ground rail width = 0.225 um
Begin checking placement ... (start mem=869.8M, init mem=912.0M)
*info: Placed = 104262         (Fixed = 90)
*info: Unplaced = 0           
Placement Density:67.32%(386349/573902)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=927.0M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (97) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=927.0M) ***
#Start route 366 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 08:36:34 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16_160b does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L2_2 connects to NET CTS_132 at location ( 351.700 365.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_132 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L3_8 connects to NET CTS_131 at location ( 351.900 613.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L2_2 connects to NET CTS_131 at location ( 353.100 366.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_131 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_ connects to NET CTS_127 at location ( 439.500 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_ connects to NET CTS_127 at location ( 451.900 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_ connects to NET CTS_127 at location ( 446.100 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_ connects to NET CTS_127 at location ( 448.700 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_ connects to NET CTS_127 at location ( 444.100 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ connects to NET CTS_127 at location ( 450.500 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_ connects to NET CTS_127 at location ( 448.900 320.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_ connects to NET CTS_127 at location ( 446.700 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ connects to NET CTS_127 at location ( 446.100 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ connects to NET CTS_127 at location ( 441.500 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_ connects to NET CTS_127 at location ( 439.500 320.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_ connects to NET CTS_127 at location ( 439.500 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_ connects to NET CTS_127 at location ( 434.900 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_ connects to NET CTS_127 at location ( 433.100 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_ connects to NET CTS_127 at location ( 433.100 322.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_ connects to NET CTS_127 at location ( 432.300 317.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ connects to NET CTS_127 at location ( 434.700 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_127 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_124 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_123 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_118 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_117 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_108 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_105 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_104 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_100 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 107202 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 932.30 (MB), peak = 963.69 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 775.920 95.490 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 772.520 97.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 778.120 97.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 785.720 99.090 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 761.520 97.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 788.275 93.890 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 774.875 98.910 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 815.275 113.310 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 828.675 111.890 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 810.075 113.310 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 837.275 127.710 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 823.475 111.890 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 820.475 113.310 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 834.675 111.890 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 804.875 113.310 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 794.435 97.300 ) on M1 for NET CTS_102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 487.075 93.890 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.675 90.290 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 489.875 79.490 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.675 86.690 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#86 routed nets are extracted.
#    86 (0.08%) extracted nets are partially routed.
#11 routed nets are imported.
#269 (0.25%) nets are without wires.
#106838 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 107204.
#
#Number of eco nets is 86
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 08:36:58 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 08:36:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2840        2759      139129    80.47%
#  Metal 2        V        2771        2829      139129    49.74%
#  Metal 3        H        2770        2829      139129    49.81%
#  Metal 4        V        2841        2759      139129    49.27%
#  Metal 5        H        2800        2799      139129     5.80%
#  Metal 6        V        5599           1      139129     0.00%
#  Metal 7        H        1399           0      139129     0.00%
#  Metal 8        V        1399           0      139129     0.00%
#  --------------------------------------------------------------
#  Total                  22421      31.19%  1113032    29.39%
#
#  366 nets (0.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 952.24 (MB), peak = 963.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 956.41 (MB), peak = 963.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 956.46 (MB), peak = 963.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.27 (MB), peak = 967.32 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 957.47 (MB), peak = 967.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of nets with skipped attribute = 106718 (skipped).
#Total number of routable nets = 366.
#Total number of nets in the design = 107204.
#
#355 routable nets have only global wires.
#11 routable nets have only detail routed wires.
#106718 skipped nets have only detail routed wires.
#355 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                355               0  
#------------------------------------------------
#        Total                355               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                366               5849          100869  
#-------------------------------------------------------------------
#        Total                366               5849          100869  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 33472 um.
#Total half perimeter of net bounding box = 17290 um.
#Total wire length on LAYER M1 = 14 um.
#Total wire length on LAYER M2 = 1041 um.
#Total wire length on LAYER M3 = 17487 um.
#Total wire length on LAYER M4 = 14903 um.
#Total wire length on LAYER M5 = 27 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15168
#Total number of multi-cut vias = 51 (  0.3%)
#Total number of single cut vias = 15117 ( 99.7%)
#Up-Via Summary (total 15168):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5279 ( 99.0%)        51 (  1.0%)       5330
#  Metal 2        4989 (100.0%)         0 (  0.0%)       4989
#  Metal 3        4831 (100.0%)         0 (  0.0%)       4831
#  Metal 4          18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                15117 ( 99.7%)        51 (  0.3%)      15168 
#
#Total number of involved priority nets 355
#Maximum src to sink distance for priority net 498.6
#Average of max src_to_sink distance for priority net 42.0
#Average of ave src_to_sink distance for priority net 29.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 960.17 (MB), peak = 967.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 944.93 (MB), peak = 967.32 (MB)
#Start Track Assignment.
#Done with 679 horizontal wires in 3 hboxes and 476 vertical wires in 3 hboxes.
#Done with 17 horizontal wires in 3 hboxes and 16 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 34061 um.
#Total half perimeter of net bounding box = 17290 um.
#Total wire length on LAYER M1 = 511 um.
#Total wire length on LAYER M2 = 1040 um.
#Total wire length on LAYER M3 = 17583 um.
#Total wire length on LAYER M4 = 14889 um.
#Total wire length on LAYER M5 = 39 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14970
#Total number of multi-cut vias = 51 (  0.3%)
#Total number of single cut vias = 14919 ( 99.7%)
#Up-Via Summary (total 14970):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5186 ( 99.0%)        51 (  1.0%)       5237
#  Metal 2        4895 (100.0%)         0 (  0.0%)       4895
#  Metal 3        4822 (100.0%)         0 (  0.0%)       4822
#  Metal 4          16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                14919 ( 99.7%)        51 (  0.3%)      14970 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 965.12 (MB), peak = 967.32 (MB)
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 56.49 (MB)
#Total memory = 965.16 (MB)
#Peak memory = 967.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 991.73 (MB), peak = 993.65 (MB)
#    completing 20% with 5 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 993.83 (MB), peak = 995.20 (MB)
#    completing 30% with 5 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 987.80 (MB), peak = 995.20 (MB)
#    completing 40% with 5 violations
#    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 995.82 (MB), peak = 995.98 (MB)
#    completing 50% with 5 violations
#    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 995.98 (MB), peak = 995.98 (MB)
#    completing 60% with 5 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 995.98 (MB), peak = 995.98 (MB)
#    completing 70% with 5 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 995.98 (MB), peak = 995.99 (MB)
#    completing 80% with 5 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 995.99 (MB), peak = 995.99 (MB)
#    completing 90% with 5 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 995.99 (MB), peak = 995.99 (MB)
#    completing 100% with 5 violations
#    cpu time = 00:00:44, elapsed time = 00:00:44, memory = 990.62 (MB), peak = 996.09 (MB)
# ECO: 5.3% of the total area was rechecked for DRC, and 10.8% required routing.
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	Totals        2        3        5
#94442 out of 104262 instances need to be verified(marked ipoed).
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	Totals        2        3        5
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 990.85 (MB), peak = 996.09 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.36 (MB), peak = 996.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 32645 um.
#Total half perimeter of net bounding box = 17290 um.
#Total wire length on LAYER M1 = 42 um.
#Total wire length on LAYER M2 = 3897 um.
#Total wire length on LAYER M3 = 16413 um.
#Total wire length on LAYER M4 = 12293 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13431
#Total number of multi-cut vias = 344 (  2.6%)
#Total number of single cut vias = 13087 ( 97.4%)
#Up-Via Summary (total 13431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5086 ( 93.7%)       344 (  6.3%)       5430
#  Metal 2        4784 (100.0%)         0 (  0.0%)       4784
#  Metal 3        3217 (100.0%)         0 (  0.0%)       3217
#-----------------------------------------------------------
#                13087 ( 97.4%)       344 (  2.6%)      13431 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -14.02 (MB)
#Total memory = 951.14 (MB)
#Peak memory = 996.09 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -14.02 (MB)
#Total memory = 951.14 (MB)
#Peak memory = 996.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:25
#Increased memory = 33.99 (MB)
#Total memory = 881.12 (MB)
#Peak memory = 996.09 (MB)
#Number of warnings = 112
#Total number of warnings = 113
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 08:37:59 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 08:37:59 2025
#
#Generating timing data, please wait...
#107084 total nets, 366 already routed, 366 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1328.66 CPU=0:00:10.2 REAL=0:00:10.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1039.95 (MB), peak = 1140.75 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_27570.tif.gz ...
#Read in timing information for 294 ports, 104262 instances from timing file .timing_file_27570.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 107202 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#89/107084 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1042.38 (MB), peak = 1140.75 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 08:38:34 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 08:38:35 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2840        2759      139129    80.47%
#  Metal 2        V        2771        2829      139129    49.74%
#  Metal 3        H        2770        2829      139129    49.81%
#  Metal 4        V        2841        2759      139129    49.27%
#  Metal 5        H        2800        2799      139129     5.80%
#  Metal 6        V        5599           1      139129     0.00%
#  Metal 7        H        1399           0      139129     0.00%
#  Metal 8        V        1399           0      139129     0.00%
#  --------------------------------------------------------------
#  Total                  22421      31.19%  1113032    29.39%
#
#  366 nets (0.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1061.10 (MB), peak = 1140.75 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1064.98 (MB), peak = 1140.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1096.62 (MB), peak = 1140.75 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1113.46 (MB), peak = 1140.75 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1167.48 (MB), peak = 1167.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 107084.
#Total number of nets in the design = 107204.
#
#106718 routable nets have only global wires.
#366 routable nets have only detail routed wires.
#5849 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#366 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default               5849          100869  
#------------------------------------------------
#        Total               5849          100869  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                366               5849          100869  
#-------------------------------------------------------------------
#        Total                366               5849          100869  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     90(0.13%)      9(0.01%)      1(0.00%)   (0.14%)
#   Metal 3     40(0.06%)      4(0.01%)      3(0.00%)   (0.07%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5    104(0.08%)      0(0.00%)      0(0.00%)   (0.08%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7     16(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 8      2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    252(0.03%)     13(0.00%)      4(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.05% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2490140 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 21875 um.
#Total wire length on LAYER M2 = 438285 um.
#Total wire length on LAYER M3 = 659936 um.
#Total wire length on LAYER M4 = 437947 um.
#Total wire length on LAYER M5 = 367983 um.
#Total wire length on LAYER M6 = 218496 um.
#Total wire length on LAYER M7 = 189884 um.
#Total wire length on LAYER M8 = 155733 um.
#Total number of vias = 594884
#Total number of multi-cut vias = 344 (  0.1%)
#Total number of single cut vias = 594540 ( 99.9%)
#Up-Via Summary (total 594884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      286099 ( 99.9%)       344 (  0.1%)     286443
#  Metal 2      194710 (100.0%)         0 (  0.0%)     194710
#  Metal 3       43942 (100.0%)         0 (  0.0%)      43942
#  Metal 4       24775 (100.0%)         0 (  0.0%)      24775
#  Metal 5       15948 (100.0%)         0 (  0.0%)      15948
#  Metal 6       14121 (100.0%)         0 (  0.0%)      14121
#  Metal 7       14945 (100.0%)         0 (  0.0%)      14945
#-----------------------------------------------------------
#               594540 ( 99.9%)       344 (  0.1%)     594884 
#
#Max overcon = 5 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.08%.
#cpu time = 00:01:03, elapsed time = 00:01:04, memory = 1167.49 (MB), peak = 1167.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.48 (MB), peak = 1167.49 (MB)
#Start Track Assignment.
#Done with 130304 horizontal wires in 3 hboxes and 132775 vertical wires in 3 hboxes.
#Done with 30658 horizontal wires in 3 hboxes and 25495 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2580151 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 79458 um.
#Total wire length on LAYER M2 = 434948 um.
#Total wire length on LAYER M3 = 687915 um.
#Total wire length on LAYER M4 = 440454 um.
#Total wire length on LAYER M5 = 370143 um.
#Total wire length on LAYER M6 = 218820 um.
#Total wire length on LAYER M7 = 192223 um.
#Total wire length on LAYER M8 = 156190 um.
#Total number of vias = 594884
#Total number of multi-cut vias = 344 (  0.1%)
#Total number of single cut vias = 594540 ( 99.9%)
#Up-Via Summary (total 594884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      286099 ( 99.9%)       344 (  0.1%)     286443
#  Metal 2      194710 (100.0%)         0 (  0.0%)     194710
#  Metal 3       43942 (100.0%)         0 (  0.0%)      43942
#  Metal 4       24775 (100.0%)         0 (  0.0%)      24775
#  Metal 5       15948 (100.0%)         0 (  0.0%)      15948
#  Metal 6       14121 (100.0%)         0 (  0.0%)      14121
#  Metal 7       14945 (100.0%)         0 (  0.0%)      14945
#-----------------------------------------------------------
#               594540 ( 99.9%)       344 (  0.1%)     594884 
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1159.80 (MB), peak = 1167.49 (MB)
#
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = 123.57 (MB)
#Total memory = 1159.80 (MB)
#Peak memory = 1167.49 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 59 violations
#    cpu time = 00:03:05, elapsed time = 00:03:05, memory = 1169.02 (MB), peak = 1170.18 (MB)
#    completing 20% with 156 violations
#    cpu time = 00:06:54, elapsed time = 00:06:54, memory = 1174.38 (MB), peak = 1174.38 (MB)
#    completing 30% with 240 violations
#    cpu time = 00:10:41, elapsed time = 00:10:41, memory = 1182.70 (MB), peak = 1183.98 (MB)
#    completing 40% with 423 violations
#    cpu time = 00:12:51, elapsed time = 00:12:52, memory = 1189.63 (MB), peak = 1193.19 (MB)
#    completing 50% with 583 violations
#    cpu time = 00:13:04, elapsed time = 00:13:05, memory = 1192.69 (MB), peak = 1195.55 (MB)
#    completing 60% with 644 violations
#    cpu time = 00:13:15, elapsed time = 00:13:16, memory = 1191.68 (MB), peak = 1195.55 (MB)
#    completing 70% with 693 violations
#    cpu time = 00:13:35, elapsed time = 00:13:35, memory = 1177.53 (MB), peak = 1195.55 (MB)
#    completing 80% with 693 violations
#    cpu time = 00:13:37, elapsed time = 00:13:37, memory = 1177.09 (MB), peak = 1195.55 (MB)
#    completing 90% with 693 violations
#    cpu time = 00:13:39, elapsed time = 00:13:39, memory = 1164.07 (MB), peak = 1195.55 (MB)
#    completing 100% with 732 violations
#    cpu time = 00:13:58, elapsed time = 00:13:59, memory = 1196.48 (MB), peak = 1201.48 (MB)
#    number of violations = 732
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          233       50      123       40       15        0       14      475
#	M2           75       35      117        0        1       16        0      244
#	M3            4        0        0        0        0        0        0        4
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        5        0        0        0        3        8
#	M6            0        0        0        0        0        0        1        1
#	Totals      312       85      245       40       16       16       18      732
#cpu time = 00:13:59, elapsed time = 00:14:00, memory = 1196.48 (MB), peak = 1201.48 (MB)
#start 1st optimization iteration ...
#    number of violations = 525
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1          134       30       85       14       10        6        3      282
#	M2           79       32      102        6        0        8        6      233
#	M3            6        3        1        0        0        0        0       10
#	Totals      219       65      188       20       10       14        9      525
#    number of process antenna violations = 7
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1156.60 (MB), peak = 1201.48 (MB)
#start 2nd optimization iteration ...
#    number of violations = 499
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          120       21       98       11        6        0       11      267
#	M2           75       31       93        8        5       13        0      225
#	M3            3        1        3        0        0        0        0        7
#	Totals      198       53      194       19       11       13       11      499
#    number of process antenna violations = 7
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1159.88 (MB), peak = 1201.48 (MB)
#start 3rd optimization iteration ...
#    number of violations = 295
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           76        2       63       11        5        0        6      163
#	M2           19       14       81        0        3        8        2      127
#	M3            2        2        1        0        0        0        0        5
#	Totals       97       18      145       11        8        8        8      295
#    number of process antenna violations = 7
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1154.90 (MB), peak = 1201.48 (MB)
#start 4th optimization iteration ...
#    number of violations = 259
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           67        2       63       10        4        0        6      152
#	M2           19       15       55        0        4       10        0      103
#	M3            2        1        1        0        0        0        0        4
#	Totals       88       18      119       10        8       10        6      259
#    number of process antenna violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1155.30 (MB), peak = 1201.48 (MB)
#start 5th optimization iteration ...
#    number of violations = 257
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           71        2       62       11        6        0        6      158
#	M2           15       12       55        0        5        5        0       92
#	M3            3        2        2        0        0        0        0        7
#	Totals       89       16      119       11       11        5        6      257
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1152.76 (MB), peak = 1201.48 (MB)
#start 6th optimization iteration ...
#    number of violations = 286
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           94        3       66        8       10        5        1      187
#	M2           21       17       47        0        0        4        7       96
#	M3            2        1        0        0        0        0        0        3
#	Totals      117       21      113        8       10        9        8      286
#    number of process antenna violations = 7
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1172.81 (MB), peak = 1201.48 (MB)
#start 7th optimization iteration ...
#    number of violations = 263
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           88        3       61        9        3        0        4      168
#	M2           20       14       49        0        4        4        0       91
#	M3            2        2        0        0        0        0        0        4
#	Totals      110       19      110        9        7        4        4      263
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1167.89 (MB), peak = 1201.48 (MB)
#start 8th optimization iteration ...
#    number of violations = 282
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           92        3       67       10        3        0        7      182
#	M2           21       15       48        0        5        8        0       97
#	M3            3        0        0        0        0        0        0        3
#	Totals      116       18      115       10        8        8        7      282
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1169.58 (MB), peak = 1201.48 (MB)
#start 9th optimization iteration ...
#    number of violations = 266
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           87        2       68        5        9        4        1      176
#	M2           22       15       47        0        0        3        3       90
#	Totals      109       17      115        5        9        7        4      266
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1167.68 (MB), peak = 1201.48 (MB)
#start 10th optimization iteration ...
#    number of violations = 280
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           91        2       68       10        5        0        7      183
#	M2           20       18       44        0        7        6        0       95
#	M3            1        1        0        0        0        0        0        2
#	Totals      112       21      112       10       12        6        7      280
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1168.75 (MB), peak = 1201.48 (MB)
#start 11th optimization iteration ...
#    number of violations = 280
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           93        2       69        9        5        0        6      184
#	M2           16       14       43        0        8        7        0       88
#	M3            5        3        0        0        0        0        0        8
#	Totals      114       19      112        9       13        7        6      280
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1198.22 (MB), peak = 1201.48 (MB)
#start 12th optimization iteration ...
#    number of violations = 301
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           95        3       69       11        4        0        6      188
#	M2           22       17       43        0        5       15        2      104
#	M3            5        4        0        0        0        0        0        9
#	Totals      122       24      112       11        9       15        8      301
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1199.88 (MB), peak = 1204.86 (MB)
#start 13th optimization iteration ...
#    number of violations = 273
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           91        3       67        9        3        0        4      177
#	M2           21       16       43        0        6        7        0       93
#	M3            2        1        0        0        0        0        0        3
#	Totals      114       20      110        9        9        7        4      273
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1190.37 (MB), peak = 1204.86 (MB)
#start 14th optimization iteration ...
#    number of violations = 281
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           95        3       68       10        3        0        4      183
#	M2           18       14       40        0        4       15        0       91
#	M3            4        3        0        0        0        0        0        7
#	Totals      117       20      108       10        7       15        4      281
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1189.56 (MB), peak = 1204.86 (MB)
#start 15th optimization iteration ...
#    number of violations = 153
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           26        1       28        5        1        0        2       63
#	M2           20        3       33        2        8        9        0       75
#	M3            8        2        5        0        0        0        0       15
#	Totals       54        6       66        7        9        9        2      153
#    number of process antenna violations = 7
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1216.64 (MB), peak = 1216.88 (MB)
#start 16th optimization iteration ...
#    number of violations = 130
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           26        0       24        8        2        1        0       61
#	M2           11        2       29        0        0        3       17       62
#	M3            7        0        0        0        0        0        0        7
#	Totals       44        2       53        8        2        4       17      130
#    number of process antenna violations = 7
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1249.01 (MB), peak = 1249.20 (MB)
#start 17th optimization iteration ...
#    number of violations = 109
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           26        0       24        8        2        0        0       60
#	M2           10        0       23        0        0        3        8       44
#	M3            3        1        1        0        0        0        0        5
#	Totals       39        1       48        8        2        3        8      109
#    number of process antenna violations = 7
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1246.46 (MB), peak = 1249.20 (MB)
#start 18th optimization iteration ...
#    number of violations = 112
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           25        1       24        8        2        0       60
#	M2            8        0       28        0        0       10       46
#	M3            6        0        0        0        0        0        6
#	Totals       39        1       52        8        2       10      112
#    number of process antenna violations = 7
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1244.46 (MB), peak = 1249.20 (MB)
#start 19th optimization iteration ...
#    number of violations = 105
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           26       25        8        2        0        0       61
#	M2            8       23        0        0        1        9       41
#	M3            3        0        0        0        0        0        3
#	Totals       37       48        8        2        1        9      105
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1240.78 (MB), peak = 1249.20 (MB)
#start 20th optimization iteration ...
#    number of violations = 103
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           25        1       24        8        2        0       60
#	M2            7        0       24        0        0       12       43
#	Totals       32        1       48        8        2       12      103
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1241.01 (MB), peak = 1249.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2610519 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25648 um.
#Total wire length on LAYER M2 = 472634 um.
#Total wire length on LAYER M3 = 704435 um.
#Total wire length on LAYER M4 = 494454 um.
#Total wire length on LAYER M5 = 377078 um.
#Total wire length on LAYER M6 = 227378 um.
#Total wire length on LAYER M7 = 171514 um.
#Total wire length on LAYER M8 = 137377 um.
#Total number of vias = 644380
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626833 ( 97.3%)
#Up-Via Summary (total 644380):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285470 ( 95.9%)     12281 (  4.1%)     297751
#  Metal 2      243913 (100.0%)         0 (  0.0%)     243913
#  Metal 3       55438 (100.0%)         0 (  0.0%)      55438
#  Metal 4       20232 (100.0%)         0 (  0.0%)      20232
#  Metal 5        5164 ( 49.5%)      5266 ( 50.5%)      10430
#  Metal 6        8316 (100.0%)         0 (  0.0%)       8316
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626833 ( 97.3%)     17547 (  2.7%)     644380 
#
#Total number of DRC violations = 103
#Total number of violations on LAYER M1 = 60
#Total number of violations on LAYER M2 = 43
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:16:59
#Elapsed time = 00:17:01
#Increased memory = -29.47 (MB)
#Total memory = 1130.33 (MB)
#Peak memory = 1249.20 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1122.96 (MB), peak = 1264.59 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:00:56, elapsed time = 00:00:56, memory = 1115.10 (MB), peak = 1264.59 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:01:19, elapsed time = 00:01:20, memory = 1116.61 (MB), peak = 1264.59 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:03:15
#Elapsed time = 00:03:16
#Increased memory = -13.72 (MB)
#Total memory = 1116.61 (MB)
#Peak memory = 1264.59 (MB)
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2610546 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25656 um.
#Total wire length on LAYER M2 = 472642 um.
#Total wire length on LAYER M3 = 704445 um.
#Total wire length on LAYER M4 = 494456 um.
#Total wire length on LAYER M5 = 377077 um.
#Total wire length on LAYER M6 = 227380 um.
#Total wire length on LAYER M7 = 171514 um.
#Total wire length on LAYER M8 = 137376 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626826 ( 97.3%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285473 ( 95.9%)     12281 (  4.1%)     297754
#  Metal 2      243910 (100.0%)         0 (  0.0%)     243910
#  Metal 3       55436 (100.0%)         0 (  0.0%)      55436
#  Metal 4       20229 (100.0%)         0 (  0.0%)      20229
#  Metal 5        5163 ( 49.5%)      5266 ( 50.5%)      10429
#  Metal 6        8315 (100.0%)         0 (  0.0%)       8315
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626826 ( 97.3%)     17547 (  2.7%)     644373 
#
#Total number of DRC violations = 76
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 28
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1106.01 (MB), peak = 1264.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2610546 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25656 um.
#Total wire length on LAYER M2 = 472642 um.
#Total wire length on LAYER M3 = 704445 um.
#Total wire length on LAYER M4 = 494456 um.
#Total wire length on LAYER M5 = 377077 um.
#Total wire length on LAYER M6 = 227380 um.
#Total wire length on LAYER M7 = 171514 um.
#Total wire length on LAYER M8 = 137376 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626826 ( 97.3%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285473 ( 95.9%)     12281 (  4.1%)     297754
#  Metal 2      243910 (100.0%)         0 (  0.0%)     243910
#  Metal 3       55436 (100.0%)         0 (  0.0%)      55436
#  Metal 4       20229 (100.0%)         0 (  0.0%)      20229
#  Metal 5        5163 ( 49.5%)      5266 ( 50.5%)      10429
#  Metal 6        8315 (100.0%)         0 (  0.0%)       8315
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626826 ( 97.3%)     17547 (  2.7%)     644373 
#
#Total number of DRC violations = 76
#Total number of net violated process antenna rule = 7
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 28
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1107.00 (MB), peak = 1264.59 (MB)
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2610546 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25656 um.
#Total wire length on LAYER M2 = 472642 um.
#Total wire length on LAYER M3 = 704445 um.
#Total wire length on LAYER M4 = 494456 um.
#Total wire length on LAYER M5 = 377077 um.
#Total wire length on LAYER M6 = 227380 um.
#Total wire length on LAYER M7 = 171514 um.
#Total wire length on LAYER M8 = 137376 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626826 ( 97.3%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285473 ( 95.9%)     12281 (  4.1%)     297754
#  Metal 2      243910 (100.0%)         0 (  0.0%)     243910
#  Metal 3       55436 (100.0%)         0 (  0.0%)      55436
#  Metal 4       20229 (100.0%)         0 (  0.0%)      20229
#  Metal 5        5163 ( 49.5%)      5266 ( 50.5%)      10429
#  Metal 6        8315 (100.0%)         0 (  0.0%)       8315
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626826 ( 97.3%)     17547 (  2.7%)     644373 
#
#Total number of DRC violations = 76
#Total number of net violated process antenna rule = 7
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 28
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 09:00:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.00 (MB), peak = 1264.59 (MB)
#
#Start Post Route Wire Spread.
#Done with 32034 horizontal wires in 6 hboxes and 23333 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2636031 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25823 um.
#Total wire length on LAYER M2 = 475032 um.
#Total wire length on LAYER M3 = 713194 um.
#Total wire length on LAYER M4 = 501560 um.
#Total wire length on LAYER M5 = 379491 um.
#Total wire length on LAYER M6 = 227542 um.
#Total wire length on LAYER M7 = 173831 um.
#Total wire length on LAYER M8 = 139557 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626826 ( 97.3%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285473 ( 95.9%)     12281 (  4.1%)     297754
#  Metal 2      243910 (100.0%)         0 (  0.0%)     243910
#  Metal 3       55436 (100.0%)         0 (  0.0%)      55436
#  Metal 4       20229 (100.0%)         0 (  0.0%)      20229
#  Metal 5        5163 ( 49.5%)      5266 ( 50.5%)      10429
#  Metal 6        8315 (100.0%)         0 (  0.0%)       8315
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626826 ( 97.3%)     17547 (  2.7%)     644373 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1260.48 (MB), peak = 1264.59 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2636031 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25823 um.
#Total wire length on LAYER M2 = 475032 um.
#Total wire length on LAYER M3 = 713194 um.
#Total wire length on LAYER M4 = 501560 um.
#Total wire length on LAYER M5 = 379491 um.
#Total wire length on LAYER M6 = 227542 um.
#Total wire length on LAYER M7 = 173831 um.
#Total wire length on LAYER M8 = 139557 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 17547 (  2.7%)
#Total number of single cut vias = 626826 ( 97.3%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      285473 ( 95.9%)     12281 (  4.1%)     297754
#  Metal 2      243910 (100.0%)         0 (  0.0%)     243910
#  Metal 3       55436 (100.0%)         0 (  0.0%)      55436
#  Metal 4       20229 (100.0%)         0 (  0.0%)      20229
#  Metal 5        5163 ( 49.5%)      5266 ( 50.5%)      10429
#  Metal 6        8315 (100.0%)         0 (  0.0%)       8315
#  Metal 7        8300 (100.0%)         0 (  0.0%)       8300
#-----------------------------------------------------------
#               626826 ( 97.3%)     17547 (  2.7%)     644373 
#
#
#Start DRC checking..
#    number of violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:00:53, elapsed time = 00:00:54, memory = 1195.73 (MB), peak = 1264.59 (MB)
#CELL_VIEW core,init has 76 DRC violations
#Total number of DRC violations = 76
#Total number of process antenna violations = 7
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 28
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#Start Post Route via swapping..
#    number of violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       23        0        0        1       28
#	Totals       24        2       43        5        1        1       76
#cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1173.34 (MB), peak = 1264.59 (MB)
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21        1       20        5        1        0       48
#	M2            3        1       22        0        0        1       27
#	Totals       24        2       42        5        1        1       75
#cpu time = 00:02:02, elapsed time = 00:02:02, memory = 1172.33 (MB), peak = 1264.59 (MB)
#CELL_VIEW core,init has 75 DRC violations
#Total number of DRC violations = 75
#Total number of process antenna violations = 7
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 27
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2636031 um.
#Total half perimeter of net bounding box = 2545337 um.
#Total wire length on LAYER M1 = 25823 um.
#Total wire length on LAYER M2 = 475032 um.
#Total wire length on LAYER M3 = 713194 um.
#Total wire length on LAYER M4 = 501560 um.
#Total wire length on LAYER M5 = 379491 um.
#Total wire length on LAYER M6 = 227542 um.
#Total wire length on LAYER M7 = 173831 um.
#Total wire length on LAYER M8 = 139557 um.
#Total number of vias = 644373
#Total number of multi-cut vias = 472614 ( 73.3%)
#Total number of single cut vias = 171759 ( 26.7%)
#Up-Via Summary (total 644373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      163947 ( 55.1%)    133807 ( 44.9%)     297754
#  Metal 2        5387 (  2.2%)    238523 ( 97.8%)     243910
#  Metal 3         701 (  1.3%)     54735 ( 98.7%)      55436
#  Metal 4         436 (  2.2%)     19793 ( 97.8%)      20229
#  Metal 5         129 (  1.2%)     10300 ( 98.8%)      10429
#  Metal 6         548 (  6.6%)      7767 ( 93.4%)       8315
#  Metal 7         611 (  7.4%)      7689 ( 92.6%)       8300
#-----------------------------------------------------------
#               171759 ( 26.7%)    472614 ( 73.3%)     644373 
#
#detailRoute Statistics:
#Cpu time = 00:23:39
#Elapsed time = 00:23:42
#Increased memory = 10.79 (MB)
#Total memory = 1170.60 (MB)
#Peak memory = 1264.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:25:43
#Elapsed time = 00:25:46
#Increased memory = 156.95 (MB)
#Total memory = 1038.09 (MB)
#Peak memory = 1264.59 (MB)
#Number of warnings = 0
#Total number of warnings = 113
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 09:03:45 2025
#
#routeDesign: cpu time = 00:27:08, elapsed time = 00:27:11, memory = 1038.10 (MB), peak = 1264.59 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=104262 and nets=107204 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/core_27570_6moeT2.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1411.3M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 1495.6M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 1495.6M)
Extracted 30.0002% (CPU Time= 0:00:04.9  MEM= 1499.6M)
Extracted 40.0002% (CPU Time= 0:00:07.0  MEM= 1499.6M)
Extracted 50.0002% (CPU Time= 0:00:07.8  MEM= 1499.6M)
Extracted 60.0002% (CPU Time= 0:00:08.6  MEM= 1499.6M)
Extracted 70.0002% (CPU Time= 0:00:10.1  MEM= 1499.6M)
Extracted 80.0002% (CPU Time= 0:00:13.0  MEM= 1499.6M)
Extracted 90.0002% (CPU Time= 0:00:13.9  MEM= 1499.6M)
Extracted 100% (CPU Time= 0:00:16.2  MEM= 1499.6M)
Number of Extracted Resistors     : 1718023
Number of Extracted Ground Cap.   : 1712560
Number of Extracted Coupling Cap. : 3153588
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1463.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.3  Real Time: 0:00:18.0  MEM: 1463.551M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1441.3M, totSessionCpu=0:27:55 **
#Created 849 library cell signatures
#Created 107204 NETS and 0 SPECIALNETS signatures
#Created 104263 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.45 (MB), peak = 1267.41 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1106.45 (MB), peak = 1267.41 (MB)
Begin checking placement ... (start mem=1441.3M, init mem=1441.3M)
*info: Placed = 104262         (Fixed = 90)
*info: Unplaced = 0           
Placement Density:67.32%(386349/573902)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1441.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=104262 and nets=107204 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/core_27570_6moeT2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1431.3M)
Extracted 10.0002% (CPU Time= 0:00:03.0  MEM= 1499.6M)
Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 1499.6M)
Extracted 30.0002% (CPU Time= 0:00:05.4  MEM= 1503.6M)
Extracted 40.0002% (CPU Time= 0:00:07.6  MEM= 1503.6M)
Extracted 50.0002% (CPU Time= 0:00:08.4  MEM= 1503.6M)
Extracted 60.0002% (CPU Time= 0:00:09.1  MEM= 1503.6M)
Extracted 70.0002% (CPU Time= 0:00:10.7  MEM= 1503.6M)
Extracted 80.0002% (CPU Time= 0:00:13.5  MEM= 1503.6M)
Extracted 90.0002% (CPU Time= 0:00:14.4  MEM= 1503.6M)
Extracted 100% (CPU Time= 0:00:16.7  MEM= 1503.6M)
Number of Extracted Resistors     : 1718023
Number of Extracted Ground Cap.   : 1712560
Number of Extracted Coupling Cap. : 3153588
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1483.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.7  Real Time: 0:00:18.0  MEM: 1483.551M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 107204,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1598.55 CPU=0:00:23.5 REAL=0:00:24.0)
Save waveform /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/.AAE_2LyriP/.AAE_27570/waveform.data...
*** CDM Built up (cpu=0:00:26.5  real=0:00:27.0  mem= 1598.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 107204,  16.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1574.6 CPU=0:00:14.1 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:14.4  real=0:00:15.0  mem= 1574.6M) ***
*** Done Building Timing Graph (cpu=0:00:46.5 real=0:00:46.0 totSessionCpu=0:29:05 mem=1574.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1574.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1574.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1574.6M
** Profile ** DRVs :  cpu=0:00:01.5, mem=1574.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.721  | -3.721  | -3.218  |
|           TNS (ns):| -2451.2 | -2268.7 |-517.256 |
|    Violating Paths:|  4159   |  2990   |  2138   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.155   |     36 (36)      |
|   max_tran     |     37 (485)     |   -0.798   |     37 (485)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1574.6M
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1486.6M, totSessionCpu=0:29:08 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1553.36M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 366 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    47   |   610   |    39   |     39  |     0   |     0   |     0   |     0   |     0   |     0   | -3.72 |          0|          0|          0|  67.32  |            |           |
|     6   |   230   |     4   |      4  |     0   |     0   |     0   |     0   |     0   |     0   | -3.71 |         14|          0|         28|  67.33  |   0:00:04.0|    1868.2M|
|     2   |   162   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -3.71 |          4|          0|          1|  67.33  |   0:00:01.0|    1868.2M|
|     1   |   122   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -3.71 |          0|          0|          1|  67.33  |   0:00:01.0|    1868.2M|
|     1   |   122   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -3.71 |          0|          0|          0|  67.33  |   0:00:01.0|    1868.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 366 constrained nets 
Layer 7 has 5824 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.3 real=0:00:10.0 mem=1868.2M) ***

*** Starting refinePlace (0:29:28 mem=1922.4M) ***
Density distribution unevenness ratio = 29.817%
Move report: Detail placement moves 778 insts, mean move: 5.09 um, max move: 35.20 um
	Max move on inst (sfp_instance/U43553): (494.40, 105.40) --> (508.00, 83.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1922.4MB
Summary Report:
Instances move: 778 (out of 104190 movable)
Mean displacement: 5.09 um
Max displacement: 35.20 um (Instance: sfp_instance/U43553) (494.4, 105.4) -> (508, 83.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1922.4MB
*** Finished refinePlace (0:29:29 mem=1922.4M) ***
Density distribution unevenness ratio = 14.311%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:35, real = 0:01:33, mem = 1735.5M, totSessionCpu=0:29:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:19, Mem = 1735.52M).
** Profile ** Start :  cpu=0:00:00.0, mem=1735.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1735.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1745.5M
** Profile ** DRVs :  cpu=0:00:01.6, mem=1745.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.31min real=0.30min mem=1735.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.714  | -3.714  | -3.210  |
|           TNS (ns):| -2451.0 | -2268.5 |-517.065 |
|    Violating Paths:|  4159   |  2990   |  2138   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (122)      |   -0.012   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.332%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1745.5M
**optDesign ... cpu = 0:01:37, real = 0:01:35, mem = 1735.5M, totSessionCpu=0:29:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1706.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1706.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1706.9M
** Profile ** DRVs :  cpu=0:00:01.5, mem=1706.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.714  | -3.714  | -3.210  |
|           TNS (ns):| -2451.0 | -2268.5 |-517.065 |
|    Violating Paths:|  4159   |  2990   |  2138   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (122)      |   -0.012   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.332%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1706.9M
**optDesign ... cpu = 0:01:41, real = 0:01:39, mem = 1668.7M, totSessionCpu=0:29:36 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 09:05:48 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/U43785 connects to NET out[83] at location ( 428.300 212.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[83] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/U25 connects to NET FE_PHN9408_reset at location ( 612.500 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN9408_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/FE_USKC7290_CTS_126 connects to NET CTS_126 at location ( 388.300 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_126 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/FE_USKC7039_CTS_106 connects to NET CTS_106 at location ( 495.500 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_106 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/U15 connects to NET mac_array_instance/inst_temp[6] at location ( 605.100 183.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/inst_temp[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U85 connects to NET mac_array_instance/q_temp[224] at location ( 521.300 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[224] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U106 connects to NET mac_array_instance/q_temp[160] at location ( 527.500 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[160] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U520 connects to NET mac_array_instance/q_temp[128] at location ( 516.500 223.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[128] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U369 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n65 at location ( 431.100 234.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U369 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n1288 at location ( 430.700 234.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n1288 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/U18 connects to NET mac_array_instance/col_idx_2__mac_col_inst/n5 at location ( 613.700 192.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/n5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/U11 connects to NET mac_array_instance/col_idx_2__mac_col_inst/n8 at location ( 615.100 192.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/n8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/U7 connects to NET mac_array_instance/col_idx_2__mac_col_inst/n9 at location ( 612.300 187.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/n9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U667 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[55] at location ( 534.300 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[55] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U499 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[53] at location ( 540.100 214.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[53] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U780 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[39] at location ( 526.100 223.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[39] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U500 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[29] at location ( 544.700 214.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[29] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U502 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[27] at location ( 551.300 192.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[27] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U675 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[23] at location ( 521.900 223.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[23] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/U7 connects to NET mac_array_instance/col_idx_2__mac_col_inst/cnt_q[3] at location ( 612.100 187.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/cnt_q[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 18 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 85
#  Number of instances deleted (including moved) = 67
#  Number of instances resized = 408
#  Number of instances with pin swaps = 330
#  Total number of placement changes (moved instances are counted twice) = 560
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 107220 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#89/107102 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1454.55 (MB), peak = 1661.07 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 497.115 90.100 ) on M1 for NET CTS_106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 389.000 243.000 ) on M1 for NET CTS_126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 625.495 165.700 ) on M1 for NET FE_PHN9408_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 436.115 230.680 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n1288. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 436.445 230.515 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/n65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 615.295 196.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/cnt_q[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 614.895 192.700 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/cnt_q[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 613.495 192.700 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/cnt_q[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 524.895 223.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[23]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 554.295 180.100 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 551.295 192.700 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[29]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 527.495 221.500 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[39]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 544.695 214.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[53]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 540.095 214.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[55]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 595.620 178.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1007. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 604.280 187.315 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1016. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 516.495 223.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 525.020 223.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 525.920 223.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1291. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 605.095 183.700 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/n1468. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1614 routed nets are extracted.
#    1571 (1.47%) extracted nets are partially routed.
#105488 routed nets are imported.
#120 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 107222.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1571
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 09:05:59 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 09:06:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2840        2759      139129    80.47%
#  Metal 2        V        2771        2829      139129    49.74%
#  Metal 3        H        2770        2829      139129    49.81%
#  Metal 4        V        2841        2759      139129    49.27%
#  Metal 5        H        2800        2799      139129     5.80%
#  Metal 6        V        5599           1      139129     0.00%
#  Metal 7        H        1399           0      139129     0.00%
#  Metal 8        V        1399           0      139129     0.00%
#  --------------------------------------------------------------
#  Total                  22421      31.19%  1113032    29.39%
#
#  366 nets (0.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1467.79 (MB), peak = 1661.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1467.89 (MB), peak = 1661.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1467.89 (MB), peak = 1661.07 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1467.89 (MB), peak = 1661.07 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1467.89 (MB), peak = 1661.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 107102.
#Total number of nets in the design = 107222.
#
#1571 routable nets have only global wires.
#105531 routable nets have only detail routed wires.
#86 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6145 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  5                 81            1485  
#-------------------------------------------------------------------
#        Total                  5                 81            1485  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                366               5865          100871  
#-------------------------------------------------------------------
#        Total                366               5865          100871  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     75(0.11%)     23(0.03%)      6(0.01%)   (0.15%)
#   Metal 3      4(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      5(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     84(0.01%)     23(0.00%)      6(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2641233 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25815 um.
#Total wire length on LAYER M2 = 476064 um.
#Total wire length on LAYER M3 = 715747 um.
#Total wire length on LAYER M4 = 502498 um.
#Total wire length on LAYER M5 = 379702 um.
#Total wire length on LAYER M6 = 227591 um.
#Total wire length on LAYER M7 = 174058 um.
#Total wire length on LAYER M8 = 139758 um.
#Total number of vias = 645232
#Total number of multi-cut vias = 471225 ( 73.0%)
#Total number of single cut vias = 174007 ( 27.0%)
#Up-Via Summary (total 645232):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      164466 ( 55.3%)    133204 ( 44.7%)     297670
#  Metal 2        6456 (  2.6%)    237867 ( 97.4%)     244323
#  Metal 3        1037 (  1.9%)     54676 ( 98.1%)      55713
#  Metal 4         539 (  2.7%)     19768 ( 97.3%)      20307
#  Metal 5         204 (  1.9%)     10280 ( 98.1%)      10484
#  Metal 6         623 (  7.4%)      7748 ( 92.6%)       8371
#  Metal 7         682 (  8.2%)      7682 ( 91.8%)       8364
#-----------------------------------------------------------
#               174007 ( 27.0%)    471225 ( 73.0%)     645232 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 140.0
#Average of max src_to_sink distance for priority net 47.6
#Average of ave src_to_sink distance for priority net 27.5
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1468.25 (MB), peak = 1661.07 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1456.44 (MB), peak = 1661.07 (MB)
#Start Track Assignment.
#Done with 723 horizontal wires in 3 hboxes and 754 vertical wires in 3 hboxes.
#Done with 88 horizontal wires in 3 hboxes and 86 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2641831 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 26000 um.
#Total wire length on LAYER M2 = 476149 um.
#Total wire length on LAYER M3 = 715981 um.
#Total wire length on LAYER M4 = 502551 um.
#Total wire length on LAYER M5 = 379710 um.
#Total wire length on LAYER M6 = 227597 um.
#Total wire length on LAYER M7 = 174072 um.
#Total wire length on LAYER M8 = 139771 um.
#Total number of vias = 645150
#Total number of multi-cut vias = 471225 ( 73.0%)
#Total number of single cut vias = 173925 ( 27.0%)
#Up-Via Summary (total 645150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      164441 ( 55.2%)    133204 ( 44.8%)     297645
#  Metal 2        6424 (  2.6%)    237867 ( 97.4%)     244291
#  Metal 3        1022 (  1.8%)     54676 ( 98.2%)      55698
#  Metal 4         535 (  2.6%)     19768 ( 97.4%)      20303
#  Metal 5         202 (  1.9%)     10280 ( 98.1%)      10482
#  Metal 6         621 (  7.4%)      7748 ( 92.6%)       8369
#  Metal 7         680 (  8.1%)      7682 ( 91.9%)       8362
#-----------------------------------------------------------
#               173925 ( 27.0%)    471225 ( 73.0%)     645150 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1619.54 (MB), peak = 1661.07 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 163.38 (MB)
#Total memory = 1619.54 (MB)
#Peak memory = 1661.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 108 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1528.12 (MB), peak = 1661.07 (MB)
#    completing 20% with 131 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1523.91 (MB), peak = 1661.07 (MB)
#    completing 30% with 179 violations
#    cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1522.14 (MB), peak = 1661.07 (MB)
#    completing 40% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1533.67 (MB), peak = 1661.07 (MB)
#    completing 50% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
#    completing 60% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
#    completing 70% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
#    completing 80% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
#    completing 90% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
#    completing 100% with 179 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1532.57 (MB), peak = 1661.07 (MB)
# ECO: 10.5% of the total area was rechecked for DRC, and 5.3% required routing.
#    number of violations = 179
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           58        5       28       18        1        6        0      116
#	M2           17       15       28        0        0        0        1       61
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        1        1
#	Totals       75       20       57       18        1        6        2      179
#493 out of 104280 instances need to be verified(marked ipoed).
#2.3% of the total area is being checked for drcs
#2.3% of the total area was checked
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           82        7       55       18        1        7        0      170
#	M2           18       16       28        0        0        0        1       63
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        1        1
#	Totals      100       23       84       18        1        7        2      235
#cpu time = 00:01:09, elapsed time = 00:01:09, memory = 1527.86 (MB), peak = 1661.07 (MB)
#start 1st optimization iteration ...
#    number of violations = 111
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22        2       19        7        1        1        0       52
#	M2            8        4       39        2        0        0        5       58
#	M3            0        0        0        0        1        0        0        1
#	Totals       30        6       58        9        2        1        5      111
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1506.39 (MB), peak = 1661.07 (MB)
#start 2nd optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   AdjCut   Totals
#	M1           22        1       21        7        1        0        1       53
#	M2            4        2       23        0        0        1        0       30
#	Totals       26        3       44        7        1        1        1       83
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1505.45 (MB), peak = 1661.07 (MB)
#start 3rd optimization iteration ...
#    number of violations = 73
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           22        1       20        5        1        0       49
#	M2            1        0       22        0        0        1       24
#	Totals       23        1       42        5        1        1       73
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1513.90 (MB), peak = 1661.07 (MB)
#start 4th optimization iteration ...
#    number of violations = 77
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22        1       20        5        1        1        0       50
#	M2            1        0       23        0        0        1        1       26
#	M3            1        0        0        0        0        0        0        1
#	Totals       24        1       43        5        1        2        1       77
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1503.11 (MB), peak = 1661.07 (MB)
#start 5th optimization iteration ...
#    number of violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           22        1       21        5        1        0       50
#	M2            2        0       22        0        0        1       25
#	M3            1        0        0        0        0        0        1
#	Totals       25        1       43        5        1        1       76
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1503.71 (MB), peak = 1661.07 (MB)
#start 6th optimization iteration ...
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           20        1       19        5        0       45
#	M2            1        0       22        0        4       27
#	Totals       21        1       41        5        4       72
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1515.43 (MB), peak = 1661.07 (MB)
#start 7th optimization iteration ...
#    number of violations = 77
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22        1       20        5        1        0        0       49
#	M2            1        0       22        0        0        1        3       27
#	M3            1        0        0        0        0        0        0        1
#	Totals       24        1       42        5        1        1        3       77
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1519.04 (MB), peak = 1661.07 (MB)
#start 8th optimization iteration ...
#    number of violations = 77
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22        1       20        5        1        0        0       49
#	M2            1        0       22        0        0        1        3       27
#	M3            1        0        0        0        0        0        0        1
#	Totals       24        1       42        5        1        1        3       77
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1512.39 (MB), peak = 1661.07 (MB)
#start 9th optimization iteration ...
#    number of violations = 74
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           21        1       19        5        0       46
#	M2            1        0       22        0        3       26
#	M3            1        0        1        0        0        2
#	Totals       23        1       42        5        3       74
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1519.70 (MB), peak = 1661.07 (MB)
#start 10th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22        1       20        5        1        0        0       49
#	M2            2        0       22        0        0        1        3       28
#	M3            4        2        0        0        0        0        0        6
#	Totals       28        3       42        5        1        1        3       83
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1511.97 (MB), peak = 1661.07 (MB)
#start 11th optimization iteration ...
#    number of violations = 84
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           25        1       22        5        1        0        0       54
#	M2            1        0       23        0        0        1        4       29
#	M3            1        0        0        0        0        0        0        1
#	Totals       27        1       45        5        1        1        4       84
#    number of process antenna violations = 7
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1546.34 (MB), peak = 1661.07 (MB)
#start 12th optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           25        1       22        5        1        0        0       54
#	M2            1        0       22        0        0        1        3       27
#	M3            1        0        0        0        0        0        0        1
#	Totals       27        1       44        5        1        1        3       82
#    number of process antenna violations = 7
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1541.01 (MB), peak = 1661.07 (MB)
#start 13th optimization iteration ...
#    number of violations = 88
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           25        1       23        5        1        0        0       55
#	M2            2        0       23        0        0        1        6       32
#	M3            0        0        0        0        1        0        0        1
#	Totals       27        1       46        5        2        1        6       88
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1541.76 (MB), peak = 1661.07 (MB)
#start 14th optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           26        1       22        5        1        0        0       55
#	M2            2        1       22        0        0        1        4       30
#	Totals       28        2       44        5        1        1        4       85
#    number of process antenna violations = 7
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1542.43 (MB), peak = 1661.07 (MB)
#start 15th optimization iteration ...
#    number of violations = 91
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           23        1       24        7        2        0        0       57
#	M2            8        1       19        0        0        1        5       34
#	Totals       31        2       43        7        2        1        5       91
#    number of process antenna violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1555.83 (MB), peak = 1661.07 (MB)
#start 16th optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           24        0       20        8        0        0       52
#	M2            5        1       23        0        1       10       40
#	M3            2        0        0        0        0        0        2
#	Totals       31        1       43        8        1       10       94
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1598.79 (MB), peak = 1661.07 (MB)
#start 17th optimization iteration ...
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           16        0       19        7        0        0       42
#	M2            5        1       22        0        0        7       35
#	M3            0        0        0        0        1        0        1
#	Totals       21        1       41        7        1        7       78
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1599.28 (MB), peak = 1661.07 (MB)
#start 18th optimization iteration ...
#    number of violations = 89
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           20        0       18        7        0        0       45
#	M2            5        0       21        0        1        7       34
#	M3            2        1        6        0        0        1       10
#	Totals       27        1       45        7        1        8       89
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1597.36 (MB), peak = 1661.07 (MB)
#start 19th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           19        0       16        7        0        0        0       42
#	M2            9        0       19        0        0        1        6       35
#	M3            2        1        0        0        1        0        0        4
#	Totals       30        1       35        7        1        1        6       81
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1599.08 (MB), peak = 1661.07 (MB)
#start 20th optimization iteration ...
#    number of violations = 87
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           18        0       21        7        0        0       46
#	M2            7        1       21        0        1        7       37
#	M3            3        1        0        0        0        0        4
#	Totals       28        2       42        7        1        7       87
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1604.27 (MB), peak = 1661.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2640813 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25819 um.
#Total wire length on LAYER M2 = 474680 um.
#Total wire length on LAYER M3 = 715855 um.
#Total wire length on LAYER M4 = 503436 um.
#Total wire length on LAYER M5 = 379849 um.
#Total wire length on LAYER M6 = 227587 um.
#Total wire length on LAYER M7 = 173984 um.
#Total wire length on LAYER M8 = 139604 um.
#Total number of vias = 647123
#Total number of multi-cut vias = 467353 ( 72.2%)
#Total number of single cut vias = 179770 ( 27.8%)
#Up-Via Summary (total 647123):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      165664 ( 55.6%)    132185 ( 44.4%)     297849
#  Metal 2        9805 (  4.0%)    235441 ( 96.0%)     245246
#  Metal 3        2207 (  3.9%)     54323 ( 96.1%)      56530
#  Metal 4         643 (  3.2%)     19721 ( 96.8%)      20364
#  Metal 5         165 (  1.6%)     10303 ( 98.4%)      10468
#  Metal 6         616 (  7.4%)      7725 ( 92.6%)       8341
#  Metal 7         670 (  8.0%)      7655 ( 92.0%)       8325
#-----------------------------------------------------------
#               179770 ( 27.8%)    467353 ( 72.2%)     647123 
#
#Total number of DRC violations = 87
#Total number of violations on LAYER M1 = 46
#Total number of violations on LAYER M2 = 37
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:00
#Elapsed time = 00:03:01
#Increased memory = -147.44 (MB)
#Total memory = 1472.10 (MB)
#Peak memory = 1661.07 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 69
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           20       18        5        0       43
#	M2            1       23        0        2       26
#	Totals       21       41        5        2       69
#cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1464.73 (MB), peak = 1661.07 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       19        5        0       41
#	M2            1       21        0        1       23
#	Totals       18       40        5        1       64
#cpu time = 00:00:56, elapsed time = 00:00:56, memory = 1460.81 (MB), peak = 1661.07 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       19        5        0       41
#	M2            1       21        0        1       23
#	Totals       18       40        5        1       64
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1460.36 (MB), peak = 1661.07 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:02:58
#Elapsed time = 00:02:58
#Increased memory = -11.74 (MB)
#Total memory = 1460.36 (MB)
#Peak memory = 1661.07 (MB)
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2640823 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25819 um.
#Total wire length on LAYER M2 = 474685 um.
#Total wire length on LAYER M3 = 715857 um.
#Total wire length on LAYER M4 = 503419 um.
#Total wire length on LAYER M5 = 379854 um.
#Total wire length on LAYER M6 = 227602 um.
#Total wire length on LAYER M7 = 173983 um.
#Total wire length on LAYER M8 = 139604 um.
#Total number of vias = 647129
#Total number of multi-cut vias = 467343 ( 72.2%)
#Total number of single cut vias = 179786 ( 27.8%)
#Up-Via Summary (total 647129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      165664 ( 55.6%)    132185 ( 44.4%)     297849
#  Metal 2        9816 (  4.0%)    235434 ( 96.0%)     245250
#  Metal 3        2209 (  3.9%)     54320 ( 96.1%)      56529
#  Metal 4         646 (  3.2%)     19721 ( 96.8%)      20367
#  Metal 5         165 (  1.6%)     10303 ( 98.4%)      10468
#  Metal 6         616 (  7.4%)      7725 ( 92.6%)       8341
#  Metal 7         670 (  8.0%)      7655 ( 92.0%)       8325
#-----------------------------------------------------------
#               179786 ( 27.8%)    467343 ( 72.2%)     647129 
#
#Total number of DRC violations = 64
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 23
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       19        5        0       41
#	M2            1       21        0        1       23
#	Totals       18       40        5        1       64
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.16 (MB), peak = 1661.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2640823 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25819 um.
#Total wire length on LAYER M2 = 474685 um.
#Total wire length on LAYER M3 = 715857 um.
#Total wire length on LAYER M4 = 503419 um.
#Total wire length on LAYER M5 = 379854 um.
#Total wire length on LAYER M6 = 227602 um.
#Total wire length on LAYER M7 = 173983 um.
#Total wire length on LAYER M8 = 139604 um.
#Total number of vias = 647129
#Total number of multi-cut vias = 467343 ( 72.2%)
#Total number of single cut vias = 179786 ( 27.8%)
#Up-Via Summary (total 647129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      165664 ( 55.6%)    132185 ( 44.4%)     297849
#  Metal 2        9816 (  4.0%)    235434 ( 96.0%)     245250
#  Metal 3        2209 (  3.9%)     54320 ( 96.1%)      56529
#  Metal 4         646 (  3.2%)     19721 ( 96.8%)      20367
#  Metal 5         165 (  1.6%)     10303 ( 98.4%)      10468
#  Metal 6         616 (  7.4%)      7725 ( 92.6%)       8341
#  Metal 7         670 (  8.0%)      7655 ( 92.0%)       8325
#-----------------------------------------------------------
#               179786 ( 27.8%)    467343 ( 72.2%)     647129 
#
#Total number of DRC violations = 64
#Total number of net violated process antenna rule = 7
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 23
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 09:12:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.34 (MB), peak = 1661.07 (MB)
#
#Start Post Route Wire Spread.
#Done with 4124 horizontal wires in 6 hboxes and 5517 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2644324 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25830 um.
#Total wire length on LAYER M2 = 475148 um.
#Total wire length on LAYER M3 = 716763 um.
#Total wire length on LAYER M4 = 504473 um.
#Total wire length on LAYER M5 = 380178 um.
#Total wire length on LAYER M6 = 227723 um.
#Total wire length on LAYER M7 = 174296 um.
#Total wire length on LAYER M8 = 139914 um.
#Total number of vias = 647129
#Total number of multi-cut vias = 467343 ( 72.2%)
#Total number of single cut vias = 179786 ( 27.8%)
#Up-Via Summary (total 647129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      165664 ( 55.6%)    132185 ( 44.4%)     297849
#  Metal 2        9816 (  4.0%)    235434 ( 96.0%)     245250
#  Metal 3        2209 (  3.9%)     54320 ( 96.1%)      56529
#  Metal 4         646 (  3.2%)     19721 ( 96.8%)      20367
#  Metal 5         165 (  1.6%)     10303 ( 98.4%)      10468
#  Metal 6         616 (  7.4%)      7725 ( 92.6%)       8341
#  Metal 7         670 (  8.0%)      7655 ( 92.0%)       8325
#-----------------------------------------------------------
#               179786 ( 27.8%)    467343 ( 72.2%)     647129 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1593.67 (MB), peak = 1661.07 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2644324 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25830 um.
#Total wire length on LAYER M2 = 475148 um.
#Total wire length on LAYER M3 = 716763 um.
#Total wire length on LAYER M4 = 504473 um.
#Total wire length on LAYER M5 = 380178 um.
#Total wire length on LAYER M6 = 227723 um.
#Total wire length on LAYER M7 = 174296 um.
#Total wire length on LAYER M8 = 139914 um.
#Total number of vias = 647129
#Total number of multi-cut vias = 467343 ( 72.2%)
#Total number of single cut vias = 179786 ( 27.8%)
#Up-Via Summary (total 647129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      165664 ( 55.6%)    132185 ( 44.4%)     297849
#  Metal 2        9816 (  4.0%)    235434 ( 96.0%)     245250
#  Metal 3        2209 (  3.9%)     54320 ( 96.1%)      56529
#  Metal 4         646 (  3.2%)     19721 ( 96.8%)      20367
#  Metal 5         165 (  1.6%)     10303 ( 98.4%)      10468
#  Metal 6         616 (  7.4%)      7725 ( 92.6%)       8341
#  Metal 7         670 (  8.0%)      7655 ( 92.0%)       8325
#-----------------------------------------------------------
#               179786 ( 27.8%)    467343 ( 72.2%)     647129 
#
#
#Start Post Route via swapping..
#6.84% of area are rerouted by ECO routing.
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       19        5        0       41
#	M2            1       21        0        1       23
#	Totals       18       40        5        1       64
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1490.65 (MB), peak = 1661.07 (MB)
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       19        5        0       41
#	M2            1       21        0        1       23
#	Totals       18       40        5        1       64
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1498.25 (MB), peak = 1661.07 (MB)
#CELL_VIEW core,init has 64 DRC violations
#Total number of DRC violations = 64
#Total number of process antenna violations = 7
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 23
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 366
#Total wire length = 2644324 um.
#Total half perimeter of net bounding box = 2550099 um.
#Total wire length on LAYER M1 = 25830 um.
#Total wire length on LAYER M2 = 475148 um.
#Total wire length on LAYER M3 = 716763 um.
#Total wire length on LAYER M4 = 504473 um.
#Total wire length on LAYER M5 = 380178 um.
#Total wire length on LAYER M6 = 227723 um.
#Total wire length on LAYER M7 = 174296 um.
#Total wire length on LAYER M8 = 139914 um.
#Total number of vias = 647129
#Total number of multi-cut vias = 475076 ( 73.4%)
#Total number of single cut vias = 172053 ( 26.6%)
#Up-Via Summary (total 647129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      163923 ( 55.0%)    133926 ( 45.0%)     297849
#  Metal 2        5612 (  2.3%)    239638 ( 97.7%)     245250
#  Metal 3         802 (  1.4%)     55727 ( 98.6%)      56529
#  Metal 4         450 (  2.2%)     19917 ( 97.8%)      20367
#  Metal 5         123 (  1.2%)     10345 ( 98.8%)      10468
#  Metal 6         549 (  6.6%)      7792 ( 93.4%)       8341
#  Metal 7         594 (  7.1%)      7731 ( 92.9%)       8325
#-----------------------------------------------------------
#               172053 ( 26.6%)    475076 ( 73.4%)     647129 
#
#detailRoute Statistics:
#Cpu time = 00:06:44
#Elapsed time = 00:06:45
#Increased memory = -123.03 (MB)
#Total memory = 1496.51 (MB)
#Peak memory = 1661.07 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 107222 NETS and 0 SPECIALNETS signatures
#Created 104281 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.85 (MB), peak = 1661.07 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1507.02 (MB), peak = 1661.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:16
#Elapsed time = 00:07:16
#Increased memory = -168.93 (MB)
#Total memory = 1386.32 (MB)
#Peak memory = 1661.07 (MB)
#Number of warnings = 63
#Total number of warnings = 177
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 09:13:04 2025
#
**optDesign ... cpu = 0:08:57, real = 0:08:55, mem = 1680.4M, totSessionCpu=0:36:52 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=104280 and nets=107222 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/core_27570_6moeT2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1680.4M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 1740.7M)
Extracted 20.0001% (CPU Time= 0:00:03.2  MEM= 1740.7M)
Extracted 30.0001% (CPU Time= 0:00:04.7  MEM= 1744.7M)
Extracted 40.0002% (CPU Time= 0:00:06.8  MEM= 1744.7M)
Extracted 50.0002% (CPU Time= 0:00:07.6  MEM= 1744.7M)
Extracted 60.0001% (CPU Time= 0:00:08.4  MEM= 1744.7M)
Extracted 70.0002% (CPU Time= 0:00:10.0  MEM= 1744.7M)
Extracted 80.0002% (CPU Time= 0:00:12.7  MEM= 1744.7M)
Extracted 90.0001% (CPU Time= 0:00:13.6  MEM= 1744.7M)
Extracted 100% (CPU Time= 0:00:15.8  MEM= 1744.7M)
Number of Extracted Resistors     : 1756658
Number of Extracted Ground Cap.   : 1750446
Number of Extracted Coupling Cap. : 3212924
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1732.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.4  Real Time: 0:00:18.0  MEM: 1732.652M)
**optDesign ... cpu = 0:09:15, real = 0:09:13, mem = 1678.4M, totSessionCpu=0:37:10 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 107222,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1774.28 CPU=0:00:23.9 REAL=0:00:24.0)
Save waveform /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/.AAE_2LyriP/.AAE_27570/waveform.data...
*** CDM Built up (cpu=0:00:28.7  real=0:00:29.0  mem= 1774.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 107222,  16.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1750.32 CPU=0:00:13.6 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:13.9  real=0:00:14.0  mem= 1750.3M) ***
*** Done Building Timing Graph (cpu=0:00:49.4 real=0:00:50.0 totSessionCpu=0:38:00 mem=1750.3M)
**optDesign ... cpu = 0:10:04, real = 0:10:03, mem = 1687.8M, totSessionCpu=0:38:00 **
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:07, real = 0:10:05, mem = 1687.8M, totSessionCpu=0:38:02 **
** Profile ** Start :  cpu=0:00:00.0, mem=1745.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=1745.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1745.1M
** Profile ** Total reports :  cpu=0:00:03.0, mem=1689.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=1689.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.731  | -3.731  | -3.227  |
|           TNS (ns):| -2462.4 | -2277.4 |-523.661 |
|    Violating Paths:|  4186   |  2997   |  2169   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (122)      |   -0.014   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.332%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1689.8M
**optDesign ... cpu = 0:10:13, real = 0:10:11, mem = 1687.8M, totSessionCpu=0:38:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.9M, totSessionCpu=0:38:14 **
**INFO: DRVs not fixed with -incr option
#Created 849 library cell signatures
#Created 107222 NETS and 0 SPECIALNETS signatures
#Created 104281 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.71 (MB), peak = 1661.07 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1508.87 (MB), peak = 1661.07 (MB)
Begin checking placement ... (start mem=1642.9M, init mem=1642.9M)
*info: Placed = 104280         (Fixed = 90)
*info: Unplaced = 0           
Placement Density:67.33%(386417/573902)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1642.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=104280 and nets=107222 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/core_27570_6moeT2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1628.0M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 1712.3M)
Extracted 20.0001% (CPU Time= 0:00:03.2  MEM= 1712.3M)
Extracted 30.0001% (CPU Time= 0:00:04.7  MEM= 1716.3M)
Extracted 40.0002% (CPU Time= 0:00:06.8  MEM= 1716.3M)
Extracted 50.0002% (CPU Time= 0:00:07.5  MEM= 1716.3M)
Extracted 60.0001% (CPU Time= 0:00:08.3  MEM= 1716.3M)
Extracted 70.0002% (CPU Time= 0:00:09.8  MEM= 1716.3M)
Extracted 80.0002% (CPU Time= 0:00:12.5  MEM= 1716.3M)
Extracted 90.0001% (CPU Time= 0:00:13.4  MEM= 1716.3M)
Extracted 100% (CPU Time= 0:00:15.6  MEM= 1716.3M)
Number of Extracted Resistors     : 1756658
Number of Extracted Ground Cap.   : 1750446
Number of Extracted Coupling Cap. : 3212924
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1696.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.3  Real Time: 0:00:18.0  MEM: 1696.254M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 107222,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1726.35 CPU=0:00:26.8 REAL=0:00:27.0)
Save waveform /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/.AAE_2LyriP/.AAE_27570/waveform.data...
*** CDM Built up (cpu=0:00:29.0  real=0:00:29.0  mem= 1726.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 107222,  16.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1702.39 CPU=0:00:13.3 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:13.6  real=0:00:13.0  mem= 1702.4M) ***
*** Done Building Timing Graph (cpu=0:00:48.3 real=0:00:49.0 totSessionCpu=0:39:27 mem=1702.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1702.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=1702.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1702.4M
** Profile ** DRVs :  cpu=0:00:02.3, mem=1702.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.731  | -3.731  | -3.227  |
|           TNS (ns):| -2462.4 | -2277.4 |-523.661 |
|    Violating Paths:|  4186   |  2997   |  2169   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (122)      |   -0.014   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     66 (66)      |    -430    |     66 (66)      |
+----------------+------------------+------------+------------------+

Density: 67.332%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1702.4M
**optDesign ... cpu = 0:01:16, real = 0:01:15, mem = 1616.0M, totSessionCpu=0:39:30 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -3.731
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 366 clock nets excluded from IPO operation.
*info: 366 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.731 TNS Slack -2462.448 Density 67.33
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.731|   -3.731|-2277.382|-2462.448|    67.33%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -3.702|   -3.702|-2275.728|-2460.794|    67.33%|   0:00:05.0| 1871.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -3.696|   -3.696|-2275.997|-2461.064|    67.33%|   0:00:01.0| 1871.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.691|   -3.691|-2275.667|-2460.733|    67.33%|   0:00:01.0| 1871.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.684|   -3.684|-2275.478|-2460.544|    67.33%|   0:00:01.0| 1873.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.686|   -3.686|-2274.345|-2459.411|    67.33%|   0:00:03.0| 1874.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_1_/D                |
|  -3.677|   -3.677|-2274.258|-2459.324|    67.33%|   0:00:00.0| 1875.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_1_/D                |
|  -3.671|   -3.671|-2274.124|-2459.190|    67.33%|   0:00:01.0| 1875.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.667|   -3.667|-2273.937|-2459.003|    67.33%|   0:00:03.0| 1877.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -3.664|   -3.664|-2273.698|-2458.764|    67.33%|   0:00:02.0| 1877.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.663|   -3.663|-2273.569|-2458.635|    67.33%|   0:00:02.0| 1878.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.663|   -3.663|-2273.521|-2458.587|    67.33%|   0:00:00.0| 1878.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
|  -3.663|   -3.663|-2273.518|-2458.584|    67.33%|   0:00:00.0| 1878.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_0_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 51 and inserted 9 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.447|   -3.447|-2301.392|-2332.762|    67.33%|   0:00:18.0| 1984.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 1 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.382|   -3.382|-2312.321|-2354.011|    67.33%|   0:00:14.0| 1997.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -3.380|   -3.380|-2312.082|-2353.772|    67.32%|   0:00:01.0| 1997.9M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -3.380|   -3.380|-2312.070|-2353.760|    67.32%|   0:00:01.0| 1997.9M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -3.380|   -3.380|-2312.064|-2353.754|    67.32%|   0:00:00.0| 1997.9M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -3.380|   -3.380|-2311.861|-2353.551|    67.32%|   0:00:00.0| 1997.9M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -3.380|   -3.380|-2311.829|-2353.519|    67.32%|   0:00:01.0| 1997.9M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -3.380|   -3.380|-2311.741|-2353.431|    67.32%|   0:00:00.0| 1997.9M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -3.380|   -3.380|-2311.680|-2353.370|    67.32%|   0:00:01.0| 1997.9M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -3.380|   -3.380|-2311.684|-2353.374|    67.32%|   0:00:00.0| 1997.9M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.9 real=0:00:55.0 mem=1997.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.0 real=0:00:55.0 mem=1997.9M) ***
** GigaOpt Optimizer WNS Slack -3.380 TNS Slack -2353.374 Density 67.32
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 104 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 5825 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:56.2 real=0:00:57.0 mem=1997.9M) ***
*** Starting refinePlace (0:40:39 mem=1986.8M) ***
Density distribution unevenness ratio = 29.810%
Move report: Detail placement moves 8 insts, mean move: 3.02 um, max move: 5.40 um
	Max move on inst (FE_USKC7607_CTS_120): (694.20, 200.80) --> (694.20, 195.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1986.8MB
Summary Report:
Instances move: 8 (out of 104221 movable)
Mean displacement: 3.02 um
Max displacement: 5.40 um (Instance: FE_USKC7607_CTS_120) (694.2, 200.8) -> (694.2, 195.4)
	Length: 16 sites, height: 1 rows, site name: core, cell type: CKBD8
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1986.8MB
*** Finished refinePlace (0:40:40 mem=1986.8M) ***
Density distribution unevenness ratio = 14.308%
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 376 clock nets excluded from IPO operation.
*info: 376 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.380 TNS Slack -2353.378 Density 67.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.380|   -3.380|-2311.689|-2353.378|    67.31%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -3.380|   -3.380|-2311.074|-2352.764|    67.30%|   0:00:10.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -3.380|   -3.380|-2310.991|-2352.681|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[2]                             |
|  -3.380|   -3.380|-2310.910|-2352.600|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -3.380|   -3.380|-2310.832|-2352.522|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -3.380|   -3.380|-2310.784|-2352.474|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[18]                            |
|  -3.380|   -3.380|-2310.561|-2352.251|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[3]                             |
|  -3.380|   -3.380|-2310.495|-2352.185|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -3.380|   -3.380|-2310.388|-2352.078|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[26]                            |
|  -3.380|   -3.380|-2310.294|-2351.984|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[10]                            |
|  -3.380|   -3.380|-2310.222|-2351.912|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[38]                            |
|  -3.380|   -3.380|-2310.187|-2351.876|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[32]                            |
|  -3.380|   -3.380|-2310.111|-2351.801|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[32]                            |
|  -3.380|   -3.380|-2309.823|-2351.512|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -3.380|   -3.380|-2309.744|-2351.434|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -3.380|   -3.380|-2309.716|-2351.406|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[127]                           |
|  -3.380|   -3.380|-2309.554|-2351.244|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[50]                            |
|  -3.380|   -3.380|-2309.465|-2351.155|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[129]                           |
|  -3.380|   -3.380|-2309.445|-2351.134|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[129]                           |
|  -3.380|   -3.380|-2309.439|-2351.129|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[129]                           |
|  -3.380|   -3.380|-2308.943|-2350.633|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -3.380|   -3.380|-2308.892|-2350.581|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -3.380|   -3.380|-2308.870|-2350.560|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -3.380|   -3.380|-2308.812|-2350.501|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -3.380|   -3.380|-2308.760|-2350.450|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -3.380|   -3.380|-2308.741|-2350.431|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -3.380|   -3.380|-2308.604|-2350.293|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[77]                            |
|  -3.380|   -3.380|-2308.572|-2350.262|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[77]                            |
|  -3.380|   -3.380|-2308.564|-2350.253|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[77]                            |
|  -3.380|   -3.380|-2308.392|-2350.081|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[137]                           |
|  -3.380|   -3.380|-2308.215|-2349.904|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -3.380|   -3.380|-2308.126|-2349.815|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -3.380|   -3.380|-2308.112|-2349.801|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -3.380|   -3.380|-2307.920|-2349.609|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_3_/D                |
|  -3.380|   -3.380|-2307.844|-2349.534|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_3_/D                |
|  -3.380|   -3.380|-2307.834|-2349.524|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_3_/D                |
|  -3.380|   -3.380|-2307.510|-2349.199|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[132]                           |
|  -3.380|   -3.380|-2307.473|-2349.163|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[132]                           |
|  -3.380|   -3.380|-2307.024|-2348.713|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[128]                           |
|  -3.380|   -3.380|-2306.767|-2348.456|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[131]                           |
|  -3.380|   -3.380|-2306.343|-2348.032|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[59]                            |
|  -3.380|   -3.380|-2306.335|-2348.024|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[59]                            |
|  -3.380|   -3.380|-2306.330|-2348.019|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[59]                            |
|  -3.380|   -3.380|-2305.859|-2347.549|    67.30%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -3.380|   -3.380|-2305.827|-2347.516|    67.30%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -3.380|   -3.380|-2305.759|-2347.449|    67.31%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -3.380|   -3.380|-2305.738|-2347.427|    67.31%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -3.380|   -3.380|-2305.289|-2346.978|    67.31%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[46]                            |
|  -3.380|   -3.380|-2305.226|-2346.916|    67.31%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[46]                            |
|  -3.380|   -3.380|-2305.215|-2346.904|    67.31%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[46]                            |
|  -3.380|   -3.380|-2304.676|-2346.365|    67.31%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -3.380|   -3.380|-2304.422|-2346.112|    67.31%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[74]                            |
|  -3.380|   -3.380|-2304.341|-2346.030|    67.32%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[74]                            |
|  -3.380|   -3.380|-2303.908|-2345.597|    67.32%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[111]                           |
|  -3.380|   -3.380|-2303.755|-2345.445|    67.32%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[60]                            |
|  -3.380|   -3.380|-2303.668|-2345.358|    67.32%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[159]                           |
|  -3.380|   -3.380|-2303.592|-2345.281|    67.32%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[159]                           |
|  -3.380|   -3.380|-2303.309|-2344.999|    67.32%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[145]                           |
|  -3.380|   -3.380|-2303.300|-2344.989|    67.32%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[145]                           |
|  -3.380|   -3.380|-2303.237|-2344.926|    67.32%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[145]                           |
|  -3.380|   -3.380|-2303.234|-2344.923|    67.32%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[145]                           |
|  -3.380|   -3.380|-2302.847|-2344.536|    67.33%|   0:00:02.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[138]                           |
|  -3.380|   -3.380|-2302.799|-2344.487|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[138]                           |
|  -3.380|   -3.380|-2302.753|-2344.441|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[138]                           |
|  -3.380|   -3.380|-2302.593|-2344.281|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[108]                           |
|  -3.380|   -3.380|-2302.545|-2344.233|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[108]                           |
|  -3.380|   -3.380|-2302.437|-2344.124|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -3.380|   -3.380|-2302.425|-2344.112|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -3.380|   -3.380|-2302.416|-2344.102|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -3.380|   -3.380|-2302.258|-2343.943|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[83]                            |
|  -3.380|   -3.380|-2302.244|-2343.929|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[83]                            |
|  -3.380|   -3.380|-2302.131|-2343.816|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[61]                            |
|  -3.380|   -3.380|-2302.086|-2343.771|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[61]                            |
|  -3.380|   -3.380|-2302.085|-2343.770|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[61]                            |
|  -3.380|   -3.380|-2302.014|-2343.699|    67.34%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[96]                            |
|  -3.380|   -3.380|-2301.984|-2343.669|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[143]                           |
|  -3.380|   -3.380|-2301.967|-2343.652|    67.34%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[143]                           |
|  -3.380|   -3.380|-2301.938|-2343.623|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[143]                           |
|  -3.380|   -3.380|-2301.883|-2343.568|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[103]                           |
|  -3.380|   -3.380|-2301.869|-2343.554|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[103]                           |
|  -3.380|   -3.380|-2301.851|-2343.536|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[103]                           |
|  -3.380|   -3.380|-2301.588|-2343.272|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[141]                           |
|  -3.380|   -3.380|-2301.566|-2343.251|    67.34%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[141]                           |
|  -3.380|   -3.380|-2301.523|-2343.208|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
|  -3.380|   -3.380|-2301.217|-2342.898|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -3.380|   -3.380|-2301.173|-2342.855|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
|  -3.380|   -3.380|-2301.129|-2342.811|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
|  -3.380|   -3.380|-2301.084|-2342.766|    67.34%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
|  -3.380|   -3.380|-2300.943|-2342.625|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -3.380|   -3.380|-2300.799|-2342.481|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
|  -3.380|   -3.380|-2300.680|-2342.362|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -3.380|   -3.380|-2300.554|-2342.236|    67.34%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -3.380|   -3.380|-2300.387|-2342.069|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -3.380|   -3.380|-2300.287|-2341.969|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
|  -3.380|   -3.380|-2300.099|-2341.781|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -3.380|   -3.380|-2300.075|-2341.757|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_15_/D               |
|  -3.380|   -3.380|-2299.816|-2341.498|    67.33%|   0:00:01.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -3.380|   -3.380|-2299.769|-2341.451|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -3.380|   -3.380|-2299.423|-2341.104|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
|  -3.380|   -3.380|-2299.163|-2340.845|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -3.380|   -3.380|-2299.049|-2340.731|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -3.380|   -3.380|-2298.788|-2340.470|    67.33%|   0:00:00.0| 1995.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 32 and inserted 41 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.374|   -3.374|-2191.179|-2236.194|    67.33%|   0:00:27.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -3.374|   -3.374|-2191.088|-2236.103|    67.33%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -3.374|   -3.374|-2191.019|-2236.034|    67.33%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -3.374|   -3.374|-2190.810|-2235.824|    67.33%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_15_/D                       |
|  -3.374|   -3.374|-2190.648|-2235.663|    67.32%|   0:00:01.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -3.374|   -3.374|-2190.580|-2235.595|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -3.374|   -3.374|-2190.500|-2235.514|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -3.374|   -3.374|-2190.250|-2235.264|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -3.374|   -3.374|-2189.954|-2234.969|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_15_/D               |
|  -3.374|   -3.374|-2189.887|-2234.902|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_13_/D                       |
|  -3.374|   -3.374|-2189.768|-2234.782|    67.32%|   0:00:01.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_13_/D                       |
|  -3.374|   -3.374|-2189.721|-2234.736|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -3.374|   -3.374|-2189.547|-2234.562|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_8_/D                |
|  -3.374|   -3.374|-2189.355|-2234.370|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_12_/D                       |
|  -3.374|   -3.374|-2189.302|-2234.317|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_12_/D                       |
|  -3.374|   -3.374|-2189.103|-2234.117|    67.32%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -3.374|   -3.374|-2188.673|-2233.688|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -3.374|   -3.374|-2188.450|-2233.465|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_11_/D                       |
|  -3.374|   -3.374|-2188.222|-2233.237|    67.31%|   0:00:01.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_11_/D                       |
|  -3.374|   -3.374|-2187.977|-2232.992|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_12_/D               |
|  -3.374|   -3.374|-2187.689|-2232.704|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_10_/D                       |
|  -3.374|   -3.374|-2187.544|-2232.559|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_10_/D                       |
|  -3.374|   -3.374|-2187.328|-2232.343|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -3.374|   -3.374|-2186.891|-2231.899|    67.31%|   0:00:01.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_6_/D                |
|  -3.374|   -3.374|-2186.857|-2231.865|    67.31%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_6_/D                |
|  -3.374|   -3.374|-2186.632|-2231.640|    67.30%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_14_/D               |
|  -3.374|   -3.374|-2186.593|-2231.601|    67.30%|   0:00:00.0| 2067.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_14_/D               |
|  -3.374|   -3.374|-2186.558|-2231.566|    67.30%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -3.374|   -3.374|-2186.333|-2231.341|    67.30%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_7_/D                |
|  -3.374|   -3.374|-2185.999|-2231.007|    67.30%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_9_/D                |
|  -3.374|   -3.374|-2185.690|-2230.698|    67.30%|   0:00:01.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_8_/D                        |
|  -3.374|   -3.374|-2185.362|-2230.371|    67.30%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_8_/D                        |
|  -3.374|   -3.374|-2185.003|-2230.011|    67.30%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_12_/D               |
|  -3.374|   -3.374|-2184.474|-2229.482|    67.29%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
|  -3.374|   -3.374|-2184.412|-2229.420|    67.29%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_7_/D                        |
|  -3.374|   -3.374|-2184.193|-2229.201|    67.29%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_7_/D                        |
|  -3.374|   -3.374|-2183.954|-2228.962|    67.29%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -3.374|   -3.374|-2183.547|-2228.555|    67.29%|   0:00:01.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_12_/D               |
|  -3.374|   -3.374|-2183.356|-2228.364|    67.29%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_12_/D               |
|  -3.374|   -3.374|-2182.871|-2227.879|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_5_/D                        |
|  -3.374|   -3.374|-2182.607|-2227.615|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_5_/D                        |
|  -3.374|   -3.374|-2182.480|-2227.489|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_9_/D                |
|  -3.374|   -3.374|-2182.217|-2227.225|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -3.374|   -3.374|-2181.796|-2226.804|    67.28%|   0:00:01.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -3.374|   -3.374|-2181.492|-2226.500|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -3.374|   -3.374|-2181.338|-2226.346|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -3.374|   -3.374|-2181.130|-2226.138|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -3.374|   -3.374|-2181.087|-2226.096|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -3.374|   -3.374|-2180.893|-2225.901|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_4_/D                        |
|  -3.374|   -3.374|-2180.723|-2225.731|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_15_/D               |
|  -3.374|   -3.374|-2180.425|-2225.433|    67.28%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -3.374|   -3.374|-2180.388|-2225.396|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -3.374|   -3.374|-2180.152|-2225.160|    67.27%|   0:00:01.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_3_/D                        |
|  -3.374|   -3.374|-2179.946|-2224.955|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -3.374|   -3.374|-2179.787|-2224.795|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -3.374|   -3.374|-2179.601|-2224.609|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -3.374|   -3.374|-2179.250|-2224.258|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_17_/D  |
|  -3.374|   -3.374|-2179.167|-2224.176|    67.27%|   0:00:01.0| 2048.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_12_/D  |
|  -3.374|   -3.374|-2178.843|-2223.851|    67.27%|   0:00:00.0| 2048.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 12 and inserted 28 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.373|   -3.373|-2105.167|-2150.134|    67.27%|   0:00:19.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
|  -3.373|   -3.373|-2105.089|-2150.055|    67.27%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_14_/D  |
|  -3.373|   -3.373|-2104.929|-2149.895|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D   |
|  -3.373|   -3.373|-2104.828|-2149.794|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_15_/D  |
|  -3.373|   -3.373|-2104.763|-2149.729|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_10_/D   |
|  -3.373|   -3.373|-2104.169|-2149.135|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_19_/D   |
|  -3.373|   -3.373|-2104.069|-2149.035|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_16_/D   |
|  -3.373|   -3.373|-2103.731|-2148.698|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -3.373|   -3.373|-2103.481|-2148.447|    67.26%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_8_/D   |
|  -3.373|   -3.373|-2103.406|-2148.372|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -3.373|   -3.373|-2103.404|-2148.370|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -3.373|   -3.373|-2103.184|-2148.151|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_/D    |
|  -3.373|   -3.373|-2102.420|-2147.387|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -3.373|   -3.373|-2102.396|-2147.362|    67.26%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -3.373|   -3.373|-2102.310|-2147.276|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -3.373|   -3.373|-2102.191|-2147.157|    67.26%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -3.373|   -3.373|-2101.918|-2146.885|    67.25%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_19_/D  |
|  -3.373|   -3.373|-2101.790|-2146.756|    67.25%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_15_/D  |
|  -3.373|   -3.373|-2101.406|-2146.373|    67.25%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_7_/D   |
|  -3.373|   -3.373|-2101.288|-2146.254|    67.25%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -3.373|   -3.373|-2100.828|-2145.794|    67.25%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
|  -3.373|   -3.373|-2100.182|-2145.148|    67.25%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_18_/D   |
|  -3.373|   -3.373|-2100.083|-2145.050|    67.25%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_5_/D   |
|  -3.373|   -3.373|-2099.843|-2144.810|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
|  -3.373|   -3.373|-2099.809|-2144.775|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
|  -3.373|   -3.373|-2098.723|-2143.690|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -3.373|   -3.373|-2098.459|-2143.425|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_15_/D   |
|  -3.373|   -3.373|-2098.071|-2143.037|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -3.373|   -3.373|-2097.897|-2142.863|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -3.373|   -3.373|-2096.282|-2141.248|    67.24%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
|  -3.373|   -3.373|-2095.796|-2140.762|    67.23%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.373|   -3.373|-2095.659|-2140.625|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/D   |
|  -3.373|   -3.373|-2095.538|-2140.504|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
|  -3.373|   -3.373|-2094.896|-2139.862|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -3.373|   -3.373|-2094.779|-2139.745|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_10_/D  |
|  -3.373|   -3.373|-2094.335|-2139.301|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -3.373|   -3.373|-2094.094|-2139.060|    67.23%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -3.373|   -3.373|-2093.975|-2138.941|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -3.373|   -3.373|-2092.702|-2137.668|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_18_/D  |
|  -3.373|   -3.373|-2092.460|-2137.427|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.373|   -3.373|-2092.117|-2137.084|    67.23%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -3.373|   -3.373|-2091.431|-2136.397|    67.23%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -3.373|   -3.373|-2091.001|-2135.967|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/D   |
|  -3.373|   -3.373|-2090.844|-2135.811|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -3.373|   -3.373|-2089.719|-2134.685|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
|  -3.373|   -3.373|-2088.536|-2133.502|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -3.373|   -3.373|-2088.468|-2133.434|    67.22%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.373|   -3.373|-2088.354|-2133.321|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -3.373|   -3.373|-2088.048|-2133.014|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
|  -3.373|   -3.373|-2087.743|-2132.709|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -3.373|   -3.373|-2086.603|-2131.569|    67.22%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -3.373|   -3.373|-2086.377|-2131.343|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -3.373|   -3.373|-2079.361|-2124.327|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -3.373|   -3.373|-2078.941|-2123.907|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -3.373|   -3.373|-2078.835|-2123.801|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
|  -3.373|   -3.373|-2077.718|-2122.684|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -3.373|   -3.373|-2076.694|-2121.660|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D  |
|  -3.373|   -3.373|-2076.621|-2121.587|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D  |
|  -3.373|   -3.373|-2076.583|-2121.550|    67.22%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/D  |
|  -3.373|   -3.373|-2076.198|-2121.165|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_5_/D    |
|  -3.373|   -3.373|-2076.027|-2120.993|    67.22%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.373|   -3.373|-2075.828|-2120.794|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -3.373|   -3.373|-2075.695|-2120.661|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -3.373|   -3.373|-2075.485|-2120.451|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
|  -3.373|   -3.373|-2075.251|-2120.217|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -3.373|   -3.373|-2075.246|-2120.213|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_16_/D  |
|  -3.373|   -3.373|-2074.538|-2119.504|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_10_/D  |
|  -3.373|   -3.373|-2074.337|-2119.303|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_15_/D  |
|  -3.373|   -3.373|-2074.113|-2119.079|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -3.373|   -3.373|-2073.530|-2118.497|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_/D   |
|  -3.373|   -3.373|-2073.165|-2118.131|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
|  -3.373|   -3.373|-2072.574|-2117.540|    67.21%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_8_/D   |
|  -3.373|   -3.373|-2072.282|-2117.248|    67.21%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_12_/D  |
|  -3.373|   -3.373|-2071.903|-2116.869|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_10_/D  |
|  -3.373|   -3.373|-2071.040|-2116.007|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -3.373|   -3.373|-2070.854|-2115.820|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -3.373|   -3.373|-2068.968|-2113.934|    67.20%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -3.373|   -3.373|-2068.729|-2113.695|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -3.373|   -3.373|-2068.246|-2113.213|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_14_/D  |
|  -3.373|   -3.373|-2068.208|-2113.174|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_14_/D  |
|  -3.373|   -3.373|-2068.110|-2113.076|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_14_/D  |
|  -3.373|   -3.373|-2067.692|-2112.658|    67.20%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
|  -3.373|   -3.373|-2067.522|-2112.488|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_3_/D    |
|  -3.373|   -3.373|-2067.514|-2112.480|    67.20%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_3_/D    |
|  -3.373|   -3.373|-2067.265|-2112.231|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_13_/D  |
|  -3.373|   -3.373|-2066.730|-2111.696|    67.19%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_7_/D    |
|  -3.373|   -3.373|-2065.635|-2110.602|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -3.373|   -3.373|-2065.541|-2110.507|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -3.373|   -3.373|-2061.442|-2106.408|    67.19%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_4_/D   |
|  -3.373|   -3.373|-2061.191|-2106.157|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -3.373|   -3.373|-2060.427|-2105.393|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | E                                                  |
|  -3.373|   -3.373|-2060.135|-2105.101|    67.19%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -3.373|   -3.373|-2060.125|-2105.091|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -3.373|   -3.373|-2058.524|-2103.490|    67.19%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -3.373|   -3.373|-2058.148|-2103.114|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
|  -3.373|   -3.373|-2057.748|-2102.714|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -3.373|   -3.373|-2057.737|-2102.703|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -3.373|   -3.373|-2057.419|-2102.385|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -3.373|   -3.373|-2057.106|-2102.072|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_9_/D   |
|  -3.373|   -3.373|-2056.329|-2101.295|    67.18%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -3.373|   -3.373|-2054.183|-2099.149|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D   |
|  -3.373|   -3.373|-2054.132|-2099.098|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_4_/D   |
|  -3.373|   -3.373|-2053.540|-2098.506|    67.18%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_2_/D   |
|  -3.373|   -3.373|-2053.141|-2098.107|    67.17%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/D   |
|  -3.373|   -3.373|-2052.797|-2097.763|    67.17%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_7_/D   |
|  -3.373|   -3.373|-2052.032|-2096.999|    67.17%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
|  -3.373|   -3.373|-2051.469|-2096.436|    67.17%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -3.373|   -3.373|-2049.831|-2094.797|    67.17%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -3.373|   -3.373|-2049.391|-2094.357|    67.16%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -3.373|   -3.373|-2048.649|-2093.809|    67.16%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_1_/D   |
|  -3.373|   -3.373|-2048.218|-2093.378|    67.16%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
|  -3.373|   -3.373|-2047.215|-2092.596|    67.16%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
|  -3.373|   -3.373|-2045.197|-2090.578|    67.16%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_0_/D   |
|  -3.373|   -3.373|-2043.572|-2089.122|    67.15%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
|  -3.373|   -3.373|-2043.135|-2088.685|    67.15%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_5_/D    |
|  -3.373|   -3.373|-2042.399|-2087.949|    67.15%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D    |
|  -3.373|   -3.373|-2042.387|-2087.938|    67.15%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D    |
|  -3.373|   -3.373|-2042.365|-2087.915|    67.15%|   0:00:00.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D    |
|  -3.373|   -3.373|-2042.192|-2087.807|    67.14%|   0:00:01.0| 2065.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_5_/D   |
|  -3.373|   -3.373|-2042.155|-2087.808|    67.15%|   0:00:00.0| 2084.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_5_/D   |
|  -3.373|   -3.373|-2042.153|-2087.806|    67.15%|   0:00:00.0| 2084.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_5_/D   |
|  -3.373|   -3.373|-2041.860|-2087.512|    67.15%|   0:00:00.0| 2084.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/E   |
|  -3.373|   -3.373|-2041.860|-2087.512|    67.15%|   0:00:00.0| 2084.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:07 real=0:02:08 mem=2084.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:07 real=0:02:08 mem=2084.6M) ***
** GigaOpt Optimizer WNS Slack -3.373 TNS Slack -2087.512 Density 67.15
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 284 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 445 constrained nets 
Layer 7 has 5825 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:08 real=0:02:10 mem=2084.6M) ***
*** Starting refinePlace (0:42:59 mem=2065.5M) ***
Density distribution unevenness ratio = 29.882%
Move report: Detail placement moves 64 insts, mean move: 5.15 um, max move: 29.60 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U530): (570.20, 154.00) --> (594.40, 159.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2065.5MB
Summary Report:
Instances move: 64 (out of 103427 movable)
Mean displacement: 5.15 um
Max displacement: 29.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U530) (570.2, 154) -> (594.4, 159.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2065.5MB
*** Finished refinePlace (0:43:00 mem=2065.5M) ***
Density distribution unevenness ratio = 14.311%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -3.373 ns
Total 25 nets layer assigned (2.1).
GigaOpt: setting up router preferences
        design wns: -3.3734
        slack threshold: -1.9534
GigaOpt: 179 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3179 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -3.373 ns
Total 4 nets layer assigned (1.0).
GigaOpt: setting up router preferences
        design wns: -3.3734
        slack threshold: -1.9534
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3179 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2046.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2046.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2046.4M
** Profile ** DRVs :  cpu=0:00:02.3, mem=2046.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.373  | -3.373  | -2.829  |
|           TNS (ns):| -2087.6 | -2041.9 |-216.663 |
|    Violating Paths:|  2897   |  2652   |   368   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |     1 (122)      |   -0.016   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     64 (64)      |    -430    |     64 (64)      |
+----------------+------------------+------------+------------------+

Density: 67.175%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2046.4M
**optDesign ... cpu = 0:04:56, real = 0:04:56, mem = 1856.6M, totSessionCpu=0:43:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 09:19:23 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U3076 connects to NET out[47] at location ( 389.300 294.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[47] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U27457 connects to NET sum_in[13] at location ( 367.500 604.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sum_in[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC9353_array_out_1_ connects to NET FE_PHN9923_array_out_1_ at location ( 510.300 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN9923_array_out_1_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/U16 connects to NET FE_PHN9408_reset at location ( 608.100 191.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN9408_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC7685_CTS_103 connects to NET FE_USKN7685_CTS_103 at location ( 518.500 97.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_11 connects to NET FE_USKN7685_CTS_103 at location ( 521.900 96.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7685_CTS_103 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7631_CTS_128 connects to NET FE_USKN7679_CTS_128 at location ( 366.700 411.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7679_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7627_CTS_128 connects to NET FE_USKN7675_CTS_128 at location ( 365.500 379.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7675_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7623_CTS_128 connects to NET FE_USKN7671_CTS_128 at location ( 344.900 375.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7671_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7622_CTS_128 connects to NET FE_USKN7670_CTS_128 at location ( 358.700 456.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7670_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7620_CTS_128 connects to NET FE_USKN7668_CTS_128 at location ( 351.900 394.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7668_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7612_CTS_128 connects to NET FE_USKN7660_CTS_128 at location ( 367.700 450.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7660_CTS_128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7609_CTS_120 connects to NET FE_USKN7657_CTS_120 at location ( 694.700 213.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7657_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC7655_CTS_120 connects to NET FE_USKN7655_CTS_120 at location ( 691.900 201.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7607_CTS_120 connects to NET FE_USKN7655_CTS_120 at location ( 696.100 201.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7655_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7606_CTS_120 connects to NET FE_USKN7654_CTS_120 at location ( 689.500 210.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7654_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC7652_CTS_120 connects to NET FE_USKN7652_CTS_120 at location ( 624.700 210.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7652_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7603_CTS_120 connects to NET FE_USKN7651_CTS_120 at location ( 640.300 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7651_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7601_CTS_120 connects to NET FE_USKN7649_CTS_120 at location ( 683.700 212.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7649_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC7599_CTS_120 connects to NET FE_USKN7647_CTS_120 at location ( 665.900 216.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN7647_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_USKN7646_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_USKN7645_CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 120 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 444
#  Number of instances deleted (including moved) = 1220
#  Number of instances resized = 1296
#  Number of instances with same cell size swap = 15
#  Number of instances with pin swaps = 354
#  Total number of placement changes (moved instances are counted twice) = 2960
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 106444 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#3179/106326 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1557.96 (MB), peak = 1910.52 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 519.660 77.500 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 515.660 151.300 ) on M1 for NET CTS_106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 560.255 155.000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 519.600 95.400 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 706.575 306.100 ) on M1 for NET CTS_109. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 807.000 279.015 ) on M1 for NET CTS_114. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 794.400 221.400 ) on M1 for NET CTS_114. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 732.400 300.600 ) on M1 for NET CTS_114. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 901.775 234.100 ) on M1 for NET CTS_119. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 937.200 221.400 ) on M1 for NET CTS_120. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 356.000 756.100 ) on M1 for NET CTS_123. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 352.095 739.900 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 351.985 613.800 ) on M1 for NET CTS_131. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 838.530 198.100 ) on M1 for NET FE_OFN1165_array_out_20_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 856.730 140.500 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 858.530 133.300 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 855.930 120.700 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 849.930 111.700 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 852.130 111.700 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 852.930 142.300 ) on M1 for NET FE_OFN1331_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET sfp_instance/n20074. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#4615 routed nets are extracted.
#    2625 (2.47%) extracted nets are partially routed.
#101632 routed nets are imported.
#79 (0.07%) nets are without wires.
#120 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 106446.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 2625
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 09:19:34 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 09:19:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2840        2759      139129    80.44%
#  Metal 2        V        2771        2829      139129    49.74%
#  Metal 3        H        2770        2829      139129    49.81%
#  Metal 4        V        2841        2759      139129    49.27%
#  Metal 5        H        2800        2799      139129     5.80%
#  Metal 6        V        5599           1      139129     0.00%
#  Metal 7        H        1399           0      139129     0.00%
#  Metal 8        V        1399           0      139129     0.00%
#  --------------------------------------------------------------
#  Total                  22421      31.19%  1113032    29.38%
#
#  653 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1570.69 (MB), peak = 1910.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1571.70 (MB), peak = 1910.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1572.85 (MB), peak = 1910.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.80 (MB), peak = 1910.52 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.36 (MB), peak = 1910.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 106326.
#Total number of nets in the design = 106446.
#
#2701 routable nets have only global wires.
#103625 routable nets have only detail routed wires.
#268 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6248 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                242                 26            2433  
#-------------------------------------------------------------------
#        Total                242                 26            2433  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                653               5863           99810  
#-------------------------------------------------------------------
#        Total                653               5863           99810  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     18(0.03%)      1(0.00%)      1(0.00%)   (0.03%)
#   Metal 3      1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      4(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     23(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2643451 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25721 um.
#Total wire length on LAYER M2 = 473997 um.
#Total wire length on LAYER M3 = 716238 um.
#Total wire length on LAYER M4 = 503597 um.
#Total wire length on LAYER M5 = 378534 um.
#Total wire length on LAYER M6 = 228508 um.
#Total wire length on LAYER M7 = 176010 um.
#Total wire length on LAYER M8 = 140847 um.
#Total number of vias = 645305
#Total number of multi-cut vias = 472512 ( 73.2%)
#Total number of single cut vias = 172793 ( 26.8%)
#Up-Via Summary (total 645305):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      163497 ( 55.2%)    132856 ( 44.8%)     296353
#  Metal 2        6217 (  2.5%)    238322 ( 97.5%)     244539
#  Metal 3        1038 (  1.8%)     55619 ( 98.2%)      56657
#  Metal 4         523 (  2.6%)     19867 ( 97.4%)      20390
#  Metal 5         225 (  2.1%)     10332 ( 97.9%)      10557
#  Metal 6         629 (  7.5%)      7786 ( 92.5%)       8415
#  Metal 7         664 (  7.9%)      7730 ( 92.1%)       8394
#-----------------------------------------------------------
#               172793 ( 26.8%)    472512 ( 73.2%)     645305 
#
#Total number of involved priority nets 200
#Maximum src to sink distance for priority net 361.3
#Average of max src_to_sink distance for priority net 34.9
#Average of ave src_to_sink distance for priority net 27.0
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1582.62 (MB), peak = 1910.52 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.35 (MB), peak = 1910.52 (MB)
#Start Track Assignment.
#Done with 415 horizontal wires in 3 hboxes and 430 vertical wires in 3 hboxes.
#Done with 34 horizontal wires in 3 hboxes and 23 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2643860 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25881 um.
#Total wire length on LAYER M2 = 474054 um.
#Total wire length on LAYER M3 = 716370 um.
#Total wire length on LAYER M4 = 503603 um.
#Total wire length on LAYER M5 = 378543 um.
#Total wire length on LAYER M6 = 228522 um.
#Total wire length on LAYER M7 = 176025 um.
#Total wire length on LAYER M8 = 140862 um.
#Total number of vias = 645225
#Total number of multi-cut vias = 472512 ( 73.2%)
#Total number of single cut vias = 172713 ( 26.8%)
#Up-Via Summary (total 645225):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      163472 ( 55.2%)    132856 ( 44.8%)     296328
#  Metal 2        6182 (  2.5%)    238322 ( 97.5%)     244504
#  Metal 3        1034 (  1.8%)     55619 ( 98.2%)      56653
#  Metal 4         519 (  2.5%)     19867 ( 97.5%)      20386
#  Metal 5         222 (  2.1%)     10332 ( 97.9%)      10554
#  Metal 6         624 (  7.4%)      7786 ( 92.6%)       8410
#  Metal 7         660 (  7.9%)      7730 ( 92.1%)       8390
#-----------------------------------------------------------
#               172713 ( 26.8%)    472512 ( 73.2%)     645225 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1729.59 (MB), peak = 1910.52 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 170.09 (MB)
#Total memory = 1729.59 (MB)
#Peak memory = 1910.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 213 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1631.18 (MB), peak = 1910.52 (MB)
#    completing 20% with 333 violations
#    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1643.30 (MB), peak = 1910.52 (MB)
#    completing 30% with 364 violations
#    cpu time = 00:01:29, elapsed time = 00:01:29, memory = 1643.82 (MB), peak = 1910.52 (MB)
#    completing 40% with 408 violations
#    cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1652.66 (MB), peak = 1910.52 (MB)
#    completing 50% with 424 violations
#    cpu time = 00:01:51, elapsed time = 00:01:51, memory = 1652.19 (MB), peak = 1910.52 (MB)
#    completing 60% with 446 violations
#    cpu time = 00:01:54, elapsed time = 00:01:54, memory = 1652.84 (MB), peak = 1910.52 (MB)
#    completing 70% with 449 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1651.77 (MB), peak = 1910.52 (MB)
#    completing 80% with 449 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1651.86 (MB), peak = 1910.52 (MB)
#    completing 90% with 449 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1650.99 (MB), peak = 1910.52 (MB)
#    completing 100% with 449 violations
#    cpu time = 00:01:56, elapsed time = 00:01:57, memory = 1662.03 (MB), peak = 1910.52 (MB)
# ECO: 7.0% of the total area was rechecked for DRC, and 16.1% required routing.
#    number of violations = 449
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          108       19       96       26       16        0        4      269
#	M2           55       43       62        0        1        6        0      167
#	M3            2        1        0        0        0        0        0        3
#	M4            0        0        2        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        6        0        0        0        0        7
#	M7            0        0        1        0        0        0        0        1
#	Totals      166       63      167       26       17        6        4      449
#1740 out of 103504 instances need to be verified(marked ipoed).
#9.6% of the total area is being checked for drcs
#9.6% of the total area was checked
#    number of violations = 1613
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
#	M1          603       88      372      303       19        9        4     1398
#	M2           59       45       89        0        1        0        6      200
#	M3            3        2        0        0        0        0        0        5
#	M4            0        0        2        0        0        0        0        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        6        0        0        0        0        7
#	M7            0        0        1        0        0        0        0        1
#	Totals      666      135      470      303       20        9       10     1613
#cpu time = 00:02:29, elapsed time = 00:02:29, memory = 1645.44 (MB), peak = 1910.52 (MB)
#start 1st optimization iteration ...
#    number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           61       12       40       18        5        0        0      136
#	M2           19        7       67        6        1        5        1      106
#	M3            2        2        1        0        0        0        1        6
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        1        1
#	M7            0        0        0        0        0        0        0        0
#	M8            0        0        0        0        0        0        1        1
#	Totals       82       21      109       24        6        5        4      251
#    number of process antenna violations = 7
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1636.73 (MB), peak = 1910.52 (MB)
#start 2nd optimization iteration ...
#    number of violations = 158
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           61        4       41       18        1        4      129
#	M2            5        1       23        0        0        0       29
#	Totals       66        5       64       18        1        4      158
#    number of process antenna violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1633.35 (MB), peak = 1910.52 (MB)
#start 3rd optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           21        1       19        5        1       47
#	M2            2        0       20        1        0       23
#	M3            0        0        0        0        1        1
#	Totals       23        1       39        6        2       71
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1626.97 (MB), peak = 1910.52 (MB)
#start 4th optimization iteration ...
#    number of violations = 65
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           19        1       19        5        1       45
#	M2            1        0       19        0        0       20
#	Totals       20        1       38        5        1       65
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1617.71 (MB), peak = 1910.52 (MB)
#start 5th optimization iteration ...
#    number of violations = 70
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           22        1       19        5        1       48
#	M2            4        0       18        0        0       22
#	Totals       26        1       37        5        1       70
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1617.42 (MB), peak = 1910.52 (MB)
#start 6th optimization iteration ...
#    number of violations = 63
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           17        1       18        6        0       42
#	M2            1        0       18        0        2       21
#	Totals       18        1       36        6        2       63
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1626.46 (MB), peak = 1910.52 (MB)
#start 7th optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           19        1       19        6        1        0       46
#	M2            1        0       18        0        0        1       20
#	Totals       20        1       37        6        1        1       66
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1632.74 (MB), peak = 1910.52 (MB)
#start 8th optimization iteration ...
#    number of violations = 65
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           18        1       18        6        0       43
#	M2            1        0       18        0        3       22
#	Totals       19        1       36        6        3       65
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1630.46 (MB), peak = 1910.52 (MB)
#start 9th optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           19        1       19        6        1        0       46
#	M2            1        0       18        0        0        1       20
#	Totals       20        1       37        6        1        1       66
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1631.41 (MB), peak = 1910.52 (MB)
#start 10th optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           18        1       18        6        0       43
#	M2            1        0       18        0        2       21
#	Totals       19        1       36        6        2       64
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1631.45 (MB), peak = 1910.52 (MB)
#start 11th optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           21        1       18        6        0       46
#	M2            1        0       18        0        2       21
#	Totals       22        1       36        6        2       67
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1673.01 (MB), peak = 1910.52 (MB)
#start 12th optimization iteration ...
#    number of violations = 69
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           22        1       19        6        0       48
#	M2            1        0       18        0        2       21
#	Totals       23        1       37        6        2       69
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1667.12 (MB), peak = 1910.52 (MB)
#start 13th optimization iteration ...
#    number of violations = 68
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           21        1       19        6        0       47
#	M2            1        0       18        0        2       21
#	Totals       22        1       37        6        2       68
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1670.01 (MB), peak = 1910.52 (MB)
#start 14th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           23        1       19        6        0       49
#	M2            1        0       18        0        3       22
#	Totals       24        1       37        6        3       71
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1664.50 (MB), peak = 1910.52 (MB)
#start 15th optimization iteration ...
#    number of violations = 79
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1           20       23        6        2        0       51
#	M2            8       16        0        0        4       28
#	Totals       28       39        6        2        4       79
#    number of process antenna violations = 7
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1687.54 (MB), peak = 1910.52 (MB)
#start 16th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           22       21        6        1        1        0       51
#	M2            3       22        0        0        0        7       32
#	Totals       25       43        6        1        1        7       83
#    number of process antenna violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1729.68 (MB), peak = 1910.52 (MB)
#start 17th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1           17       20        6        0       43
#	M2            5       18        0        5       28
#	Totals       22       38        6        5       71
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1725.38 (MB), peak = 1910.52 (MB)
#start 18th optimization iteration ...
#    number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1           22       23        6        2        0       53
#	M2            4       20        0        0        5       29
#	Totals       26       43        6        2        5       82
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1722.71 (MB), peak = 1910.52 (MB)
#start 19th optimization iteration ...
#    number of violations = 77
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1           21       20        6        2        0       49
#	M2            6       17        0        0        5       28
#	Totals       27       37        6        2        5       77
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1723.43 (MB), peak = 1910.52 (MB)
#start 20th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1           23       20        6        2        0       51
#	M2            5       19        0        0        6       30
#	Totals       28       39        6        2        6       81
#    number of process antenna violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1722.25 (MB), peak = 1910.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2641515 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25614 um.
#Total wire length on LAYER M2 = 471129 um.
#Total wire length on LAYER M3 = 715999 um.
#Total wire length on LAYER M4 = 504449 um.
#Total wire length on LAYER M5 = 378506 um.
#Total wire length on LAYER M6 = 228611 um.
#Total wire length on LAYER M7 = 176291 um.
#Total wire length on LAYER M8 = 140917 um.
#Total number of vias = 648351
#Total number of multi-cut vias = 462997 ( 71.4%)
#Total number of single cut vias = 185354 ( 28.6%)
#Up-Via Summary (total 648351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      166486 ( 56.2%)    129969 ( 43.8%)     296455
#  Metal 2       13480 (  5.5%)    232877 ( 94.5%)     246357
#  Metal 3        3095 (  5.4%)     54597 ( 94.6%)      57692
#  Metal 4         727 (  3.6%)     19715 ( 96.4%)      20442
#  Metal 5         209 (  2.0%)     10357 ( 98.0%)      10566
#  Metal 6         663 (  7.9%)      7771 ( 92.1%)       8434
#  Metal 7         694 (  8.3%)      7711 ( 91.7%)       8405
#-----------------------------------------------------------
#               185354 ( 28.6%)    462997 ( 71.4%)     648351 
#
#Total number of DRC violations = 81
#Total number of violations on LAYER M1 = 51
#Total number of violations on LAYER M2 = 30
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:04:40
#Elapsed time = 00:04:40
#Increased memory = -152.37 (MB)
#Total memory = 1577.21 (MB)
#Peak memory = 1910.52 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:00:54, elapsed time = 00:00:55, memory = 1568.26 (MB), peak = 1910.52 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1562.74 (MB), peak = 1910.52 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1562.41 (MB), peak = 1910.52 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:02:36
#Elapsed time = 00:02:36
#Increased memory = -14.81 (MB)
#Total memory = 1562.41 (MB)
#Peak memory = 1910.52 (MB)
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2641521 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25613 um.
#Total wire length on LAYER M2 = 471133 um.
#Total wire length on LAYER M3 = 716000 um.
#Total wire length on LAYER M4 = 504450 um.
#Total wire length on LAYER M5 = 378506 um.
#Total wire length on LAYER M6 = 228611 um.
#Total wire length on LAYER M7 = 176291 um.
#Total wire length on LAYER M8 = 140917 um.
#Total number of vias = 648342
#Total number of multi-cut vias = 462998 ( 71.4%)
#Total number of single cut vias = 185344 ( 28.6%)
#Up-Via Summary (total 648342):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      166486 ( 56.2%)    129969 ( 43.8%)     296455
#  Metal 2       13476 (  5.5%)    232878 ( 94.5%)     246354
#  Metal 3        3093 (  5.4%)     54597 ( 94.6%)      57690
#  Metal 4         725 (  3.5%)     19715 ( 96.5%)      20440
#  Metal 5         207 (  2.0%)     10357 ( 98.0%)      10564
#  Metal 6         663 (  7.9%)      7771 ( 92.1%)       8434
#  Metal 7         694 (  8.3%)      7711 ( 91.7%)       8405
#-----------------------------------------------------------
#               185344 ( 28.6%)    462998 ( 71.4%)     648342 
#
#Total number of DRC violations = 58
#Total number of violations on LAYER M1 = 36
#Total number of violations on LAYER M2 = 22
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1550.36 (MB), peak = 1910.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2641521 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25613 um.
#Total wire length on LAYER M2 = 471133 um.
#Total wire length on LAYER M3 = 716000 um.
#Total wire length on LAYER M4 = 504450 um.
#Total wire length on LAYER M5 = 378506 um.
#Total wire length on LAYER M6 = 228611 um.
#Total wire length on LAYER M7 = 176291 um.
#Total wire length on LAYER M8 = 140917 um.
#Total number of vias = 648342
#Total number of multi-cut vias = 462998 ( 71.4%)
#Total number of single cut vias = 185344 ( 28.6%)
#Up-Via Summary (total 648342):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      166486 ( 56.2%)    129969 ( 43.8%)     296455
#  Metal 2       13476 (  5.5%)    232878 ( 94.5%)     246354
#  Metal 3        3093 (  5.4%)     54597 ( 94.6%)      57690
#  Metal 4         725 (  3.5%)     19715 ( 96.5%)      20440
#  Metal 5         207 (  2.0%)     10357 ( 98.0%)      10564
#  Metal 6         663 (  7.9%)      7771 ( 92.1%)       8434
#  Metal 7         694 (  8.3%)      7711 ( 91.7%)       8405
#-----------------------------------------------------------
#               185344 ( 28.6%)    462998 ( 71.4%)     648342 
#
#Total number of DRC violations = 58
#Total number of net violated process antenna rule = 7
#Total number of violations on LAYER M1 = 36
#Total number of violations on LAYER M2 = 22
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#18.55% of area are rerouted by ECO routing.
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1587.92 (MB), peak = 1910.52 (MB)
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   Totals
#	M1           15       16        4        1       36
#	M2            3       19        0        0       22
#	Totals       18       35        4        1       58
#cpu time = 00:01:01, elapsed time = 00:01:02, memory = 1594.95 (MB), peak = 1910.52 (MB)
#CELL_VIEW core,init has 58 DRC violations
#Total number of DRC violations = 58
#Total number of process antenna violations = 7
#Total number of violations on LAYER M1 = 36
#Total number of violations on LAYER M2 = 22
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 653
#Total wire length = 2641521 um.
#Total half perimeter of net bounding box = 2545219 um.
#Total wire length on LAYER M1 = 25613 um.
#Total wire length on LAYER M2 = 471133 um.
#Total wire length on LAYER M3 = 716000 um.
#Total wire length on LAYER M4 = 504450 um.
#Total wire length on LAYER M5 = 378506 um.
#Total wire length on LAYER M6 = 228611 um.
#Total wire length on LAYER M7 = 176291 um.
#Total wire length on LAYER M8 = 140917 um.
#Total number of vias = 648342
#Total number of multi-cut vias = 476720 ( 73.5%)
#Total number of single cut vias = 171622 ( 26.5%)
#Up-Via Summary (total 648342):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      163332 ( 55.1%)    133123 ( 44.9%)     296455
#  Metal 2        5704 (  2.3%)    240650 ( 97.7%)     246354
#  Metal 3         872 (  1.5%)     56818 ( 98.5%)      57690
#  Metal 4         457 (  2.2%)     19983 ( 97.8%)      20440
#  Metal 5         121 (  1.1%)     10443 ( 98.9%)      10564
#  Metal 6         546 (  6.5%)      7888 ( 93.5%)       8434
#  Metal 7         590 (  7.0%)      7815 ( 93.0%)       8405
#-----------------------------------------------------------
#               171622 ( 26.5%)    476720 ( 73.5%)     648342 
#
#detailRoute Statistics:
#Cpu time = 00:08:22
#Elapsed time = 00:08:23
#Increased memory = -136.37 (MB)
#Total memory = 1593.22 (MB)
#Peak memory = 1910.52 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 106446 NETS and 0 SPECIALNETS signatures
#Created 103505 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.74 (MB), peak = 1910.52 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1603.86 (MB), peak = 1910.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:08:54
#Elapsed time = 00:08:54
#Increased memory = -189.76 (MB)
#Total memory = 1515.68 (MB)
#Peak memory = 1910.52 (MB)
#Number of warnings = 64
#Total number of warnings = 241
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 09:28:17 2025
#
**optDesign ... cpu = 0:13:50, real = 0:13:51, mem = 1823.3M, totSessionCpu=0:52:04 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=103504 and nets=106446 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/core_27570_6moeT2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1823.3M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 1883.6M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 1883.6M)
Extracted 30.0002% (CPU Time= 0:00:04.9  MEM= 1887.6M)
Extracted 40.0002% (CPU Time= 0:00:07.0  MEM= 1887.6M)
Extracted 50.0002% (CPU Time= 0:00:07.9  MEM= 1887.6M)
Extracted 60.0002% (CPU Time= 0:00:08.6  MEM= 1887.6M)
Extracted 70.0002% (CPU Time= 0:00:10.3  MEM= 1887.6M)
Extracted 80.0002% (CPU Time= 0:00:13.0  MEM= 1887.6M)
Extracted 90.0002% (CPU Time= 0:00:14.0  MEM= 1887.6M)
Extracted 100% (CPU Time= 0:00:16.3  MEM= 1887.6M)
Number of Extracted Resistors     : 1750855
Number of Extracted Ground Cap.   : 1743091
Number of Extracted Coupling Cap. : 3203020
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1875.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.1  Real Time: 0:00:19.0  MEM: 1875.559M)
**optDesign ... cpu = 0:14:09, real = 0:14:10, mem = 1823.3M, totSessionCpu=0:52:23 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 106446,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1919.19 CPU=0:00:23.9 REAL=0:00:24.0)
Save waveform /tmp/innovus_temp_27570_ieng6-ece-01.ucsd.edu_yas029_Y7eyOy/.AAE_2LyriP/.AAE_27570/waveform.data...
*** CDM Built up (cpu=0:00:28.8  real=0:00:29.0  mem= 1919.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 106446,  15.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1895.23 CPU=0:00:13.0 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:13.3  real=0:00:13.0  mem= 1895.2M) ***
*** Done Building Timing Graph (cpu=0:00:49.2 real=0:00:49.0 totSessionCpu=0:53:12 mem=1895.2M)
**optDesign ... cpu = 0:14:58, real = 0:14:59, mem = 1831.1M, totSessionCpu=0:53:12 **
*** Timing NOT met, worst failing slack is -3.372
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 445 clock nets excluded from IPO operation.
*info: 445 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.372 TNS Slack -2097.938 Density 67.18
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:03.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[133]                           |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[145]                           |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:01.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_15_/D                       |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_10_/D                       |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:01.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_/D    |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_11_/D               |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:01.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D   |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_10_/D  |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:01.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q15_reg_4_/D   |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_0_/D   |
|  -3.372|   -3.372|-2052.715|-2097.938|    67.18%|   0:00:00.0| 2068.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:07.0 mem=2068.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=2068.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 445 constrained nets 
Layer 6 has 11 constrained nets 
Layer 7 has 5843 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.5 real=0:00:09.0 mem=2068.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:15:14, real = 0:15:15, mem = 1919.3M, totSessionCpu=0:53:28 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:02, real=0:00:01, mem=1919.34M, totSessionCpu=0:53:30 .
**optDesign ... cpu = 0:15:16, real = 0:15:16, mem = 1919.3M, totSessionCpu=0:53:30 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:15:19, real = 0:15:19, mem = 1919.3M, totSessionCpu=0:53:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=1976.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1976.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1976.6M
** Profile ** Total reports :  cpu=0:00:03.6, mem=1921.3M
** Profile ** DRVs :  cpu=0:00:02.4, mem=1921.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.372  | -3.372  | -2.859  |
|           TNS (ns):| -2097.9 | -2052.7 |-218.009 |
|    Violating Paths:|  2922   |  2672   |   384   |
|          All Paths:|  8106   |  7444   |  4675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (122)      |   -0.017   |     1 (122)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     64 (64)      |    -430    |     64 (64)      |
+----------------+------------------+------------+------------------+

Density: 67.175%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1921.3M
**optDesign ... cpu = 0:15:25, real = 0:15:26, mem = 1919.3M, totSessionCpu=0:53:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 172 markers are saved ...
... 57 geometry drc markers are saved ...
... 7 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.9 real=0:00:04.0 mem=1919.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1867.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 55.00
Begin Summary ...
  Cells       : 0
  SameNet     : 8
  Wiring      : 11
  Antenna     : 0
  Short       : 146
  Overlap     : 0
End Summary

  Verification Complete : 165 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:55.3  MEM: 153.3M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 22 09:31:29 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1120.0000, 1120.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:31:29 **** Processed 5000 nets.
**** 09:31:30 **** Processed 10000 nets.
**** 09:31:30 **** Processed 15000 nets.
**** 09:31:30 **** Processed 20000 nets.
**** 09:31:30 **** Processed 25000 nets.
**** 09:31:30 **** Processed 30000 nets.
**** 09:31:30 **** Processed 35000 nets.
**** 09:31:31 **** Processed 40000 nets.
**** 09:31:31 **** Processed 45000 nets.
**** 09:31:31 **** Processed 50000 nets.
**** 09:31:31 **** Processed 55000 nets.
**** 09:31:31 **** Processed 60000 nets.
**** 09:31:32 **** Processed 65000 nets.
**** 09:31:32 **** Processed 70000 nets.
**** 09:31:32 **** Processed 75000 nets.
**** 09:31:32 **** Processed 80000 nets.
**** 09:31:32 **** Processed 85000 nets.
**** 09:31:32 **** Processed 90000 nets.
**** 09:31:33 **** Processed 95000 nets.
**** 09:31:33 **** Processed 100000 nets.
**** 09:31:33 **** Processed 105000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    210 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    790 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Sat Mar 22 09:31:35 2025
Time Elapsed: 0:00:06.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:05.5  MEM: -0.434M)

<CMD> report_timing -max_paths 100 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1959.59MB/1959.59MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1959.71MB/1959.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1959.74MB/1959.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 09:31:39 (2025-Mar-22 16:31:39 GMT)
2025-Mar-22 09:31:39 (2025-Mar-22 16:31:39 GMT): 10%
2025-Mar-22 09:31:39 (2025-Mar-22 16:31:39 GMT): 20%
2025-Mar-22 09:31:39 (2025-Mar-22 16:31:39 GMT): 30%
2025-Mar-22 09:31:39 (2025-Mar-22 16:31:39 GMT): 40%
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT): 50%
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT): 60%
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT): 70%
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT): 80%
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT): 90%

Finished Levelizing
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT)

Starting Activity Propagation
2025-Mar-22 09:31:40 (2025-Mar-22 16:31:40 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-22 09:31:41 (2025-Mar-22 16:31:41 GMT): 10%
2025-Mar-22 09:31:42 (2025-Mar-22 16:31:42 GMT): 20%
2025-Mar-22 09:31:42 (2025-Mar-22 16:31:42 GMT): 30%

Finished Activity Propagation
2025-Mar-22 09:31:43 (2025-Mar-22 16:31:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total)=1963.17MB/1963.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_160b                             internal power, leakge power, 
sram_w16_64b                              internal power, leakge power, 



Starting Calculating power
2025-Mar-22 09:31:43 (2025-Mar-22 16:31:43 GMT)
 ... Calculating switching power
2025-Mar-22 09:31:44 (2025-Mar-22 16:31:44 GMT): 10%
2025-Mar-22 09:31:44 (2025-Mar-22 16:31:44 GMT): 20%
2025-Mar-22 09:31:44 (2025-Mar-22 16:31:44 GMT): 30%
2025-Mar-22 09:31:44 (2025-Mar-22 16:31:44 GMT): 40%
2025-Mar-22 09:31:44 (2025-Mar-22 16:31:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 09:31:46 (2025-Mar-22 16:31:46 GMT): 60%
2025-Mar-22 09:31:47 (2025-Mar-22 16:31:47 GMT): 70%
2025-Mar-22 09:31:48 (2025-Mar-22 16:31:48 GMT): 80%
2025-Mar-22 09:31:49 (2025-Mar-22 16:31:49 GMT): 90%

Finished Calculating power
2025-Mar-22 09:31:51 (2025-Mar-22 16:31:51 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total)=1963.67MB/1963.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1963.67MB/1963.67MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1963.70MB/1963.70MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      295.06083503 	   51.9739%
Total Switching Power:     267.89079740 	   47.1880%
Total Leakage Power:         4.75760784 	    0.8380%
Total Power:               567.70924055
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=1963.90MB/1963.90MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
