Synthesis report
Thu May  9 12:23:22 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Additional Pragma Usages
  2. Synthesis Source Files Read
  3. Warnings for G3.v
  4. Warnings for qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv
  5. Warnings for ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv
  6. Warnings for ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv
  7. Warnings for qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ph45pay.sv
  8. Warnings for ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v
  9. Warnings for qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv
 10. Warnings for qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mo5nwri.sv
 11. Warnings for qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv
 12. Synthesis Messages



+------------------------------------------------------+
; Additional Pragma Usages                             ;
+--------+---------------+-----------------------------+
; Entity ; Name          ; Location                    ;
+--------+---------------+-----------------------------+
; --     ; translate_off ; prbs_pattern_generator.v:55 ;
; --     ; translate_on  ; prbs_pattern_generator.v:57 ;
; --     ; translate_off ; pattern_writer.v:33         ;
; --     ; translate_on  ; pattern_writer.v:35         ;
+--------+---------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                    ; File Type                                       ; File Name with Absolute Path                                                                                                                                                            ; Library                              ; MD5                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; G3.v                                                                                                                                                ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/G3.v                                                                                                                                                ;                                      ; 27e9a55bcf13d40d04085c8a75d3de50 ;
; custom_ip/debounce/debounce.v                                                                                                                       ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/custom_ip/debounce/debounce.v                                                                                                                       ;                                      ; 8442b6c188e9ab9eb004b5546a24bd39 ;
; ip/qsys_top/clk_100.ip                                                                                                                              ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/clk_100.ip                                                                                                                              ;                                      ; 4757053cf3800e1ee9f924d89d657aa0 ;
; ip/qsys_top/clk_100/synth/clk_100.v                                                                                                                 ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/clk_100/synth/clk_100.v                                                                                                                 ; clk_100                              ; 886b35be5e929f068b7f475bdfc7164f ;
; ip/qsys_top/rst_in.ip                                                                                                                               ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/rst_in.ip                                                                                                                               ;                                      ; 8d33d5599453195d0fe33a0a4367f63b ;
; ip/qsys_top/rst_in/synth/rst_in.v                                                                                                                   ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/rst_in/synth/rst_in.v                                                                                                                   ; rst_in                               ; f7e4298e3cc6f5360f6e323923b99361 ;
; ip/qsys_top/user_rst_clkgate_0.ip                                                                                                                   ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0.ip                                                                                                                   ;                                      ; 5fed7075de4b83195e27ba68a5979d48 ;
; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                ; altera_s10_user_rst_clkgate_1941     ; ca6e49fb160a2cb9b4c0f4cb2351bfbc ;
; ip/qsys_top/user_rst_clkgate_0/synth/user_rst_clkgate_0.v                                                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0/synth/user_rst_clkgate_0.v                                                                                           ; user_rst_clkgate_0                   ; da9b8816a69c9626a240565086a0a35f ;
; ip/qsys_top/agilex_hps.ip                                                                                                                           ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/agilex_hps.ip                                                                                                                           ;                                      ; 2f0cf1c6fd74145ec1746216830ea810 ;
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_wu6x2ny.sv                        ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_wu6x2ny.sv                        ; intel_agilex_interface_generator_191 ; 77dc105d89534b0d0c1b5099425eb301 ;
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/hps_agi_lib.v                                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/hps_agi_lib.v                                                                     ; intel_agilex_interface_generator_191 ; acaf066214503efbdb3480dc05e526ea ;
; ip/qsys_top/agilex_hps/intel_agilex_hps_2300/synth/agilex_hps_intel_agilex_hps_2300_rbhhspa.v                                                       ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/agilex_hps/intel_agilex_hps_2300/synth/agilex_hps_intel_agilex_hps_2300_rbhhspa.v                                                       ; intel_agilex_hps_2300                ; ab6bd2f8a266ccfd005a5826fbc57d78 ;
; ip/qsys_top/agilex_hps/synth/agilex_hps.v                                                                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/agilex_hps/synth/agilex_hps.v                                                                                                           ; agilex_hps                           ; 500f91dda085d6d05d35e01086656f11 ;
; ip/qsys_top/emif_hps.ip                                                                                                                             ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps.ip                                                                                                                             ;                                      ; 60d252f6e4786450e389f220c9d93deb ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_top.sv                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_top.sv                                                  ; altera_emif_arch_fm_191              ; ba8cd7f274b5f6110dafa9eaaed86e54 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sv                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sv                                                      ; altera_emif_arch_fm_191              ; a580c21170f2e3a101d86aff57ead00f ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                      ; altera_emif_arch_fm_191              ; cfbd7997450be18074f2fc76aa635581 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                      ; altera_emif_arch_fm_191              ; 0b2b1d163c4f08f2f531457f912c9060 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                               ; altera_emif_arch_fm_191              ; f8888ab8564981de3a9ab3359791f53d ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                             ; altera_emif_arch_fm_191              ; 3ea7fd9f7ecc6b06b8873dd0c240e6f0 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                             ; altera_emif_arch_fm_191              ; adfec5667e966b8f31098183f25670bd ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                             ; altera_emif_arch_fm_191              ; 80ff7059d06e5d617520e8bed7b5b9da ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                             ; altera_emif_arch_fm_191              ; c49c76784656158ed6da7efca2f23355 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                             ; altera_emif_arch_fm_191              ; 60a75a2e59389318f2c8235eeab05d50 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                               ; altera_emif_arch_fm_191              ; bf22119578c033cbf2331a21d3cf7466 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                               ; altera_emif_arch_fm_191              ; 63bb6291505a79af1c9f0c44c1082c4f ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                ; altera_emif_arch_fm_191              ; c88289b3f172b750fe2c0c8cdeded62d ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                               ; altera_emif_arch_fm_191              ; 6efd5a656b34ccd3e8088228da9d9ce6 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                       ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                       ; altera_emif_arch_fm_191              ; 35d436a0c9251b0130964c8186ee27fa ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                              ; altera_emif_arch_fm_191              ; b92e655672283646c3e06ca4e2259e4d ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                            ; altera_emif_arch_fm_191              ; 85f0e1bfb7786bea00a49a5c21bb814f ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                       ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                       ; altera_emif_arch_fm_191              ; b04bafb50337480dfd3e8b1884df747f ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                            ; altera_emif_arch_fm_191              ; 17acb1c3aa6468dea9da87a37bef4ef1 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                             ; altera_emif_arch_fm_191              ; 0e9361a6ac41e4c367d54b142d466db8 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                               ; altera_emif_arch_fm_191              ; abd4ff306fc2b1a37b4a069983307a3c ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                             ; altera_emif_arch_fm_191              ; 3a52156c345984e003a19e8a99f52350 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                  ; altera_emif_arch_fm_191              ; c397f9c5451392a9f8aacf8fc7a00ae8 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                             ; altera_emif_arch_fm_191              ; c84c421df20d7db06b1b4b80eadfa701 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                ; altera_emif_arch_fm_191              ; a375ae014fad2a7cfa1059d1354d7b1a ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                           ; altera_emif_arch_fm_191              ; fcc196247ed7a930637cf186217adc84 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                ; altera_emif_arch_fm_191              ; 31e61e97a565877d50119455d7e85fe6 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                           ; altera_emif_arch_fm_191              ; 802956fd5d5b3ce230ed683b21ad4fc0 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                ; altera_emif_arch_fm_191              ; d8404659d6a661fe4c26f47032ba1735 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                           ; altera_emif_arch_fm_191              ; 059ae16dc41fe4304e410cd81a05d592 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                    ; altera_emif_arch_fm_191              ; 6247c18ca394c6013aff78c247681ff6 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                    ; altera_emif_arch_fm_191              ; fac076358cc6aa05a06e5b0c72732580 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                      ; altera_emif_arch_fm_191              ; f868cbb8e3e9497e2745db9a39f765b1 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                  ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                  ; altera_emif_arch_fm_191              ; 5b4687792529b5affe600347320dd392 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_ip_parameters.dat                                       ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_ip_parameters.dat                                       ; altera_emif_arch_fm_191              ; 98c51b9716ae433d50bbfcbbbea0d046 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_spice_files.zip                                         ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_spice_files.zip                                         ; altera_emif_arch_fm_191              ; ba36f54f4e7d606c412901f3a04d9295 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_synth.hex                                    ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_synth.hex                                    ; altera_emif_arch_fm_191              ; 672c9bdae1a5e5b4dfd66e193016c958 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_synth.txt                                    ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_synth.txt                                    ; altera_emif_arch_fm_191              ; f66d00cee2d3b46c6a7c9b063353452b ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_sim.txt                                      ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_seq_params_sim.txt                                      ; altera_emif_arch_fm_191              ; 21653e6b29f28baf3bade87ab07b5315 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_readme.txt                                              ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi_readme.txt                                              ; altera_emif_arch_fm_191              ; 44e1ccd495eb7313dabcfb1c82ea8bfe ;
; ip/qsys_top/emif_hps/altera_emif_fm_hps_262/synth/emif_hps_altera_emif_fm_hps_262_ijg2uvy.v                                                         ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/altera_emif_fm_hps_262/synth/emif_hps_altera_emif_fm_hps_262_ijg2uvy.v                                                         ; altera_emif_fm_hps_262               ; a34db36807d9144688890fca7c3571ec ;
; ip/qsys_top/emif_hps/synth/emif_hps.v                                                                                                               ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_hps/synth/emif_hps.v                                                                                                               ; emif_hps                             ; ba7b63d73d73809cbf55c75baca3e715 ;
; ip/qsys_top/emif_calbus_0.ip                                                                                                                        ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0.ip                                                                                                                        ;                                      ; 880268d4b469938067a43b4ea5f52ac6 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                  ; altera_emif_cal_iossm_262            ; 1dedabe84604768d8bb071483824f876 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                ; altera_emif_cal_iossm_262            ; 6966254179a06df2b4036f431272a400 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_code.hex                                  ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_code.hex                                  ; altera_emif_cal_iossm_262            ; 202378942429237a7667b3c7627497bc ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex                  ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex                  ; altera_emif_cal_iossm_262            ; 38b5de2ee95980f2f45eaf89ab45c840 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt                  ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt                  ; altera_emif_cal_iossm_262            ; 1f89c8a358b571e013c69e02c8b73c9f ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex                ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex                ; altera_emif_cal_iossm_262            ; 84977cc44cfe1f4474b10d7d596116e2 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt                ; User-Specified File                             ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt                ; altera_emif_cal_iossm_262            ; 0778d84ea001b0e2fdd63e856672c04e ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_arch.sv                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_arch.sv                                   ; altera_emif_cal_iossm_262            ; efa7b237bf299c1f1bfd2384ea66ff38 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da.sv                                        ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da.sv                                        ; altera_emif_cal_iossm_262            ; bc8d8883a1d2ce8c8635225979762086 ;
; ip/qsys_top/emif_calbus_0/altera_emif_cal_262/synth/emif_calbus_0_altera_emif_cal_262_nkkelhq.v                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/altera_emif_cal_262/synth/emif_calbus_0_altera_emif_cal_262_nkkelhq.v                                                     ; altera_emif_cal_262                  ; 7eb17f9e85fe42fa17be9d167bea6a5b ;
; ip/qsys_top/emif_calbus_0/synth/emif_calbus_0.v                                                                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/emif_calbus_0/synth/emif_calbus_0.v                                                                                                     ; emif_calbus_0                        ; 3379aa2e21b0ea011e93cebc919d70a7 ;
; qsys_top.qsys                                                                                                                                       ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/qsys_top.qsys                                                                                                                                       ;                                      ; 2fa141e7eef991b93a931e02b1cb2eda ;
; qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_axi_translator_1921/synth/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv                                              ; altera_merlin_axi_translator_1921    ; feab16bce201d4ccee45296ef816cc42 ;
; qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv                                            ; altera_merlin_slave_translator_191   ; a23fb0e0c82ddf5f9b1ae070556fe2ee ;
; qsys_top/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_axi_master_ni_1941     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top/altera_merlin_axi_master_ni_1941/synth/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_axi_master_ni_1941/synth/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv                                                ; altera_merlin_axi_master_ni_1941     ; 22ce90f68d321ef2785dcc12f4c5f76a ;
; qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv                                                      ; altera_merlin_slave_agent_191        ; 49b96fdefe19818d3d65366617904e1c ;
; qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                    ; altera_merlin_slave_agent_191        ; b0dc35cd34e488d94a6bc55428875082 ;
; qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                             ; altera_avalon_sc_fifo_1931           ; 36ec2b5ae3901ec90e474a3cad62f2f2 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pbr2qdq.sv                                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pbr2qdq.sv                                                              ; altera_merlin_router_1921            ; 1da3dbbd3133ea21f108829844acab59 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pov5cdi.sv                                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pov5cdi.sv                                                              ; altera_merlin_router_1921            ; 50fcbbac410e1e824e8fb3f60421329e ;
; qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v                         ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v                         ; altera_merlin_traffic_limiter_191    ; 6e87ca63c43edded9fa20489505bcfa9 ;
; qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                    ; altera_merlin_traffic_limiter_191    ; f8d4541c60e8950e5af5c2df02268bd8 ;
; qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                   ; altera_merlin_traffic_limiter_191    ; b41d80715ae8e5e9d074814bb422ed8d ;
; qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv                                              ; altera_merlin_traffic_limiter_191    ; a8c807e6aba569446b49c1df658783bf ;
; qsys_top/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                        ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                        ; altera_avalon_st_pipeline_stage_1920 ; 7b3fbb3b31f03c9fb851c41485d4447f ;
; qsys_top/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                ; altera_avalon_st_pipeline_stage_1920 ; b41d80715ae8e5e9d074814bb422ed8d ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_rks27gy.v                 ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_rks27gy.v                 ; altera_merlin_burst_adapter_1923     ; d81fc707b61a8d99c0678a6e760e2401 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_dxqle7a.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/qsys_top_altera_merlin_burst_adapter_1923_dxqle7a.sv                                                ; altera_merlin_burst_adapter_1923     ; 863486a21510d086f194aa27446b3b82 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                               ; altera_merlin_burst_adapter_1923     ; de5177220dd02385254ce9e2dc4ff5f8 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                 ; altera_merlin_burst_adapter_1923     ; dbc062fc7820666e7670d13aaa4c1ddf ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                  ; altera_merlin_burst_adapter_1923     ; 700df9a03d8c035b9d776d5c1c866ad2 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                      ; altera_merlin_burst_adapter_1923     ; 701fa91c204868fe53261b552b6b87cc ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                      ; altera_merlin_burst_adapter_1923     ; d2994b290464fd0733ab3e6628600d56 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                   ; altera_merlin_burst_adapter_1923     ; ce2aeccc5530824cdfdde4bf50ea9134 ;
; qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_burst_adapter_1923     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv                                                ; altera_merlin_demultiplexer_1921     ; 50c440b7ca7e20edddd51fcc990607e6 ;
; qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mo5nwri.sv                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mo5nwri.sv                                                    ; altera_merlin_multiplexer_1921       ; 41ae0c4a263a58a8fcd0d5175beab340 ;
; qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                           ; altera_merlin_multiplexer_1921       ; 011e4f887cae01deda8b8ba7acd23d61 ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv                                                ; altera_merlin_demultiplexer_1921     ; 256162cbaef2282473c2e8eb7f78609c ;
; qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ph45pay.sv                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ph45pay.sv                                                    ; altera_merlin_multiplexer_1921       ; 3ab4f41a3316cb055e2af9efc91fc49b ;
; qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv                                                ; altera_merlin_width_adapter_1920     ; 217dc9db82be844321773a4d38246993 ;
; qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_width_adapter_1920     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                 ; altera_merlin_width_adapter_1920     ; b0dc35cd34e488d94a6bc55428875082 ;
; qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_b5xd2ga.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_b5xd2ga.sv                                                ; altera_merlin_width_adapter_1920     ; 9cee37883545df6e177f9a31b7b7e42d ;
; qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_4sn7oti.v                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_4sn7oti.v                                                           ; altera_mm_interconnect_1920          ; 03343a74bd197dc03f67ba702d924ea0 ;
; qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v                                                                               ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v                                                                               ; altera_reset_controller_1921         ; e15e1b048ff2847e1d238bbe23cae5f0 ;
; qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v                                                                             ; altera_reset_controller_1921         ; 1862fdac716b5bc3da320b1fe811043b ;
; qsys_top/synth/qsys_top.v                                                                                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/qsys_top/synth/qsys_top.v                                                                                                                           ; qsys_top                             ; b81fa6772a6b7ea8efa41fa65641e2f2 ;
; ip/qsys_top/qsys_top_pio_0.ip                                                                                                                       ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip                                                                                                                       ;                                      ; d5ad4e8e3555967e78e078706994a106 ;
; ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1920/synth/qsys_top_pio_0_altera_avalon_pio_1920_2f6raky.v                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1920/synth/qsys_top_pio_0_altera_avalon_pio_1920_2f6raky.v                                             ; altera_avalon_pio_1920               ; ceb28286fc0b8ed1bb0213cbc97749dd ;
; ip/qsys_top/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                   ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                   ; qsys_top_pio_0                       ; 5ecdaa880797c40208229e1b83cb0efe ;
; ip/qsys_top/qsys_top_prbs_generator_0.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_0.ip                                                                                                            ;                                      ; cea9d6bf797eda765eb31bb4883dfe6a ;
; ip/qsys_top/qsys_top_prbs_generator_0/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_0/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; prbs_generator_10                    ; 6750841209ec6b82662b3f446f0145bd ;
; ip/qsys_top/qsys_top_prbs_generator_0/synth/qsys_top_prbs_generator_0.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_0/synth/qsys_top_prbs_generator_0.v                                                                             ; qsys_top_prbs_generator_0            ; ec1c9f57e716cc2baaf225fa46975ee9 ;
; ip/qsys_top/qsys_top_ram_controller_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_ram_controller_1.ip                                                                                                            ;                                      ; 77050a712a36edac3d70489628337140 ;
; ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                                 ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                                 ; ram_controller_10                    ; 345dee257030dd96f2ca8efdef4d5a0a ;
; ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/chopper_fsm.v                                                                         ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/chopper_fsm.v                                                                         ; ram_controller_10                    ; 3661e2e06a405338fb05e00fc412cf4a ;
; ip/qsys_top/qsys_top_ram_controller_1/synth/qsys_top_ram_controller_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_ram_controller_1/synth/qsys_top_ram_controller_1.v                                                                             ; qsys_top_ram_controller_1            ; aa5577c2f8337ec4338555b8c61b49b9 ;
; ip/qsys_top/qsys_top_prbs_generator_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_1.ip                                                                                                            ;                                      ; 5be2c2ddf517c99c98e42c5aafa9a87d ;
; ip/qsys_top/qsys_top_prbs_generator_1/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_1/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; prbs_generator_10                    ; 6750841209ec6b82662b3f446f0145bd ;
; ip/qsys_top/qsys_top_prbs_generator_1/synth/qsys_top_prbs_generator_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_1/synth/qsys_top_prbs_generator_1.v                                                                             ; qsys_top_prbs_generator_1            ; 9d2e9b8382e5ce72d92be6e13f5f56cd ;
; ip/qsys_top/qsys_top_pattern_writer_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pattern_writer_1.ip                                                                                                            ;                                      ; 67c91bdc76cdd030bb419c68f537c25e ;
; ip/qsys_top/qsys_top_pattern_writer_1/pattern_writer_10/synth/pattern_writer.v                                                                      ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pattern_writer_1/pattern_writer_10/synth/pattern_writer.v                                                                      ; pattern_writer_10                    ; 4ca71e6976f698290ac8cc9ee03550c1 ;
; ip/qsys_top/qsys_top_pattern_writer_1/synth/qsys_top_pattern_writer_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_pattern_writer_1/synth/qsys_top_pattern_writer_1.v                                                                             ; qsys_top_pattern_writer_1            ; 0a9bbc25e2caf9805df7f043fba3236a ;
; ip/qsys_top/qsys_top_onchip_memory2_0.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_onchip_memory2_0.ip                                                                                                            ;                                      ; f9536e49502d37bfd500e93236e70fcc ;
; ip/qsys_top/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_altera_avalon_onchip_memory2_1936_of2tqhq.v ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_altera_avalon_onchip_memory2_1936_of2tqhq.v ; altera_avalon_onchip_memory2_1936    ; 9c0aed14561c323e17d447eab298a1f9 ;
; ip/qsys_top/qsys_top_onchip_memory2_0/synth/qsys_top_onchip_memory2_0.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_onchip_memory2_0/synth/qsys_top_onchip_memory2_0.v                                                                             ; qsys_top_onchip_memory2_0            ; fc6b6de623d4cf466d56d49a822a5a2d ;
; ip/qsys_top/qsys_top_axil_interconnect_0.ip                                                                                                         ; User-Specified IP File                          ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0.ip                                                                                                         ;                                      ; 88dce3adf6895b4cf84fec9a7d2a0982 ;
; ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/arbiter.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/arbiter.sv                                                                      ; axil_interconnect_10                 ; 78f0a58485d5e90977dd74d07c16ab2e ;
; ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv                                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv                                                            ; axil_interconnect_10                 ; e9318be77827ecd9b5df400903da26c1 ;
; ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv                                                             ; axil_interconnect_10                 ; 72656bfce80f6b4788f179f9f2f90636 ;
; ip/qsys_top/qsys_top_axil_interconnect_0/synth/qsys_top_axil_interconnect_0.v                                                                       ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/synth/qsys_top_axil_interconnect_0.v                                                                       ; qsys_top_axil_interconnect_0         ; 68e4b73271ba5178ef4b88767eff0b40 ;
; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                       ; Megafunction                                    ; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                           ; altera_work                          ;                                  ;
; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                            ; Encrypted Megafunction                          ; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                ; altera_work                          ;                                  ;
; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                            ; User-Specified Synopsys Design Constraints File ; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                ;                                      ; d85a70f08ed805db00b529bdd365af2e ;
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_wu6x2ny.sdc                       ; User-Specified Synopsys Design Constraints File ; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_wu6x2ny.sdc                                                           ;                                      ; e2b8f272a54ad247408e75cef87ffe49 ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc                                                     ; User-Specified Synopsys Design Constraints File ; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc                                                                                         ;                                      ; 8a30d9e69bd33e42b76ef42f8fc37d62 ;
; qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                             ; User-Specified Synopsys Design Constraints File ; qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                                                                 ;                                      ; eeb3d2e7716de422d2fd65464df5b37d ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------+
; Warnings for G3.v                                                                            ;
+------------+----------+-------+--------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                               ;
+------------+----------+-------+--------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "src_write_cmd_ready" does not have a driver at G3.v(90) ;
+------------+----------+-------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 2     ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_or3nb5y.sv(100): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 2     ; Verilog HDL Parameter Declaration warning at priority_encoder.sv(42): Parameter Declaration 'LEVELS' in module 'priority_encoder' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at priority_encoder.sv(42): Parameter Declaration 'LEVELS' in module 'priority_encoder' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at priority_encoder.sv(43): Parameter Declaration 'W' in module 'priority_encoder' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv                                                                                                                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 3     ; Verilog HDL Parameter Declaration warning at axil_interconnect.sv(116): Parameter Declaration 'CL_S_COUNT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at axil_interconnect.sv(116): Parameter Declaration 'CL_S_COUNT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at axil_interconnect.sv(117): Parameter Declaration 'CL_M_COUNT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List      ;
;     13461  ;          ;       ; Verilog HDL Parameter Declaration warning at axil_interconnect.sv(144): Parameter Declaration 'M_BASE_ADDR_INT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 2     ; Verilog HDL warning at axil_interconnect.sv(345): block identifier is required on this block                                                                                                                                               ;
;     16818  ;          ;       ; Verilog HDL warning at axil_interconnect.sv(345): block identifier is required on this block                                                                                                                                               ;
;     16818  ;          ;       ; Verilog HDL warning at axil_interconnect.sv(353): block identifier is required on this block                                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_ph45pay.sv                                                                                                                            ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                           ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1921_ph45pay.sv(331): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ram_test_controller.v(398): truncated value with size 17 to match size of target (16) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(938): truncated value with size 13 to match size of target (9) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_mo5nwri.sv                                                                                                                            ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                           ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at qsys_top_altera_merlin_multiplexer_1921_mo5nwri.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 2     ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_altera_merlin_demultiplexer_1921_lu7o6ua.sv(100): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Thu May  9 12:23:00 2024
    Info: System process ID: 27469
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off G3 -c G3_rev1 --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "G3"
Info: Revision = "G3_rev1"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info (18237): File "/home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_1/prbs_generator_10/synth/prbs_pattern_generator.v" is a duplicate of already analyzed file "/home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_prbs_generator_0/prbs_generator_10/synth/prbs_pattern_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (16818): Verilog HDL warning at axil_interconnect.sv(345): block identifier is required on this block File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv Line: 345
Warning (16818): Verilog HDL warning at axil_interconnect.sv(353): block identifier is required on this block File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv Line: 353
Warning (13461): Verilog HDL Parameter Declaration warning at axil_interconnect.sv(116): Parameter Declaration 'CL_S_COUNT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv Line: 116
Warning (13461): Verilog HDL Parameter Declaration warning at axil_interconnect.sv(117): Parameter Declaration 'CL_M_COUNT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv Line: 117
Warning (13461): Verilog HDL Parameter Declaration warning at axil_interconnect.sv(144): Parameter Declaration 'M_BASE_ADDR_INT' in module 'axil_interconnect' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv Line: 144
Warning (13461): Verilog HDL Parameter Declaration warning at priority_encoder.sv(42): Parameter Declaration 'LEVELS' in module 'priority_encoder' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv Line: 42
Warning (13461): Verilog HDL Parameter Declaration warning at priority_encoder.sv(43): Parameter Declaration 'W' in module 'priority_encoder' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv Line: 43
Info: Elaborating for Design Analysis mode for tile IP from top-level entity "G3"
Info (18235): Library search order is as follows: "clk_100; rst_in; altera_s10_user_rst_clkgate_1941; user_rst_clkgate_0; intel_agilex_interface_generator_191; intel_agilex_hps_2300; agilex_hps; altera_emif_arch_fm_191; altera_emif_fm_hps_262; emif_hps; altera_emif_cal_iossm_262; altera_emif_cal_262; emif_calbus_0; altera_merlin_axi_translator_1921; altera_merlin_slave_translator_191; altera_merlin_axi_master_ni_1941; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1923; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; altera_reset_controller_1921; qsys_top; altera_avalon_pio_1920; qsys_top_pio_0; prbs_generator_10; qsys_top_prbs_generator_0; ram_controller_10; qsys_top_ram_controller_1; qsys_top_prbs_generator_1; pattern_writer_10; qsys_top_pattern_writer_1; altera_avalon_onchip_memory2_1936; qsys_top_onchip_memory2_0; axil_interconnect_10; qsys_top_axil_interconnect_0". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at ram_test_controller.v(398): truncated value with size 17 to match size of target (16) File: /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v Line: 398
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Warning (13469): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(938): truncated value with size 13 to match size of target (9) File: /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv Line: 938
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv(317): extracting RAM for identifier 'data_array' File: /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv Line: 317
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv(318): extracting RAM for identifier 'byteen_array' File: /home/wisig/Videos/gokul/quartus/G3/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_o6ymenq.sv Line: 318
Warning (16788): Net "src_write_cmd_ready" does not have a driver at G3.v(90) File: /home/wisig/Videos/gokul/quartus/G3/G3.v Line: 90
Info: Quartus Prime Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1504 megabytes
    Info: Processing ended: Thu May  9 12:23:22 2024
    Info: Elapsed time: 00:00:22
    Info: System process ID: 27469


