

================================================================
== Vitis HLS Report for 'compute_near'
================================================================
* Date:           Thu May 15 15:48:54 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_near
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4194360|  4194360|  20.972 ms|  20.972 ms|  4194361|  4194361|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134                  |compute_near_Pipeline_VITIS_LOOP_34_1                  |        5|        5|  25.000 ns|  25.000 ns|        5|        5|       no|
        |grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142                  |compute_near_Pipeline_VITIS_LOOP_39_2                  |  2097155|  2097155|  10.486 ms|  10.486 ms|  2097155|  2097155|       no|
        |grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150  |compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4  |  2097174|  2097174|  10.486 ms|  10.486 ms|  2097174|  2097174|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        2|     -|      190|      156|    -|
|Instance             |        0|     7|     2093|     2621|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      353|    -|
|Register             |        -|     -|      216|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     7|     2499|     3130|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134                  |compute_near_Pipeline_VITIS_LOOP_34_1                  |        0|   0|   40|    77|    0|
    |grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142                  |compute_near_Pipeline_VITIS_LOOP_39_2                  |        0|   0|   60|   105|    0|
    |grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150  |compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4  |        0|   7|  983|   897|    0|
    |control_s_axi_U                                                   |control_s_axi                                          |        0|   0|  246|   424|    0|
    |gmem_m_axi_U                                                      |gmem_m_axi                                             |        0|   0|  764|  1118|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                             |                                                       |        0|   7| 2093|  2621|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |queryStream_fifo_U   |        1|  95|   0|    -|   512|   32|    16384|
    |searchStream_fifo_U  |        1|  95|   0|    -|   512|   32|    16384|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |        2| 190|   0|    0|  1024|   64|    32768|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  139|         28|    1|         28|
    |gmem_ARADDR         |   26|          5|   64|        320|
    |gmem_ARLEN          |   26|          5|   32|        160|
    |gmem_ARVALID        |   20|          4|    1|          4|
    |gmem_AWADDR         |   14|          3|   64|        192|
    |gmem_AWLEN          |   14|          3|   32|         96|
    |gmem_AWVALID        |   14|          3|    1|          3|
    |gmem_BREADY         |   14|          3|    1|          3|
    |gmem_RREADY         |   14|          3|    1|          3|
    |gmem_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AR       |    9|          2|    1|          2|
    |gmem_blk_n_AW       |    9|          2|    1|          2|
    |gmem_blk_n_B        |    9|          2|    1|          2|
    |queryStream_read    |    9|          2|    1|          2|
    |queryStream_write   |    9|          2|    1|          2|
    |searchStream_read   |    9|          2|    1|          2|
    |searchStream_write  |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  353|         73|  205|        825|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  27|   0|   27|          0|
    |grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134_ap_start_reg                  |   1|   0|    1|          0|
    |grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142_ap_start_reg                  |   1|   0|    1|          0|
    |grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_237                                                              |  62|   0|   62|          0|
    |trunc_ln2_reg_243                                                              |  62|   0|   62|          0|
    |trunc_ln_reg_231                                                               |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 216|   0|  216|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_near|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  compute_near|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  compute_near|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

