<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1018" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1018{left:729px;bottom:68px;letter-spacing:0.12px;}
#t2_1018{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1018{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1018{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1018{left:69px;bottom:1083px;letter-spacing:0.18px;}
#t6_1018{left:359px;bottom:442px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1018{left:69px;bottom:305px;letter-spacing:0.13px;}
#t8_1018{left:69px;bottom:280px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_1018{left:69px;bottom:264px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_1018{left:69px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tb_1018{left:69px;bottom:230px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tc_1018{left:69px;bottom:213px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#td_1018{left:69px;bottom:196px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1018{left:69px;bottom:172px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1018{left:69px;bottom:155px;letter-spacing:-0.17px;word-spacing:-1.24px;}
#tg_1018{left:69px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1018{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#ti_1018{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tj_1018{left:346px;bottom:1065px;letter-spacing:-0.09px;}
#tk_1018{left:346px;bottom:1050px;letter-spacing:-0.18px;}
#tl_1018{left:391px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tm_1018{left:391px;bottom:1050px;letter-spacing:-0.14px;}
#tn_1018{left:391px;bottom:1034px;letter-spacing:-0.14px;}
#to_1018{left:464px;bottom:1065px;letter-spacing:-0.12px;}
#tp_1018{left:464px;bottom:1050px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tq_1018{left:553px;bottom:1065px;letter-spacing:-0.13px;}
#tr_1018{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_1018{left:154px;bottom:1018px;}
#tt_1018{left:74px;bottom:990px;letter-spacing:-0.12px;}
#tu_1018{left:70px;bottom:576px;letter-spacing:-0.14px;}
#tv_1018{left:69px;bottom:557px;letter-spacing:-0.1px;word-spacing:-0.34px;}
#tw_1018{left:645px;bottom:564px;}
#tx_1018{left:659px;bottom:557px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#ty_1018{left:84px;bottom:540px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_1018{left:84px;bottom:523px;letter-spacing:-0.11px;}
#t10_1018{left:212px;bottom:530px;}
#t11_1018{left:226px;bottom:523px;letter-spacing:-0.12px;}
#t12_1018{left:346px;bottom:1011px;}
#t13_1018{left:390px;bottom:1011px;letter-spacing:-0.15px;}
#t14_1018{left:464px;bottom:1011px;letter-spacing:-0.15px;}
#t15_1018{left:553px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t16_1018{left:553px;bottom:995px;letter-spacing:-0.11px;}
#t17_1018{left:553px;bottom:978px;letter-spacing:-0.11px;}
#t18_1018{left:74px;bottom:955px;letter-spacing:-0.11px;}
#t19_1018{left:74px;bottom:933px;letter-spacing:-0.13px;}
#t1a_1018{left:346px;bottom:955px;}
#t1b_1018{left:390px;bottom:955px;letter-spacing:-0.16px;}
#t1c_1018{left:464px;bottom:955px;letter-spacing:-0.14px;}
#t1d_1018{left:553px;bottom:955px;letter-spacing:-0.12px;}
#t1e_1018{left:553px;bottom:938px;letter-spacing:-0.11px;}
#t1f_1018{left:553px;bottom:921px;letter-spacing:-0.11px;}
#t1g_1018{left:74px;bottom:898px;letter-spacing:-0.11px;}
#t1h_1018{left:74px;bottom:881px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_1018{left:346px;bottom:898px;}
#t1j_1018{left:391px;bottom:898px;letter-spacing:-0.16px;}
#t1k_1018{left:464px;bottom:898px;letter-spacing:-0.15px;}
#t1l_1018{left:553px;bottom:898px;letter-spacing:-0.12px;}
#t1m_1018{left:553px;bottom:881px;letter-spacing:-0.11px;}
#t1n_1018{left:553px;bottom:865px;letter-spacing:-0.11px;}
#t1o_1018{left:74px;bottom:842px;letter-spacing:-0.12px;}
#t1p_1018{left:74px;bottom:825px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_1018{left:346px;bottom:842px;}
#t1r_1018{left:390px;bottom:842px;}
#t1s_1018{left:399px;bottom:848px;}
#t1t_1018{left:406px;bottom:842px;letter-spacing:-0.14px;}
#t1u_1018{left:69px;bottom:503px;letter-spacing:-0.12px;}
#t1v_1018{left:464px;bottom:842px;letter-spacing:-0.17px;}
#t1w_1018{left:553px;bottom:842px;letter-spacing:-0.12px;}
#t1x_1018{left:553px;bottom:825px;letter-spacing:-0.11px;}
#t1y_1018{left:553px;bottom:808px;letter-spacing:-0.11px;}
#t1z_1018{left:553px;bottom:791px;letter-spacing:-0.11px;}
#t20_1018{left:74px;bottom:768px;letter-spacing:-0.12px;}
#t21_1018{left:74px;bottom:752px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_1018{left:346px;bottom:768px;}
#t23_1018{left:391px;bottom:768px;letter-spacing:-0.17px;}
#t24_1018{left:464px;bottom:768px;letter-spacing:-0.17px;}
#t25_1018{left:553px;bottom:768px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_1018{left:553px;bottom:752px;letter-spacing:-0.11px;}
#t27_1018{left:553px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t28_1018{left:74px;bottom:712px;letter-spacing:-0.12px;}
#t29_1018{left:74px;bottom:695px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_1018{left:346px;bottom:712px;}
#t2b_1018{left:390px;bottom:712px;letter-spacing:-0.16px;}
#t2c_1018{left:464px;bottom:712px;letter-spacing:-0.17px;}
#t2d_1018{left:553px;bottom:712px;letter-spacing:-0.12px;}
#t2e_1018{left:553px;bottom:695px;letter-spacing:-0.11px;}
#t2f_1018{left:553px;bottom:678px;letter-spacing:-0.11px;}
#t2g_1018{left:553px;bottom:661px;letter-spacing:-0.11px;}
#t2h_1018{left:74px;bottom:639px;letter-spacing:-0.12px;}
#t2i_1018{left:74px;bottom:622px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_1018{left:346px;bottom:639px;}
#t2k_1018{left:391px;bottom:639px;letter-spacing:-0.17px;}
#t2l_1018{left:464px;bottom:639px;letter-spacing:-0.17px;}
#t2m_1018{left:553px;bottom:639px;letter-spacing:-0.12px;}
#t2n_1018{left:553px;bottom:622px;letter-spacing:-0.11px;}
#t2o_1018{left:553px;bottom:605px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t2p_1018{left:83px;bottom:421px;letter-spacing:-0.15px;}
#t2q_1018{left:151px;bottom:421px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2r_1018{left:280px;bottom:421px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2s_1018{left:433px;bottom:421px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2t_1018{left:585px;bottom:421px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2u_1018{left:739px;bottom:421px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2v_1018{left:97px;bottom:397px;}
#t2w_1018{left:174px;bottom:397px;letter-spacing:-0.17px;}
#t2x_1018{left:269px;bottom:397px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2y_1018{left:424px;bottom:397px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2z_1018{left:601px;bottom:397px;letter-spacing:-0.18px;}
#t30_1018{left:760px;bottom:397px;letter-spacing:-0.17px;}
#t31_1018{left:97px;bottom:372px;}
#t32_1018{left:174px;bottom:372px;letter-spacing:-0.17px;}
#t33_1018{left:269px;bottom:372px;letter-spacing:-0.13px;}
#t34_1018{left:424px;bottom:372px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t35_1018{left:601px;bottom:372px;letter-spacing:-0.18px;}
#t36_1018{left:760px;bottom:372px;letter-spacing:-0.17px;}
#t37_1018{left:98px;bottom:348px;}
#t38_1018{left:146px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t39_1018{left:269px;bottom:348px;letter-spacing:-0.13px;}
#t3a_1018{left:424px;bottom:348px;letter-spacing:-0.12px;}
#t3b_1018{left:601px;bottom:348px;letter-spacing:-0.18px;}
#t3c_1018{left:760px;bottom:348px;letter-spacing:-0.15px;}

.s1_1018{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1018{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1018{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1018{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1018{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1018{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1018{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1018{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1018{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1018{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1018" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1018Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1018" style="-webkit-user-select: none;"><object width="935" height="1210" data="1018/1018.svg" type="image/svg+xml" id="pdf1018" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1018" class="t s1_1018">PEXTRW—Extract Word </span>
<span id="t2_1018" class="t s2_1018">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1018" class="t s1_1018">4-284 </span><span id="t4_1018" class="t s1_1018">Vol. 2B </span>
<span id="t5_1018" class="t s3_1018">PEXTRW—Extract Word </span>
<span id="t6_1018" class="t s4_1018">Instruction Operand Encoding </span>
<span id="t7_1018" class="t s4_1018">Description </span>
<span id="t8_1018" class="t s5_1018">Copies the word in the source operand (second operand) specified by the count operand (third operand) to the </span>
<span id="t9_1018" class="t s5_1018">destination operand (first operand). The source operand can be an MMX technology register or an XMM register. </span>
<span id="ta_1018" class="t s5_1018">The destination operand can be the low word of a general-purpose register or a 16-bit memory address. The count </span>
<span id="tb_1018" class="t s5_1018">operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-signifi- </span>
<span id="tc_1018" class="t s5_1018">cant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the loca- </span>
<span id="td_1018" class="t s5_1018">tion. The content of the destination register above bit 16 is cleared (set to all 0s). </span>
<span id="te_1018" class="t s5_1018">In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers </span>
<span id="tf_1018" class="t s5_1018">(XMM8-XMM15, R8-15). If the destination operand is a general-purpose register, the default operand size is 64-bits </span>
<span id="tg_1018" class="t s5_1018">in 64-bit mode. </span>
<span id="th_1018" class="t s6_1018">Opcode/ </span>
<span id="ti_1018" class="t s6_1018">Instruction </span>
<span id="tj_1018" class="t s6_1018">Op/ </span>
<span id="tk_1018" class="t s6_1018">En </span>
<span id="tl_1018" class="t s6_1018">64/32 bit </span>
<span id="tm_1018" class="t s6_1018">Mode </span>
<span id="tn_1018" class="t s6_1018">Support </span>
<span id="to_1018" class="t s6_1018">CPUID </span>
<span id="tp_1018" class="t s6_1018">Feature Flag </span>
<span id="tq_1018" class="t s6_1018">Description </span>
<span id="tr_1018" class="t s7_1018">NP 0F C5 /r ib </span>
<span id="ts_1018" class="t s8_1018">1 </span>
<span id="tt_1018" class="t s7_1018">PEXTRW reg, mm, imm8 </span>
<span id="tu_1018" class="t s9_1018">NOTES: </span>
<span id="tv_1018" class="t s7_1018">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tw_1018" class="t sa_1018">® </span>
<span id="tx_1018" class="t s7_1018">64 and IA-32 Architectures Soft- </span>
<span id="ty_1018" class="t s7_1018">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="tz_1018" class="t s7_1018">Registers,” in the Intel </span>
<span id="t10_1018" class="t sa_1018">® </span>
<span id="t11_1018" class="t s7_1018">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t12_1018" class="t s7_1018">A </span><span id="t13_1018" class="t s7_1018">V/V </span><span id="t14_1018" class="t s7_1018">SSE </span><span id="t15_1018" class="t s7_1018">Extract the word specified by imm8 from mm and </span>
<span id="t16_1018" class="t s7_1018">move it to reg, bits 15-0. The upper bits of r32 or </span>
<span id="t17_1018" class="t s7_1018">r64 is zeroed. </span>
<span id="t18_1018" class="t s7_1018">66 0F C5 /r ib </span>
<span id="t19_1018" class="t s7_1018">PEXTRW reg, xmm, imm8 </span>
<span id="t1a_1018" class="t s7_1018">A </span><span id="t1b_1018" class="t s7_1018">V/V </span><span id="t1c_1018" class="t s7_1018">SSE2 </span><span id="t1d_1018" class="t s7_1018">Extract the word specified by imm8 from xmm </span>
<span id="t1e_1018" class="t s7_1018">and move it to reg, bits 15-0. The upper bits of </span>
<span id="t1f_1018" class="t s7_1018">r32 or r64 is zeroed. </span>
<span id="t1g_1018" class="t s7_1018">66 0F 3A 15 /r ib </span>
<span id="t1h_1018" class="t s7_1018">PEXTRW reg/m16, xmm, imm8 </span>
<span id="t1i_1018" class="t s7_1018">B </span><span id="t1j_1018" class="t s7_1018">V/V </span><span id="t1k_1018" class="t s7_1018">SSE4_1 </span><span id="t1l_1018" class="t s7_1018">Extract the word specified by imm8 from xmm </span>
<span id="t1m_1018" class="t s7_1018">and copy it to lowest 16 bits of reg or m16. Zero- </span>
<span id="t1n_1018" class="t s7_1018">extend the result in the destination, r32 or r64. </span>
<span id="t1o_1018" class="t s7_1018">VEX.128.66.0F.W0 C5 /r ib </span>
<span id="t1p_1018" class="t s7_1018">VPEXTRW reg, xmm1, imm8 </span>
<span id="t1q_1018" class="t s7_1018">A </span><span id="t1r_1018" class="t s7_1018">V </span>
<span id="t1s_1018" class="t s8_1018">2 </span>
<span id="t1t_1018" class="t s7_1018">/V </span>
<span id="t1u_1018" class="t s7_1018">2. In 64-bit mode, VEX.W1 is ignored for VPEXTRW (similar to legacy REX.W=1 prefix in PEXTRW). </span>
<span id="t1v_1018" class="t s7_1018">AVX </span><span id="t1w_1018" class="t s7_1018">Extract the word specified by imm8 from xmm1 </span>
<span id="t1x_1018" class="t s7_1018">and move it to reg, bits 15:0. Zero-extend the </span>
<span id="t1y_1018" class="t s7_1018">result. The upper bits of r64/r32 is filled with </span>
<span id="t1z_1018" class="t s7_1018">zeros. </span>
<span id="t20_1018" class="t s7_1018">VEX.128.66.0F3A.W0 15 /r ib </span>
<span id="t21_1018" class="t s7_1018">VPEXTRW reg/m16, xmm2, imm8 </span>
<span id="t22_1018" class="t s7_1018">B </span><span id="t23_1018" class="t s7_1018">V/V </span><span id="t24_1018" class="t s7_1018">AVX </span><span id="t25_1018" class="t s7_1018">Extract a word integer value from xmm2 at the </span>
<span id="t26_1018" class="t s7_1018">source word offset specified by imm8 into reg or </span>
<span id="t27_1018" class="t s7_1018">m16. The upper bits of r64/r32 is filled with zeros. </span>
<span id="t28_1018" class="t s7_1018">EVEX.128.66.0F.WIG C5 /r ib </span>
<span id="t29_1018" class="t s7_1018">VPEXTRW reg, xmm1, imm8 </span>
<span id="t2a_1018" class="t s7_1018">A </span><span id="t2b_1018" class="t s7_1018">V/V </span><span id="t2c_1018" class="t s7_1018">AVX512BW </span><span id="t2d_1018" class="t s7_1018">Extract the word specified by imm8 from xmm1 </span>
<span id="t2e_1018" class="t s7_1018">and move it to reg, bits 15:0. Zero-extend the </span>
<span id="t2f_1018" class="t s7_1018">result. The upper bits of r64/r32 is filled with </span>
<span id="t2g_1018" class="t s7_1018">zeros. </span>
<span id="t2h_1018" class="t s7_1018">EVEX.128.66.0F3A.WIG 15 /r ib </span>
<span id="t2i_1018" class="t s7_1018">VPEXTRW reg/m16, xmm2, imm8 </span>
<span id="t2j_1018" class="t s7_1018">C </span><span id="t2k_1018" class="t s7_1018">V/V </span><span id="t2l_1018" class="t s7_1018">AVX512BW </span><span id="t2m_1018" class="t s7_1018">Extract a word integer value from xmm2 at the </span>
<span id="t2n_1018" class="t s7_1018">source word offset specified by imm8 into reg or </span>
<span id="t2o_1018" class="t s7_1018">m16. The upper bits of r64/r32 is filled with zeros. </span>
<span id="t2p_1018" class="t s6_1018">Op/En </span><span id="t2q_1018" class="t s6_1018">Tuple Type </span><span id="t2r_1018" class="t s6_1018">Operand 1 </span><span id="t2s_1018" class="t s6_1018">Operand 2 </span><span id="t2t_1018" class="t s6_1018">Operand 3 </span><span id="t2u_1018" class="t s6_1018">Operand 4 </span>
<span id="t2v_1018" class="t s7_1018">A </span><span id="t2w_1018" class="t s7_1018">N/A </span><span id="t2x_1018" class="t s7_1018">ModRM:reg (w) </span><span id="t2y_1018" class="t s7_1018">ModRM:r/m (r) </span><span id="t2z_1018" class="t s7_1018">imm8 </span><span id="t30_1018" class="t s7_1018">N/A </span>
<span id="t31_1018" class="t s7_1018">B </span><span id="t32_1018" class="t s7_1018">N/A </span><span id="t33_1018" class="t s7_1018">ModRM:r/m (w) </span><span id="t34_1018" class="t s7_1018">ModRM:reg (r) </span><span id="t35_1018" class="t s7_1018">imm8 </span><span id="t36_1018" class="t s7_1018">N/A </span>
<span id="t37_1018" class="t s7_1018">C </span><span id="t38_1018" class="t s7_1018">Tuple1 Scalar </span><span id="t39_1018" class="t s7_1018">ModRM:r/m (w) </span><span id="t3a_1018" class="t s7_1018">ModRM:reg (r) </span><span id="t3b_1018" class="t s7_1018">imm8 </span><span id="t3c_1018" class="t s7_1018">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
