#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 14 15:52:38 2023
# Process ID: 11792
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11644 C:\Users\Miles\Desktop\Interface_Technology\VGA\edit_VGA_v1_0.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/VGA/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/VGA\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {167.91} \
  CONFIG.CLKOUT1_JITTER {254.866} \
  CONFIG.CLKOUT1_PHASE_ERROR {297.890} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} \
  CONFIG.CLKOUT2_JITTER {636.825} \
  CONFIG.CLKOUT2_PHASE_ERROR {871.302} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} \
  CONFIG.MMCM_CLKIN2_PERIOD {16.791} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.SECONDARY_IN_FREQ {59.553999999999995} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v w ]
add_files C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/VGA -vendor xilinx.com -library user -taxonomy /UserIP -import_files
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/VGA c:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo c:/Users/Miles/Desktop/Interface_Technology/PWM} [current_project]
update_ip_catalog
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Miles/Desktop/Interface_Technology/VGA
