# 2x1-multiplexer-verilog
A clean Verilog implementation of a 2:1 Multiplexer using behavioral if logic, complete with a simulation-ready testbench. This project demonstrates basic combinational design and conditional data selection.
