// Seed: 1699898485
module module_0 (
    inout tri1 id_0,
    input tri0 id_1,
    input wire id_2
);
  logic [-1 : 1] id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    inout tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    output wand id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    output supply0 id_19
);
  wire [1 'b0 : -1] id_21;
  wire id_22;
  assign id_19 = id_1;
  wire id_23;
  assign id_5 = (id_15);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13
  );
endmodule
