// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/17/2015 18:06:45"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	SW,
	HEX0_D,
	HEX1_D,
	HEX2_D,
	DAC_SDI,
	SCK,
	DAC_CS,
	DAC_LD,
	ADC_SDI,
	ADC_CS,
	ADC_SDO);
input 	CLOCK_50;
input 	[9:0] SW;
output 	[6:0] HEX0_D;
output 	[6:0] HEX1_D;
output 	[6:0] HEX2_D;
output 	DAC_SDI;
output 	SCK;
output 	DAC_CS;
output 	DAC_LD;
output 	ADC_SDI;
output 	ADC_CS;
input 	ADC_SDO;

// Design Ports Information
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_SDI	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCK	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CS	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_LD	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SDI	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CS	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Ex13_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SPI_ADC|Add0~0_combout ;
wire \GEN_10K|Add0~10_combout ;
wire \GEN_10K|Add0~14_combout ;
wire \GEN_10K|Add0~18_combout ;
wire \GEN_10K|Add0~36_combout ;
wire \ECHO_SYNT|Add0~14_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ;
wire \SPI_ADC|ctr~0_combout ;
wire \GEN_10K|Equal0~1_combout ;
wire \GEN_10K|ctr~4_combout ;
wire \GEN_10K|ctr~13_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \HEX0_D[0]~output_o ;
wire \HEX0_D[1]~output_o ;
wire \HEX0_D[2]~output_o ;
wire \HEX0_D[3]~output_o ;
wire \HEX0_D[4]~output_o ;
wire \HEX0_D[5]~output_o ;
wire \HEX0_D[6]~output_o ;
wire \HEX1_D[0]~output_o ;
wire \HEX1_D[1]~output_o ;
wire \HEX1_D[2]~output_o ;
wire \HEX1_D[3]~output_o ;
wire \HEX1_D[4]~output_o ;
wire \HEX1_D[5]~output_o ;
wire \HEX1_D[6]~output_o ;
wire \HEX2_D[0]~output_o ;
wire \HEX2_D[1]~output_o ;
wire \HEX2_D[2]~output_o ;
wire \HEX2_D[3]~output_o ;
wire \HEX2_D[4]~output_o ;
wire \HEX2_D[5]~output_o ;
wire \HEX2_D[6]~output_o ;
wire \DAC_SDI~output_o ;
wire \SCK~output_o ;
wire \DAC_CS~output_o ;
wire \DAC_LD~output_o ;
wire \ADC_SDI~output_o ;
wire \ADC_CS~output_o ;
wire \ADC_SDO~input_o ;
wire \SPI_ADC|shift_reg[0]~feeder_combout ;
wire \SPI_ADC|Add1~0_combout ;
wire \SPI_ADC|Add1~7 ;
wire \SPI_ADC|Add1~8_combout ;
wire \SPI_ADC|state~1_combout ;
wire \SPI_ADC|Selector2~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_ADC|Selector0~0_combout ;
wire \SPI_ADC|sr_state.IDLE~feeder_combout ;
wire \SPI_ADC|sr_state.IDLE~q ;
wire \GEN_10K|Add0~31 ;
wire \GEN_10K|Add0~32_combout ;
wire \GEN_10K|ctr~11_combout ;
wire \GEN_10K|Add0~33 ;
wire \GEN_10K|Add0~35 ;
wire \GEN_10K|Add0~37 ;
wire \GEN_10K|Add0~38_combout ;
wire \GEN_10K|ctr~14_combout ;
wire \GEN_10K|Add0~34_combout ;
wire \GEN_10K|ctr~12_combout ;
wire \GEN_10K|Equal0~5_combout ;
wire \GEN_10K|ctr~5_combout ;
wire \GEN_10K|Add0~1 ;
wire \GEN_10K|Add0~2_combout ;
wire \GEN_10K|Add0~3 ;
wire \GEN_10K|Add0~4_combout ;
wire \GEN_10K|ctr~1_combout ;
wire \GEN_10K|Add0~5 ;
wire \GEN_10K|Add0~7 ;
wire \GEN_10K|Add0~8_combout ;
wire \GEN_10K|ctr~3_combout ;
wire \GEN_10K|Add0~9 ;
wire \GEN_10K|Add0~11 ;
wire \GEN_10K|Add0~12_combout ;
wire \GEN_10K|Add0~13 ;
wire \GEN_10K|Add0~15 ;
wire \GEN_10K|Add0~16_combout ;
wire \GEN_10K|Add0~17 ;
wire \GEN_10K|Add0~19 ;
wire \GEN_10K|Add0~20_combout ;
wire \GEN_10K|ctr~6_combout ;
wire \GEN_10K|Add0~21 ;
wire \GEN_10K|Add0~22_combout ;
wire \GEN_10K|Add0~23 ;
wire \GEN_10K|Add0~24_combout ;
wire \GEN_10K|ctr~7_combout ;
wire \GEN_10K|Add0~25 ;
wire \GEN_10K|Add0~26_combout ;
wire \GEN_10K|ctr~8_combout ;
wire \GEN_10K|Add0~27 ;
wire \GEN_10K|Add0~29 ;
wire \GEN_10K|Add0~30_combout ;
wire \GEN_10K|ctr~10_combout ;
wire \GEN_10K|Add0~28_combout ;
wire \GEN_10K|ctr~9_combout ;
wire \GEN_10K|Equal0~3_combout ;
wire \GEN_10K|Equal0~2_combout ;
wire \GEN_10K|Add0~6_combout ;
wire \GEN_10K|ctr~2_combout ;
wire \GEN_10K|Add0~0_combout ;
wire \GEN_10K|Equal0~0_combout ;
wire \GEN_10K|Equal0~4_combout ;
wire \GEN_10K|Add0~39 ;
wire \GEN_10K|Add0~40_combout ;
wire \GEN_10K|ctr~0_combout ;
wire \GEN_10K|clkout~0_combout ;
wire \GEN_10K|clkout~q ;
wire \PULSE|state.IDLE~feeder_combout ;
wire \PULSE|state.IDLE~q ;
wire \PULSE|pulse~1_combout ;
wire \PULSE|pulse~q ;
wire \SPI_ADC|Selector1~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_ADC|adc_start~0_combout ;
wire \SPI_ADC|adc_start~1_combout ;
wire \SPI_ADC|adc_start~q ;
wire \SPI_ADC|Selector4~2_combout ;
wire \SPI_ADC|Selector5~0_combout ;
wire \SPI_ADC|Add1~1 ;
wire \SPI_ADC|Add1~2_combout ;
wire \SPI_ADC|Add1~3 ;
wire \SPI_ADC|Add1~5 ;
wire \SPI_ADC|Add1~6_combout ;
wire \SPI_ADC|Add1~4_combout ;
wire \SPI_ADC|state~0_combout ;
wire \SPI_ADC|Selector4~3_combout ;
wire \SPI_ADC|adc_cs~q ;
wire \SPI_ADC|WideOr0~0_combout ;
wire \SPI_ADC|WideOr0~1_combout ;
wire \SPI_ADC|shift_ena~q ;
wire \SPI_ADC|always3~0_combout ;
wire \SPI_ADC|shift_reg[1]~feeder_combout ;
wire \SPI_ADC|shift_reg[2]~feeder_combout ;
wire \SPI_ADC|Decoder0~0_combout ;
wire \SPI_ADC|Decoder0~1_combout ;
wire \SPI_ADC|adc_done~q ;
wire \SPI_ADC|shift_reg[3]~feeder_combout ;
wire \SPI_ADC|data_from_adc[1]~feeder_combout ;
wire \SPI_ADC|data_from_adc[0]~feeder_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \SPI_ADC|data_from_adc[4]~feeder_combout ;
wire \SPI_ADC|shift_reg[5]~feeder_combout ;
wire \SPI_ADC|shift_reg[6]~feeder_combout ;
wire \SPI_ADC|data_from_adc[6]~feeder_combout ;
wire \SPI_ADC|data_from_adc[5]~feeder_combout ;
wire \SPI_ADC|shift_reg[7]~feeder_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \SPI_ADC|shift_reg[8]~feeder_combout ;
wire \SPI_ADC|shift_reg[9]~feeder_combout ;
wire \SPI_ADC|data_from_adc[9]~feeder_combout ;
wire \SEG2|Decoder0~0_combout ;
wire \SEG2|Decoder0~1_combout ;
wire \SEG2|Decoder0~2_combout ;
wire \SPI_DAC|clk_1MHz~0_combout ;
wire \SPI_ADC|Add0~1 ;
wire \SPI_ADC|Add0~3 ;
wire \SPI_ADC|Add0~4_combout ;
wire \SPI_ADC|Add0~2_combout ;
wire \SPI_ADC|ctr~1_combout ;
wire \SPI_ADC|Add0~6_combout ;
wire \SPI_DAC|Equal0~0_combout ;
wire \SPI_ADC|ctr~2_combout ;
wire \SPI_ADC|Add0~5 ;
wire \SPI_ADC|Add0~7 ;
wire \SPI_ADC|Add0~8_combout ;
wire \SPI_DAC|Equal0~1_combout ;
wire \SPI_DAC|clk_1MHz~q ;
wire \SPI_DAC|clk_1MHz~clkctrl_outclk ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \ECHO_SYNT|pulse_gen_echo|state.IDLE~0_combout ;
wire \ECHO_SYNT|pulse_gen_echo|state.IDLE~q ;
wire \ECHO_SYNT|pulse_gen_echo|pulse~1_combout ;
wire \ECHO_SYNT|pulse_gen_echo|pulse~q ;
wire \ECHO_SYNT|Q_FF~feeder_combout ;
wire \ECHO_SYNT|Q_FF~q ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \ECHO_SYNT|rdreq_sum~combout ;
wire \ECHO_SYNT|Add1~0_combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ;
wire \ECHO_SYNT|Add0~8_combout ;
wire \ECHO_SYNT|Add0~4_combout ;
wire \ECHO_SYNT|Add0~1 ;
wire \ECHO_SYNT|Add0~3 ;
wire \ECHO_SYNT|Add0~5 ;
wire \ECHO_SYNT|Add0~7 ;
wire \ECHO_SYNT|Add0~9 ;
wire \ECHO_SYNT|Add0~10_combout ;
wire \ECHO_SYNT|Add0~0_combout ;
wire \SPI_DAC|Selector2~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_DAC|Selector0~0_combout ;
wire \SPI_DAC|sr_state.IDLE~q ;
wire \SPI_DAC|Selector1~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_DAC|state[0]~5_combout ;
wire \SPI_DAC|Selector8~0_combout ;
wire \SPI_DAC|state[0]~6 ;
wire \SPI_DAC|state[1]~7_combout ;
wire \SPI_DAC|state[1]~8 ;
wire \SPI_DAC|state[2]~9_combout ;
wire \SPI_DAC|Equal1~0_combout ;
wire \SPI_DAC|Selector9~0_combout ;
wire \SPI_DAC|dac_cs~q ;
wire \SPI_DAC|dac_start~0_combout ;
wire \SPI_DAC|dac_start~1_combout ;
wire \SPI_DAC|dac_start~q ;
wire \SPI_DAC|shift_reg~13_combout ;
wire \ECHO_SYNT|Add0~2_combout ;
wire \SPI_DAC|shift_reg~12_combout ;
wire \SPI_DAC|shift_reg~11_combout ;
wire \ECHO_SYNT|Add0~6_combout ;
wire \SPI_DAC|shift_reg~10_combout ;
wire \SPI_DAC|shift_reg~9_combout ;
wire \SPI_DAC|shift_reg~8_combout ;
wire \ECHO_SYNT|Add0~11 ;
wire \ECHO_SYNT|Add0~13 ;
wire \ECHO_SYNT|Add0~15 ;
wire \ECHO_SYNT|Add0~17 ;
wire \ECHO_SYNT|Add0~18_combout ;
wire \ECHO_SYNT|Add1~1 ;
wire \ECHO_SYNT|Add1~3 ;
wire \ECHO_SYNT|Add1~4_combout ;
wire \ECHO_SYNT|Add0~16_combout ;
wire \ECHO_SYNT|Add1~2_combout ;
wire \ECHO_SYNT|Add0~12_combout ;
wire \SPI_DAC|shift_reg~7_combout ;
wire \SPI_DAC|shift_reg~6_combout ;
wire \SPI_DAC|shift_reg~5_combout ;
wire \ECHO_SYNT|data_out[9]~0_combout ;
wire \SPI_DAC|shift_reg~4_combout ;
wire \SPI_DAC|shift_reg~3_combout ;
wire \SPI_DAC|shift_reg~2_combout ;
wire \SPI_DAC|shift_reg~1_combout ;
wire \SPI_DAC|shift_reg~0_combout ;
wire \SPI_ADC|clk_1MHz~0_combout ;
wire \SPI_ADC|clk_1MHz~feeder_combout ;
wire \SPI_ADC|clk_1MHz~q ;
wire \SCK~0_combout ;
wire \SPI_DAC|state[2]~10 ;
wire \SPI_DAC|state[3]~11_combout ;
wire \SPI_DAC|state[3]~12 ;
wire \SPI_DAC|state[4]~13_combout ;
wire \SPI_DAC|Equal2~0_combout ;
wire \SPI_DAC|dac_ld~q ;
wire \SPI_ADC|clk_1MHz~clkctrl_outclk ;
wire \SW[9]~input_o ;
wire \SPI_ADC|Selector6~0_combout ;
wire \SPI_ADC|Selector6~1_combout ;
wire \SPI_ADC|adc_din~q ;
wire [12:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [20:0] \GEN_10K|ctr ;
wire [4:0] \SPI_DAC|state ;
wire [15:0] \SPI_DAC|shift_reg ;
wire [4:0] \SPI_ADC|state ;
wire [12:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [9:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [9:0] \ECHO_SYNT|data_out ;
wire [9:0] \SPI_ADC|data_from_adc ;
wire [4:0] \SPI_ADC|ctr ;
wire [9:0] \SPI_ADC|shift_reg ;
wire [12:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;

wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus ;
wire [0:0] \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ;

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus [0];

assign \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X21_Y1_N10
cycloneiii_lcell_comb \SPI_ADC|Add0~0 (
// Equation(s):
// \SPI_ADC|Add0~0_combout  = \SPI_ADC|ctr [0] $ (VCC)
// \SPI_ADC|Add0~1  = CARRY(\SPI_ADC|ctr [0])

	.dataa(\SPI_ADC|ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_ADC|Add0~0_combout ),
	.cout(\SPI_ADC|Add0~1 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~0 .lut_mask = 16'h55AA;
defparam \SPI_ADC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneiii_lcell_comb \GEN_10K|Add0~10 (
// Equation(s):
// \GEN_10K|Add0~10_combout  = (\GEN_10K|ctr [5] & (\GEN_10K|Add0~9  & VCC)) # (!\GEN_10K|ctr [5] & (!\GEN_10K|Add0~9 ))
// \GEN_10K|Add0~11  = CARRY((!\GEN_10K|ctr [5] & !\GEN_10K|Add0~9 ))

	.dataa(\GEN_10K|ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~9 ),
	.combout(\GEN_10K|Add0~10_combout ),
	.cout(\GEN_10K|Add0~11 ));
// synopsys translate_off
defparam \GEN_10K|Add0~10 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneiii_lcell_comb \GEN_10K|Add0~14 (
// Equation(s):
// \GEN_10K|Add0~14_combout  = (\GEN_10K|ctr [7] & (\GEN_10K|Add0~13  & VCC)) # (!\GEN_10K|ctr [7] & (!\GEN_10K|Add0~13 ))
// \GEN_10K|Add0~15  = CARRY((!\GEN_10K|ctr [7] & !\GEN_10K|Add0~13 ))

	.dataa(\GEN_10K|ctr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~13 ),
	.combout(\GEN_10K|Add0~14_combout ),
	.cout(\GEN_10K|Add0~15 ));
// synopsys translate_off
defparam \GEN_10K|Add0~14 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneiii_lcell_comb \GEN_10K|Add0~18 (
// Equation(s):
// \GEN_10K|Add0~18_combout  = (\GEN_10K|ctr [9] & (\GEN_10K|Add0~17  & VCC)) # (!\GEN_10K|ctr [9] & (!\GEN_10K|Add0~17 ))
// \GEN_10K|Add0~19  = CARRY((!\GEN_10K|ctr [9] & !\GEN_10K|Add0~17 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~17 ),
	.combout(\GEN_10K|Add0~18_combout ),
	.cout(\GEN_10K|Add0~19 ));
// synopsys translate_off
defparam \GEN_10K|Add0~18 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiii_lcell_comb \GEN_10K|Add0~36 (
// Equation(s):
// \GEN_10K|Add0~36_combout  = (\GEN_10K|ctr [18] & ((GND) # (!\GEN_10K|Add0~35 ))) # (!\GEN_10K|ctr [18] & (\GEN_10K|Add0~35  $ (GND)))
// \GEN_10K|Add0~37  = CARRY((\GEN_10K|ctr [18]) # (!\GEN_10K|Add0~35 ))

	.dataa(\GEN_10K|ctr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~35 ),
	.combout(\GEN_10K|Add0~36_combout ),
	.cout(\GEN_10K|Add0~37 ));
// synopsys translate_off
defparam \GEN_10K|Add0~36 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add0~12_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y22_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add0~6_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_first_bit_number = 3;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_first_bit_number = 3;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cycloneiii_lcell_comb \ECHO_SYNT|Add0~14 (
// Equation(s):
// \ECHO_SYNT|Add0~14_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ((\SPI_ADC|data_from_adc [7] & (!\ECHO_SYNT|Add0~13 )) # (!\SPI_ADC|data_from_adc [7] & ((\ECHO_SYNT|Add0~13 ) # (GND))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ((\SPI_ADC|data_from_adc [7] & (\ECHO_SYNT|Add0~13  & VCC)) # (!\SPI_ADC|data_from_adc [7] & (!\ECHO_SYNT|Add0~13 ))))
// \ECHO_SYNT|Add0~15  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ((!\ECHO_SYNT|Add0~13 ) # (!\SPI_ADC|data_from_adc [7]))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & (!\SPI_ADC|data_from_adc [7] & !\ECHO_SYNT|Add0~13 )))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9]),
	.datab(\SPI_ADC|data_from_adc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~13 ),
	.combout(\ECHO_SYNT|Add0~14_combout ),
	.cout(\ECHO_SYNT|Add0~15 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~14 .lut_mask = 16'h692B;
defparam \ECHO_SYNT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & ((VCC)))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hA509;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & ((VCC)))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (((VCC) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hA509;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # ((GND))))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 16'h5A6F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT )

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 16'hA5A5;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y1_N7
dffeas \SPI_ADC|ctr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N6
cycloneiii_lcell_comb \SPI_ADC|ctr~0 (
// Equation(s):
// \SPI_ADC|ctr~0_combout  = (\SPI_ADC|Add0~0_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(\SPI_ADC|Add0~0_combout ),
	.datab(\SPI_ADC|ctr [4]),
	.datac(gnd),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~0 .lut_mask = 16'h88AA;
defparam \SPI_ADC|ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \GEN_10K|ctr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[5] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \GEN_10K|ctr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[7] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneiii_lcell_comb \GEN_10K|Equal0~1 (
// Equation(s):
// \GEN_10K|Equal0~1_combout  = (!\GEN_10K|ctr [5] & (!\GEN_10K|ctr [4] & (!\GEN_10K|ctr [7] & !\GEN_10K|ctr [6])))

	.dataa(\GEN_10K|ctr [5]),
	.datab(\GEN_10K|ctr [4]),
	.datac(\GEN_10K|ctr [7]),
	.datad(\GEN_10K|ctr [6]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~1 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \GEN_10K|ctr[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[18] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneiii_lcell_comb \GEN_10K|ctr~4 (
// Equation(s):
// \GEN_10K|ctr~4_combout  = (\GEN_10K|Add0~10_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~10_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|ctr [20]),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~4_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~4 .lut_mask = 16'hA2AA;
defparam \GEN_10K|ctr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiii_lcell_comb \GEN_10K|ctr~13 (
// Equation(s):
// \GEN_10K|ctr~13_combout  = (\GEN_10K|Add0~36_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|ctr [20]),
	.datac(\GEN_10K|Add0~36_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~13_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~13 .lut_mask = 16'hD0F0;
defparam \GEN_10K|ctr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N21
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & 
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N5
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12])))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\ECHO_SYNT|pulse_gen_echo|pulse~q  & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ (!\ECHO_SYNT|Q_FF~q )))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\ECHO_SYNT|pulse_gen_echo|pulse~q ),
	.datad(\ECHO_SYNT|Q_FF~q ),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hC030;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0_D[0]~output (
	.i(\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[0]~output .bus_hold = "false";
defparam \HEX0_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0_D[1]~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[1]~output .bus_hold = "false";
defparam \HEX0_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0_D[2]~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[2]~output .bus_hold = "false";
defparam \HEX0_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0_D[3]~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[3]~output .bus_hold = "false";
defparam \HEX0_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0_D[4]~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[4]~output .bus_hold = "false";
defparam \HEX0_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0_D[5]~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[5]~output .bus_hold = "false";
defparam \HEX0_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0_D[6]~output (
	.i(!\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[6]~output .bus_hold = "false";
defparam \HEX0_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1_D[0]~output (
	.i(\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[0]~output .bus_hold = "false";
defparam \HEX1_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1_D[1]~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[1]~output .bus_hold = "false";
defparam \HEX1_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1_D[2]~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[2]~output .bus_hold = "false";
defparam \HEX1_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1_D[3]~output (
	.i(\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[3]~output .bus_hold = "false";
defparam \HEX1_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1_D[4]~output (
	.i(\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[4]~output .bus_hold = "false";
defparam \HEX1_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1_D[5]~output (
	.i(\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[5]~output .bus_hold = "false";
defparam \HEX1_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1_D[6]~output (
	.i(!\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[6]~output .bus_hold = "false";
defparam \HEX1_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2_D[0]~output (
	.i(\SEG2|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[0]~output .bus_hold = "false";
defparam \HEX2_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[1]~output .bus_hold = "false";
defparam \HEX2_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2_D[2]~output (
	.i(\SEG2|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[2]~output .bus_hold = "false";
defparam \HEX2_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2_D[3]~output (
	.i(\SEG2|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[3]~output .bus_hold = "false";
defparam \HEX2_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2_D[4]~output (
	.i(\SPI_ADC|data_from_adc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[4]~output .bus_hold = "false";
defparam \HEX2_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2_D[5]~output (
	.i(\SEG2|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[5]~output .bus_hold = "false";
defparam \HEX2_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2_D[6]~output (
	.i(!\SPI_ADC|data_from_adc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[6]~output .bus_hold = "false";
defparam \HEX2_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneiii_io_obuf \DAC_SDI~output (
	.i(\SPI_DAC|shift_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_SDI~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneiii_io_obuf \SCK~output (
	.i(\SCK~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCK~output_o ),
	.obar());
// synopsys translate_off
defparam \SCK~output .bus_hold = "false";
defparam \SCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiii_io_obuf \DAC_CS~output (
	.i(!\SPI_DAC|dac_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneiii_io_obuf \DAC_LD~output (
	.i(\SPI_DAC|dac_ld~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_LD~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneiii_io_obuf \ADC_SDI~output (
	.i(\SPI_ADC|adc_din~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SDI~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiii_io_obuf \ADC_CS~output (
	.i(!\SPI_ADC|adc_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneiii_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|shift_reg[0]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[0]~feeder_combout  = \ADC_SDO~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_SDO~input_o ),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|Add1~0 (
// Equation(s):
// \SPI_ADC|Add1~0_combout  = \SPI_ADC|state [0] $ (VCC)
// \SPI_ADC|Add1~1  = CARRY(\SPI_ADC|state [0])

	.dataa(gnd),
	.datab(\SPI_ADC|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_ADC|Add1~0_combout ),
	.cout(\SPI_ADC|Add1~1 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~0 .lut_mask = 16'h33CC;
defparam \SPI_ADC|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|Add1~6 (
// Equation(s):
// \SPI_ADC|Add1~6_combout  = (\SPI_ADC|state [3] & (!\SPI_ADC|Add1~5 )) # (!\SPI_ADC|state [3] & ((\SPI_ADC|Add1~5 ) # (GND)))
// \SPI_ADC|Add1~7  = CARRY((!\SPI_ADC|Add1~5 ) # (!\SPI_ADC|state [3]))

	.dataa(gnd),
	.datab(\SPI_ADC|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~5 ),
	.combout(\SPI_ADC|Add1~6_combout ),
	.cout(\SPI_ADC|Add1~7 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~6 .lut_mask = 16'h3C3F;
defparam \SPI_ADC|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneiii_lcell_comb \SPI_ADC|Add1~8 (
// Equation(s):
// \SPI_ADC|Add1~8_combout  = \SPI_ADC|state [4] $ (!\SPI_ADC|Add1~7 )

	.dataa(\SPI_ADC|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SPI_ADC|Add1~7 ),
	.combout(\SPI_ADC|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Add1~8 .lut_mask = 16'hA5A5;
defparam \SPI_ADC|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|state~1 (
// Equation(s):
// \SPI_ADC|state~1_combout  = (\SPI_ADC|Add1~8_combout  & ((\SPI_ADC|state [1]) # (!\SPI_ADC|state~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|state [1]),
	.datac(\SPI_ADC|Add1~8_combout ),
	.datad(\SPI_ADC|state~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|state~1 .lut_mask = 16'hC0F0;
defparam \SPI_ADC|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \SPI_ADC|state[4] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4] .is_wysiwyg = "true";
defparam \SPI_ADC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneiii_lcell_comb \SPI_ADC|Selector2~0 (
// Equation(s):
// \SPI_ADC|Selector2~0_combout  = (\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.IDLE~q )

	.dataa(\SPI_ADC|adc_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector2~0 .lut_mask = 16'hAA00;
defparam \SPI_ADC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \SPI_ADC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|Selector0~0 (
// Equation(s):
// \SPI_ADC|Selector0~0_combout  = (\PULSE|pulse~q  & (((\SPI_ADC|adc_cs~q ) # (!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q )))) # (!\PULSE|pulse~q  & (\SPI_ADC|sr_state.IDLE~q  & ((\SPI_ADC|adc_cs~q ) # (!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ))))

	.dataa(\PULSE|pulse~q ),
	.datab(\SPI_ADC|sr_state.IDLE~q ),
	.datac(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.datad(\SPI_ADC|adc_cs~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector0~0 .lut_mask = 16'hEE0E;
defparam \SPI_ADC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|sr_state.IDLE~feeder (
// Equation(s):
// \SPI_ADC|sr_state.IDLE~feeder_combout  = \SPI_ADC|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|Selector0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|sr_state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|sr_state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \SPI_ADC|sr_state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|sr_state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiii_lcell_comb \GEN_10K|Add0~30 (
// Equation(s):
// \GEN_10K|Add0~30_combout  = (\GEN_10K|ctr [15] & (\GEN_10K|Add0~29  & VCC)) # (!\GEN_10K|ctr [15] & (!\GEN_10K|Add0~29 ))
// \GEN_10K|Add0~31  = CARRY((!\GEN_10K|ctr [15] & !\GEN_10K|Add0~29 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~29 ),
	.combout(\GEN_10K|Add0~30_combout ),
	.cout(\GEN_10K|Add0~31 ));
// synopsys translate_off
defparam \GEN_10K|Add0~30 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiii_lcell_comb \GEN_10K|Add0~32 (
// Equation(s):
// \GEN_10K|Add0~32_combout  = (\GEN_10K|ctr [16] & ((GND) # (!\GEN_10K|Add0~31 ))) # (!\GEN_10K|ctr [16] & (\GEN_10K|Add0~31  $ (GND)))
// \GEN_10K|Add0~33  = CARRY((\GEN_10K|ctr [16]) # (!\GEN_10K|Add0~31 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~31 ),
	.combout(\GEN_10K|Add0~32_combout ),
	.cout(\GEN_10K|Add0~33 ));
// synopsys translate_off
defparam \GEN_10K|Add0~32 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiii_lcell_comb \GEN_10K|ctr~11 (
// Equation(s):
// \GEN_10K|ctr~11_combout  = (\GEN_10K|Add0~32_combout  & ((\GEN_10K|ctr [20]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\GEN_10K|ctr [20]),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\GEN_10K|Add0~32_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~11 .lut_mask = 16'hBF00;
defparam \GEN_10K|ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \GEN_10K|ctr[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[16] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneiii_lcell_comb \GEN_10K|Add0~34 (
// Equation(s):
// \GEN_10K|Add0~34_combout  = (\GEN_10K|ctr [17] & (\GEN_10K|Add0~33  & VCC)) # (!\GEN_10K|ctr [17] & (!\GEN_10K|Add0~33 ))
// \GEN_10K|Add0~35  = CARRY((!\GEN_10K|ctr [17] & !\GEN_10K|Add0~33 ))

	.dataa(\GEN_10K|ctr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~33 ),
	.combout(\GEN_10K|Add0~34_combout ),
	.cout(\GEN_10K|Add0~35 ));
// synopsys translate_off
defparam \GEN_10K|Add0~34 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneiii_lcell_comb \GEN_10K|Add0~38 (
// Equation(s):
// \GEN_10K|Add0~38_combout  = (\GEN_10K|ctr [19] & (\GEN_10K|Add0~37  & VCC)) # (!\GEN_10K|ctr [19] & (!\GEN_10K|Add0~37 ))
// \GEN_10K|Add0~39  = CARRY((!\GEN_10K|ctr [19] & !\GEN_10K|Add0~37 ))

	.dataa(\GEN_10K|ctr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~37 ),
	.combout(\GEN_10K|Add0~38_combout ),
	.cout(\GEN_10K|Add0~39 ));
// synopsys translate_off
defparam \GEN_10K|Add0~38 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiii_lcell_comb \GEN_10K|ctr~14 (
// Equation(s):
// \GEN_10K|ctr~14_combout  = (\GEN_10K|Add0~38_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|ctr [20]),
	.datad(\GEN_10K|Add0~38_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~14 .lut_mask = 16'hF700;
defparam \GEN_10K|ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \GEN_10K|ctr[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[19] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneiii_lcell_comb \GEN_10K|ctr~12 (
// Equation(s):
// \GEN_10K|ctr~12_combout  = (\GEN_10K|Add0~34_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|Add0~34_combout ),
	.datad(\GEN_10K|ctr [20]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~12 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \GEN_10K|ctr[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[17] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiii_lcell_comb \GEN_10K|Equal0~5 (
// Equation(s):
// \GEN_10K|Equal0~5_combout  = (!\GEN_10K|ctr [18] & (!\GEN_10K|ctr [19] & (!\GEN_10K|ctr [17] & !\GEN_10K|ctr [16])))

	.dataa(\GEN_10K|ctr [18]),
	.datab(\GEN_10K|ctr [19]),
	.datac(\GEN_10K|ctr [17]),
	.datad(\GEN_10K|ctr [16]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~5 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneiii_lcell_comb \GEN_10K|ctr~5 (
// Equation(s):
// \GEN_10K|ctr~5_combout  = (\GEN_10K|Add0~18_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~18_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|ctr [20]),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~5_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~5 .lut_mask = 16'hA2AA;
defparam \GEN_10K|ctr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \GEN_10K|ctr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[9] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneiii_lcell_comb \GEN_10K|Add0~0 (
// Equation(s):
// \GEN_10K|Add0~0_combout  = \GEN_10K|ctr [0] $ (VCC)
// \GEN_10K|Add0~1  = CARRY(\GEN_10K|ctr [0])

	.dataa(\GEN_10K|ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\GEN_10K|Add0~0_combout ),
	.cout(\GEN_10K|Add0~1 ));
// synopsys translate_off
defparam \GEN_10K|Add0~0 .lut_mask = 16'h55AA;
defparam \GEN_10K|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneiii_lcell_comb \GEN_10K|Add0~2 (
// Equation(s):
// \GEN_10K|Add0~2_combout  = (\GEN_10K|ctr [1] & (\GEN_10K|Add0~1  & VCC)) # (!\GEN_10K|ctr [1] & (!\GEN_10K|Add0~1 ))
// \GEN_10K|Add0~3  = CARRY((!\GEN_10K|ctr [1] & !\GEN_10K|Add0~1 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~1 ),
	.combout(\GEN_10K|Add0~2_combout ),
	.cout(\GEN_10K|Add0~3 ));
// synopsys translate_off
defparam \GEN_10K|Add0~2 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \GEN_10K|ctr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[1] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneiii_lcell_comb \GEN_10K|Add0~4 (
// Equation(s):
// \GEN_10K|Add0~4_combout  = (\GEN_10K|ctr [2] & ((GND) # (!\GEN_10K|Add0~3 ))) # (!\GEN_10K|ctr [2] & (\GEN_10K|Add0~3  $ (GND)))
// \GEN_10K|Add0~5  = CARRY((\GEN_10K|ctr [2]) # (!\GEN_10K|Add0~3 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~3 ),
	.combout(\GEN_10K|Add0~4_combout ),
	.cout(\GEN_10K|Add0~5 ));
// synopsys translate_off
defparam \GEN_10K|Add0~4 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneiii_lcell_comb \GEN_10K|ctr~1 (
// Equation(s):
// \GEN_10K|ctr~1_combout  = (\GEN_10K|Add0~4_combout  & ((\GEN_10K|ctr [20]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\GEN_10K|ctr [20]),
	.datab(\GEN_10K|Add0~4_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~1 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \GEN_10K|ctr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[2] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneiii_lcell_comb \GEN_10K|Add0~6 (
// Equation(s):
// \GEN_10K|Add0~6_combout  = (\GEN_10K|ctr [3] & (\GEN_10K|Add0~5  & VCC)) # (!\GEN_10K|ctr [3] & (!\GEN_10K|Add0~5 ))
// \GEN_10K|Add0~7  = CARRY((!\GEN_10K|ctr [3] & !\GEN_10K|Add0~5 ))

	.dataa(\GEN_10K|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~5 ),
	.combout(\GEN_10K|Add0~6_combout ),
	.cout(\GEN_10K|Add0~7 ));
// synopsys translate_off
defparam \GEN_10K|Add0~6 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneiii_lcell_comb \GEN_10K|Add0~8 (
// Equation(s):
// \GEN_10K|Add0~8_combout  = (\GEN_10K|ctr [4] & ((GND) # (!\GEN_10K|Add0~7 ))) # (!\GEN_10K|ctr [4] & (\GEN_10K|Add0~7  $ (GND)))
// \GEN_10K|Add0~9  = CARRY((\GEN_10K|ctr [4]) # (!\GEN_10K|Add0~7 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~7 ),
	.combout(\GEN_10K|Add0~8_combout ),
	.cout(\GEN_10K|Add0~9 ));
// synopsys translate_off
defparam \GEN_10K|Add0~8 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneiii_lcell_comb \GEN_10K|ctr~3 (
// Equation(s):
// \GEN_10K|ctr~3_combout  = (\GEN_10K|Add0~8_combout  & ((\GEN_10K|ctr [20]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\GEN_10K|ctr [20]),
	.datab(\GEN_10K|Add0~8_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~3_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~3 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \GEN_10K|ctr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[4] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneiii_lcell_comb \GEN_10K|Add0~12 (
// Equation(s):
// \GEN_10K|Add0~12_combout  = (\GEN_10K|ctr [6] & ((GND) # (!\GEN_10K|Add0~11 ))) # (!\GEN_10K|ctr [6] & (\GEN_10K|Add0~11  $ (GND)))
// \GEN_10K|Add0~13  = CARRY((\GEN_10K|ctr [6]) # (!\GEN_10K|Add0~11 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~11 ),
	.combout(\GEN_10K|Add0~12_combout ),
	.cout(\GEN_10K|Add0~13 ));
// synopsys translate_off
defparam \GEN_10K|Add0~12 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \GEN_10K|ctr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[6] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneiii_lcell_comb \GEN_10K|Add0~16 (
// Equation(s):
// \GEN_10K|Add0~16_combout  = (\GEN_10K|ctr [8] & ((GND) # (!\GEN_10K|Add0~15 ))) # (!\GEN_10K|ctr [8] & (\GEN_10K|Add0~15  $ (GND)))
// \GEN_10K|Add0~17  = CARRY((\GEN_10K|ctr [8]) # (!\GEN_10K|Add0~15 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~15 ),
	.combout(\GEN_10K|Add0~16_combout ),
	.cout(\GEN_10K|Add0~17 ));
// synopsys translate_off
defparam \GEN_10K|Add0~16 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \GEN_10K|ctr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[8] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiii_lcell_comb \GEN_10K|Add0~20 (
// Equation(s):
// \GEN_10K|Add0~20_combout  = (\GEN_10K|ctr [10] & ((GND) # (!\GEN_10K|Add0~19 ))) # (!\GEN_10K|ctr [10] & (\GEN_10K|Add0~19  $ (GND)))
// \GEN_10K|Add0~21  = CARRY((\GEN_10K|ctr [10]) # (!\GEN_10K|Add0~19 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~19 ),
	.combout(\GEN_10K|Add0~20_combout ),
	.cout(\GEN_10K|Add0~21 ));
// synopsys translate_off
defparam \GEN_10K|Add0~20 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiii_lcell_comb \GEN_10K|ctr~6 (
// Equation(s):
// \GEN_10K|ctr~6_combout  = (\GEN_10K|Add0~20_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|ctr [20]),
	.datac(\GEN_10K|Add0~20_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~6_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~6 .lut_mask = 16'hD0F0;
defparam \GEN_10K|ctr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \GEN_10K|ctr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[10] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneiii_lcell_comb \GEN_10K|Add0~22 (
// Equation(s):
// \GEN_10K|Add0~22_combout  = (\GEN_10K|ctr [11] & (\GEN_10K|Add0~21  & VCC)) # (!\GEN_10K|ctr [11] & (!\GEN_10K|Add0~21 ))
// \GEN_10K|Add0~23  = CARRY((!\GEN_10K|ctr [11] & !\GEN_10K|Add0~21 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~21 ),
	.combout(\GEN_10K|Add0~22_combout ),
	.cout(\GEN_10K|Add0~23 ));
// synopsys translate_off
defparam \GEN_10K|Add0~22 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \GEN_10K|ctr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[11] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneiii_lcell_comb \GEN_10K|Add0~24 (
// Equation(s):
// \GEN_10K|Add0~24_combout  = (\GEN_10K|ctr [12] & ((GND) # (!\GEN_10K|Add0~23 ))) # (!\GEN_10K|ctr [12] & (\GEN_10K|Add0~23  $ (GND)))
// \GEN_10K|Add0~25  = CARRY((\GEN_10K|ctr [12]) # (!\GEN_10K|Add0~23 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~23 ),
	.combout(\GEN_10K|Add0~24_combout ),
	.cout(\GEN_10K|Add0~25 ));
// synopsys translate_off
defparam \GEN_10K|Add0~24 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiii_lcell_comb \GEN_10K|ctr~7 (
// Equation(s):
// \GEN_10K|ctr~7_combout  = (\GEN_10K|Add0~24_combout  & ((\GEN_10K|ctr [20]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\GEN_10K|ctr [20]),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\GEN_10K|Add0~24_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~7_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~7 .lut_mask = 16'hBF00;
defparam \GEN_10K|ctr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \GEN_10K|ctr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[12] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiii_lcell_comb \GEN_10K|Add0~26 (
// Equation(s):
// \GEN_10K|Add0~26_combout  = (\GEN_10K|ctr [13] & (\GEN_10K|Add0~25  & VCC)) # (!\GEN_10K|ctr [13] & (!\GEN_10K|Add0~25 ))
// \GEN_10K|Add0~27  = CARRY((!\GEN_10K|ctr [13] & !\GEN_10K|Add0~25 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~25 ),
	.combout(\GEN_10K|Add0~26_combout ),
	.cout(\GEN_10K|Add0~27 ));
// synopsys translate_off
defparam \GEN_10K|Add0~26 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiii_lcell_comb \GEN_10K|ctr~8 (
// Equation(s):
// \GEN_10K|ctr~8_combout  = (\GEN_10K|Add0~26_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|ctr [20]),
	.datac(\GEN_10K|Add0~26_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~8 .lut_mask = 16'hD0F0;
defparam \GEN_10K|ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \GEN_10K|ctr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[13] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneiii_lcell_comb \GEN_10K|Add0~28 (
// Equation(s):
// \GEN_10K|Add0~28_combout  = (\GEN_10K|ctr [14] & ((GND) # (!\GEN_10K|Add0~27 ))) # (!\GEN_10K|ctr [14] & (\GEN_10K|Add0~27  $ (GND)))
// \GEN_10K|Add0~29  = CARRY((\GEN_10K|ctr [14]) # (!\GEN_10K|Add0~27 ))

	.dataa(\GEN_10K|ctr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~27 ),
	.combout(\GEN_10K|Add0~28_combout ),
	.cout(\GEN_10K|Add0~29 ));
// synopsys translate_off
defparam \GEN_10K|Add0~28 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiii_lcell_comb \GEN_10K|ctr~10 (
// Equation(s):
// \GEN_10K|ctr~10_combout  = (\GEN_10K|Add0~30_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|ctr [20]),
	.datad(\GEN_10K|Add0~30_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~10_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~10 .lut_mask = 16'hF700;
defparam \GEN_10K|ctr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \GEN_10K|ctr[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[15] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiii_lcell_comb \GEN_10K|ctr~9 (
// Equation(s):
// \GEN_10K|ctr~9_combout  = (\GEN_10K|Add0~28_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|Add0~28_combout ),
	.datad(\GEN_10K|ctr [20]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~9_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~9 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \GEN_10K|ctr[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[14] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiii_lcell_comb \GEN_10K|Equal0~3 (
// Equation(s):
// \GEN_10K|Equal0~3_combout  = (!\GEN_10K|ctr [13] & (!\GEN_10K|ctr [15] & (!\GEN_10K|ctr [14] & !\GEN_10K|ctr [12])))

	.dataa(\GEN_10K|ctr [13]),
	.datab(\GEN_10K|ctr [15]),
	.datac(\GEN_10K|ctr [14]),
	.datad(\GEN_10K|ctr [12]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~3 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneiii_lcell_comb \GEN_10K|Equal0~2 (
// Equation(s):
// \GEN_10K|Equal0~2_combout  = (!\GEN_10K|ctr [10] & (!\GEN_10K|ctr [9] & (!\GEN_10K|ctr [8] & !\GEN_10K|ctr [11])))

	.dataa(\GEN_10K|ctr [10]),
	.datab(\GEN_10K|ctr [9]),
	.datac(\GEN_10K|ctr [8]),
	.datad(\GEN_10K|ctr [11]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~2 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneiii_lcell_comb \GEN_10K|ctr~2 (
// Equation(s):
// \GEN_10K|ctr~2_combout  = (\GEN_10K|Add0~6_combout  & ((\GEN_10K|ctr [20]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\GEN_10K|ctr [20]),
	.datab(\GEN_10K|Add0~6_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~2 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \GEN_10K|ctr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[3] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \GEN_10K|ctr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[0] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneiii_lcell_comb \GEN_10K|Equal0~0 (
// Equation(s):
// \GEN_10K|Equal0~0_combout  = (!\GEN_10K|ctr [1] & (!\GEN_10K|ctr [3] & (!\GEN_10K|ctr [2] & !\GEN_10K|ctr [0])))

	.dataa(\GEN_10K|ctr [1]),
	.datab(\GEN_10K|ctr [3]),
	.datac(\GEN_10K|ctr [2]),
	.datad(\GEN_10K|ctr [0]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~0 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiii_lcell_comb \GEN_10K|Equal0~4 (
// Equation(s):
// \GEN_10K|Equal0~4_combout  = (\GEN_10K|Equal0~1_combout  & (\GEN_10K|Equal0~3_combout  & (\GEN_10K|Equal0~2_combout  & \GEN_10K|Equal0~0_combout )))

	.dataa(\GEN_10K|Equal0~1_combout ),
	.datab(\GEN_10K|Equal0~3_combout ),
	.datac(\GEN_10K|Equal0~2_combout ),
	.datad(\GEN_10K|Equal0~0_combout ),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~4 .lut_mask = 16'h8000;
defparam \GEN_10K|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneiii_lcell_comb \GEN_10K|Add0~40 (
// Equation(s):
// \GEN_10K|Add0~40_combout  = \GEN_10K|Add0~39  $ (\GEN_10K|ctr [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GEN_10K|ctr [20]),
	.cin(\GEN_10K|Add0~39 ),
	.combout(\GEN_10K|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Add0~40 .lut_mask = 16'h0FF0;
defparam \GEN_10K|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiii_lcell_comb \GEN_10K|ctr~0 (
// Equation(s):
// \GEN_10K|ctr~0_combout  = (\GEN_10K|Add0~40_combout  & (((\GEN_10K|ctr [20]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|ctr [20]),
	.datad(\GEN_10K|Add0~40_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~0 .lut_mask = 16'hF700;
defparam \GEN_10K|ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \GEN_10K|ctr[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[20] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiii_lcell_comb \GEN_10K|clkout~0 (
// Equation(s):
// \GEN_10K|clkout~0_combout  = \GEN_10K|clkout~q  $ (((\GEN_10K|Equal0~5_combout  & (!\GEN_10K|ctr [20] & \GEN_10K|Equal0~4_combout ))))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|ctr [20]),
	.datac(\GEN_10K|clkout~q ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|clkout~0 .lut_mask = 16'hD2F0;
defparam \GEN_10K|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \GEN_10K|clkout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|clkout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|clkout .is_wysiwyg = "true";
defparam \GEN_10K|clkout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneiii_lcell_comb \PULSE|state.IDLE~feeder (
// Equation(s):
// \PULSE|state.IDLE~feeder_combout  = \GEN_10K|clkout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GEN_10K|clkout~q ),
	.cin(gnd),
	.combout(\PULSE|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PULSE|state.IDLE~feeder .lut_mask = 16'hFF00;
defparam \PULSE|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \PULSE|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PULSE|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PULSE|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PULSE|state.IDLE .is_wysiwyg = "true";
defparam \PULSE|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiii_lcell_comb \PULSE|pulse~1 (
// Equation(s):
// \PULSE|pulse~1_combout  = (!\PULSE|state.IDLE~q  & \GEN_10K|clkout~q )

	.dataa(gnd),
	.datab(\PULSE|state.IDLE~q ),
	.datac(gnd),
	.datad(\GEN_10K|clkout~q ),
	.cin(gnd),
	.combout(\PULSE|pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \PULSE|pulse~1 .lut_mask = 16'h3300;
defparam \PULSE|pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \PULSE|pulse (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PULSE|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PULSE|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PULSE|pulse .is_wysiwyg = "true";
defparam \PULSE|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneiii_lcell_comb \SPI_ADC|Selector1~0 (
// Equation(s):
// \SPI_ADC|Selector1~0_combout  = (\SPI_ADC|adc_cs~q  & (\PULSE|pulse~q  & ((!\SPI_ADC|sr_state.IDLE~q )))) # (!\SPI_ADC|adc_cs~q  & ((\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) # ((\PULSE|pulse~q  & !\SPI_ADC|sr_state.IDLE~q ))))

	.dataa(\SPI_ADC|adc_cs~q ),
	.datab(\PULSE|pulse~q ),
	.datac(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\SPI_ADC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector1~0 .lut_mask = 16'h50DC;
defparam \SPI_ADC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \SPI_ADC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiii_lcell_comb \SPI_ADC|adc_start~0 (
// Equation(s):
// \SPI_ADC|adc_start~0_combout  = (\SPI_ADC|adc_start~q  & (((\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) # (\SPI_ADC|adc_cs~q )) # (!\SPI_ADC|sr_state.IDLE~q )))

	.dataa(\SPI_ADC|adc_start~q ),
	.datab(\SPI_ADC|sr_state.IDLE~q ),
	.datac(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\SPI_ADC|adc_cs~q ),
	.cin(gnd),
	.combout(\SPI_ADC|adc_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~0 .lut_mask = 16'hAAA2;
defparam \SPI_ADC|adc_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiii_lcell_comb \SPI_ADC|adc_start~1 (
// Equation(s):
// \SPI_ADC|adc_start~1_combout  = (\SPI_ADC|adc_start~0_combout ) # ((!\SPI_ADC|sr_state.IDLE~q  & \PULSE|pulse~q ))

	.dataa(gnd),
	.datab(\SPI_ADC|sr_state.IDLE~q ),
	.datac(\PULSE|pulse~q ),
	.datad(\SPI_ADC|adc_start~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|adc_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~1 .lut_mask = 16'hFF30;
defparam \SPI_ADC|adc_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \SPI_ADC|adc_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|adc_start~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiii_lcell_comb \SPI_ADC|Selector4~2 (
// Equation(s):
// \SPI_ADC|Selector4~2_combout  = (\SPI_ADC|state [4]) # (!\SPI_ADC|adc_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|state [4]),
	.datad(\SPI_ADC|adc_start~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~2 .lut_mask = 16'hF0FF;
defparam \SPI_ADC|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneiii_lcell_comb \SPI_ADC|Selector5~0 (
// Equation(s):
// \SPI_ADC|Selector5~0_combout  = (\SPI_ADC|state~0_combout  & ((\SPI_ADC|state [1]) # ((!\SPI_ADC|Selector4~2_combout )))) # (!\SPI_ADC|state~0_combout  & (((\SPI_ADC|Add1~0_combout ))))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state~0_combout ),
	.datac(\SPI_ADC|Add1~0_combout ),
	.datad(\SPI_ADC|Selector4~2_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector5~0 .lut_mask = 16'hB8FC;
defparam \SPI_ADC|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \SPI_ADC|state[0] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0] .is_wysiwyg = "true";
defparam \SPI_ADC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneiii_lcell_comb \SPI_ADC|Add1~2 (
// Equation(s):
// \SPI_ADC|Add1~2_combout  = (\SPI_ADC|state [1] & (!\SPI_ADC|Add1~1 )) # (!\SPI_ADC|state [1] & ((\SPI_ADC|Add1~1 ) # (GND)))
// \SPI_ADC|Add1~3  = CARRY((!\SPI_ADC|Add1~1 ) # (!\SPI_ADC|state [1]))

	.dataa(gnd),
	.datab(\SPI_ADC|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~1 ),
	.combout(\SPI_ADC|Add1~2_combout ),
	.cout(\SPI_ADC|Add1~3 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~2 .lut_mask = 16'h3C3F;
defparam \SPI_ADC|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \SPI_ADC|state[1] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1] .is_wysiwyg = "true";
defparam \SPI_ADC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneiii_lcell_comb \SPI_ADC|Add1~4 (
// Equation(s):
// \SPI_ADC|Add1~4_combout  = (\SPI_ADC|state [2] & (\SPI_ADC|Add1~3  $ (GND))) # (!\SPI_ADC|state [2] & (!\SPI_ADC|Add1~3  & VCC))
// \SPI_ADC|Add1~5  = CARRY((\SPI_ADC|state [2] & !\SPI_ADC|Add1~3 ))

	.dataa(\SPI_ADC|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~3 ),
	.combout(\SPI_ADC|Add1~4_combout ),
	.cout(\SPI_ADC|Add1~5 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~4 .lut_mask = 16'hA50A;
defparam \SPI_ADC|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \SPI_ADC|state[3] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[3] .is_wysiwyg = "true";
defparam \SPI_ADC|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \SPI_ADC|state[2] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2] .is_wysiwyg = "true";
defparam \SPI_ADC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiii_lcell_comb \SPI_ADC|state~0 (
// Equation(s):
// \SPI_ADC|state~0_combout  = (!\SPI_ADC|state [3] & (!\SPI_ADC|state [0] & !\SPI_ADC|state [2]))

	.dataa(gnd),
	.datab(\SPI_ADC|state [3]),
	.datac(\SPI_ADC|state [0]),
	.datad(\SPI_ADC|state [2]),
	.cin(gnd),
	.combout(\SPI_ADC|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|state~0 .lut_mask = 16'h0003;
defparam \SPI_ADC|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneiii_lcell_comb \SPI_ADC|Selector4~3 (
// Equation(s):
// \SPI_ADC|Selector4~3_combout  = ((\SPI_ADC|state [1]) # ((!\SPI_ADC|state [4] & \SPI_ADC|adc_start~q ))) # (!\SPI_ADC|state~0_combout )

	.dataa(\SPI_ADC|state [4]),
	.datab(\SPI_ADC|state~0_combout ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|adc_start~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~3 .lut_mask = 16'hF7F3;
defparam \SPI_ADC|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \SPI_ADC|adc_cs (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_cs .is_wysiwyg = "true";
defparam \SPI_ADC|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|WideOr0~0 (
// Equation(s):
// \SPI_ADC|WideOr0~0_combout  = (\SPI_ADC|state [3] & (((!\SPI_ADC|state [2]) # (!\SPI_ADC|state [0])) # (!\SPI_ADC|state [1]))) # (!\SPI_ADC|state [3] & (((\SPI_ADC|state [2]))))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state [3]),
	.datac(\SPI_ADC|state [0]),
	.datad(\SPI_ADC|state [2]),
	.cin(gnd),
	.combout(\SPI_ADC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~0 .lut_mask = 16'h7FCC;
defparam \SPI_ADC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiii_lcell_comb \SPI_ADC|WideOr0~1 (
// Equation(s):
// \SPI_ADC|WideOr0~1_combout  = (\SPI_ADC|state [4] & ((\SPI_ADC|state [1]) # ((!\SPI_ADC|state~0_combout )))) # (!\SPI_ADC|state [4] & (((\SPI_ADC|WideOr0~0_combout ))))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|WideOr0~0_combout ),
	.datac(\SPI_ADC|state [4]),
	.datad(\SPI_ADC|state~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~1 .lut_mask = 16'hACFC;
defparam \SPI_ADC|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \SPI_ADC|shift_ena (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_ena .is_wysiwyg = "true";
defparam \SPI_ADC|shift_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneiii_lcell_comb \SPI_ADC|always3~0 (
// Equation(s):
// \SPI_ADC|always3~0_combout  = (\SPI_ADC|adc_cs~q  & \SPI_ADC|shift_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|adc_cs~q ),
	.datad(\SPI_ADC|shift_ena~q ),
	.cin(gnd),
	.combout(\SPI_ADC|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|always3~0 .lut_mask = 16'hF000;
defparam \SPI_ADC|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N19
dffeas \SPI_ADC|shift_reg[0] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneiii_lcell_comb \SPI_ADC|shift_reg[1]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[1]~feeder_combout  = \SPI_ADC|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [0]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \SPI_ADC|shift_reg[1] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneiii_lcell_comb \SPI_ADC|shift_reg[2]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[2]~feeder_combout  = \SPI_ADC|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [1]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \SPI_ADC|shift_reg[2] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneiii_lcell_comb \SPI_ADC|Decoder0~0 (
// Equation(s):
// \SPI_ADC|Decoder0~0_combout  = (\SPI_ADC|state [1] & (\SPI_ADC|state [3] & (\SPI_ADC|state [0] & \SPI_ADC|state [2])))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state [3]),
	.datac(\SPI_ADC|state [0]),
	.datad(\SPI_ADC|state [2]),
	.cin(gnd),
	.combout(\SPI_ADC|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~0 .lut_mask = 16'h8000;
defparam \SPI_ADC|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|Decoder0~1 (
// Equation(s):
// \SPI_ADC|Decoder0~1_combout  = (!\SPI_ADC|state [4] & \SPI_ADC|Decoder0~0_combout )

	.dataa(\SPI_ADC|state [4]),
	.datab(gnd),
	.datac(\SPI_ADC|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~1 .lut_mask = 16'h5050;
defparam \SPI_ADC|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \SPI_ADC|adc_done (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_done .is_wysiwyg = "true";
defparam \SPI_ADC|adc_done .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \SPI_ADC|data_from_adc[2] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneiii_lcell_comb \SPI_ADC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[3]~feeder_combout  = \SPI_ADC|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [2]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N15
dffeas \SPI_ADC|shift_reg[3] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \SPI_ADC|data_from_adc[3] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[1]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[1]~feeder_combout  = \SPI_ADC|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [1]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \SPI_ADC|data_from_adc[1] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[0]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[0]~feeder_combout  = \SPI_ADC|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [0]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \SPI_ADC|data_from_adc[0] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneiii_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = (\SPI_ADC|data_from_adc [2] & (!\SPI_ADC|data_from_adc [1] & (\SPI_ADC|data_from_adc [3] $ (!\SPI_ADC|data_from_adc [0])))) # (!\SPI_ADC|data_from_adc [2] & (\SPI_ADC|data_from_adc [0] & (\SPI_ADC|data_from_adc [3] $ 
// (!\SPI_ADC|data_from_adc [1]))))

	.dataa(\SPI_ADC|data_from_adc [2]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [0]),
	.cin(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .lut_mask = 16'h4902;
defparam \SEG0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiii_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = (\SPI_ADC|data_from_adc [3] & ((\SPI_ADC|data_from_adc [0] & ((\SPI_ADC|data_from_adc [1]))) # (!\SPI_ADC|data_from_adc [0] & (\SPI_ADC|data_from_adc [2])))) # (!\SPI_ADC|data_from_adc [3] & (\SPI_ADC|data_from_adc [2] & 
// (\SPI_ADC|data_from_adc [1] $ (\SPI_ADC|data_from_adc [0]))))

	.dataa(\SPI_ADC|data_from_adc [2]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [0]),
	.cin(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \SEG0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiii_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = (\SPI_ADC|data_from_adc [3] & (\SPI_ADC|data_from_adc [2] & ((\SPI_ADC|data_from_adc [1]) # (!\SPI_ADC|data_from_adc [0])))) # (!\SPI_ADC|data_from_adc [3] & (!\SPI_ADC|data_from_adc [0] & (\SPI_ADC|data_from_adc [1] & 
// !\SPI_ADC|data_from_adc [2])))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [2]),
	.cin(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .lut_mask = 16'hC410;
defparam \SEG0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiii_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = (\SPI_ADC|data_from_adc [0] & ((\SPI_ADC|data_from_adc [1] $ (!\SPI_ADC|data_from_adc [2])))) # (!\SPI_ADC|data_from_adc [0] & ((\SPI_ADC|data_from_adc [3] & (\SPI_ADC|data_from_adc [1] & !\SPI_ADC|data_from_adc [2])) # 
// (!\SPI_ADC|data_from_adc [3] & (!\SPI_ADC|data_from_adc [1] & \SPI_ADC|data_from_adc [2]))))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [2]),
	.cin(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .lut_mask = 16'hA14A;
defparam \SEG0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiii_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = (\SPI_ADC|data_from_adc [1] & (\SPI_ADC|data_from_adc [0] & (!\SPI_ADC|data_from_adc [3]))) # (!\SPI_ADC|data_from_adc [1] & ((\SPI_ADC|data_from_adc [2] & ((!\SPI_ADC|data_from_adc [3]))) # (!\SPI_ADC|data_from_adc [2] & 
// (\SPI_ADC|data_from_adc [0]))))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [2]),
	.cin(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .lut_mask = 16'h232A;
defparam \SEG0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiii_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (\SPI_ADC|data_from_adc [0] & (\SPI_ADC|data_from_adc [3] $ (((\SPI_ADC|data_from_adc [1]) # (!\SPI_ADC|data_from_adc [2]))))) # (!\SPI_ADC|data_from_adc [0] & (!\SPI_ADC|data_from_adc [3] & (\SPI_ADC|data_from_adc [1] & 
// !\SPI_ADC|data_from_adc [2])))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [2]),
	.cin(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .lut_mask = 16'h2832;
defparam \SEG0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiii_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = (\SPI_ADC|data_from_adc [0] & ((\SPI_ADC|data_from_adc [3]) # (\SPI_ADC|data_from_adc [1] $ (\SPI_ADC|data_from_adc [2])))) # (!\SPI_ADC|data_from_adc [0] & ((\SPI_ADC|data_from_adc [1]) # (\SPI_ADC|data_from_adc [3] $ 
// (\SPI_ADC|data_from_adc [2]))))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(\SPI_ADC|data_from_adc [1]),
	.datad(\SPI_ADC|data_from_adc [2]),
	.cin(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \SEG0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \SPI_ADC|shift_reg[4] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[4]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[4]~feeder_combout  = \SPI_ADC|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [4]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \SPI_ADC|data_from_adc[4] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneiii_lcell_comb \SPI_ADC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[5]~feeder_combout  = \SPI_ADC|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [4]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N11
dffeas \SPI_ADC|shift_reg[5] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cycloneiii_lcell_comb \SPI_ADC|shift_reg[6]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[6]~feeder_combout  = \SPI_ADC|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [5]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N17
dffeas \SPI_ADC|shift_reg[6] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[6]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[6]~feeder_combout  = \SPI_ADC|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [6]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N21
dffeas \SPI_ADC|data_from_adc[6] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[5]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[5]~feeder_combout  = \SPI_ADC|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [5]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N31
dffeas \SPI_ADC|data_from_adc[5] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneiii_lcell_comb \SPI_ADC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[7]~feeder_combout  = \SPI_ADC|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [6]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \SPI_ADC|shift_reg[7] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \SPI_ADC|data_from_adc[7] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneiii_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = (\SPI_ADC|data_from_adc [6] & (!\SPI_ADC|data_from_adc [5] & (\SPI_ADC|data_from_adc [4] $ (!\SPI_ADC|data_from_adc [7])))) # (!\SPI_ADC|data_from_adc [6] & (\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [5] $ 
// (!\SPI_ADC|data_from_adc [7]))))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .lut_mask = 16'h2806;
defparam \SEG1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cycloneiii_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = (\SPI_ADC|data_from_adc [5] & ((\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [7]))) # (!\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [6])))) # (!\SPI_ADC|data_from_adc [5] & (\SPI_ADC|data_from_adc [6] & 
// (\SPI_ADC|data_from_adc [4] $ (\SPI_ADC|data_from_adc [7]))))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .lut_mask = 16'hE448;
defparam \SEG1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cycloneiii_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = (\SPI_ADC|data_from_adc [6] & (\SPI_ADC|data_from_adc [7] & ((\SPI_ADC|data_from_adc [5]) # (!\SPI_ADC|data_from_adc [4])))) # (!\SPI_ADC|data_from_adc [6] & (!\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [5] & 
// !\SPI_ADC|data_from_adc [7])))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .lut_mask = 16'hC410;
defparam \SEG1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneiii_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = (\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [6] $ ((!\SPI_ADC|data_from_adc [5])))) # (!\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [6] & (!\SPI_ADC|data_from_adc [5] & !\SPI_ADC|data_from_adc [7])) # 
// (!\SPI_ADC|data_from_adc [6] & (\SPI_ADC|data_from_adc [5] & \SPI_ADC|data_from_adc [7]))))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .lut_mask = 16'h9286;
defparam \SEG1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cycloneiii_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = (\SPI_ADC|data_from_adc [5] & (\SPI_ADC|data_from_adc [4] & ((!\SPI_ADC|data_from_adc [7])))) # (!\SPI_ADC|data_from_adc [5] & ((\SPI_ADC|data_from_adc [6] & ((!\SPI_ADC|data_from_adc [7]))) # (!\SPI_ADC|data_from_adc [6] & 
// (\SPI_ADC|data_from_adc [4]))))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .lut_mask = 16'h02AE;
defparam \SEG1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cycloneiii_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = (\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [7] $ (((\SPI_ADC|data_from_adc [5]) # (!\SPI_ADC|data_from_adc [6]))))) # (!\SPI_ADC|data_from_adc [4] & (!\SPI_ADC|data_from_adc [6] & (\SPI_ADC|data_from_adc [5] & 
// !\SPI_ADC|data_from_adc [7])))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .lut_mask = 16'h08B2;
defparam \SEG1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneiii_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = (\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [7]) # (\SPI_ADC|data_from_adc [6] $ (\SPI_ADC|data_from_adc [5])))) # (!\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [5]) # (\SPI_ADC|data_from_adc [6] $ 
// (\SPI_ADC|data_from_adc [7]))))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(\SPI_ADC|data_from_adc [5]),
	.datad(\SPI_ADC|data_from_adc [7]),
	.cin(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \SEG1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneiii_lcell_comb \SPI_ADC|shift_reg[8]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[8]~feeder_combout  = \SPI_ADC|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [7]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \SPI_ADC|shift_reg[8] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cycloneiii_lcell_comb \SPI_ADC|shift_reg[9]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[9]~feeder_combout  = \SPI_ADC|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \SPI_ADC|shift_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N27
dffeas \SPI_ADC|shift_reg[9] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[9]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[9]~feeder_combout  = \SPI_ADC|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|shift_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9]~feeder .lut_mask = 16'hF0F0;
defparam \SPI_ADC|data_from_adc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \SPI_ADC|data_from_adc[9] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \SPI_ADC|data_from_adc[8] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[8] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneiii_lcell_comb \SEG2|Decoder0~0 (
// Equation(s):
// \SEG2|Decoder0~0_combout  = (!\SPI_ADC|data_from_adc [9] & \SPI_ADC|data_from_adc [8])

	.dataa(\SPI_ADC|data_from_adc [9]),
	.datab(gnd),
	.datac(\SPI_ADC|data_from_adc [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~0 .lut_mask = 16'h5050;
defparam \SEG2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneiii_lcell_comb \SEG2|Decoder0~1 (
// Equation(s):
// \SEG2|Decoder0~1_combout  = (\SPI_ADC|data_from_adc [9] & !\SPI_ADC|data_from_adc [8])

	.dataa(\SPI_ADC|data_from_adc [9]),
	.datab(gnd),
	.datac(\SPI_ADC|data_from_adc [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~1 .lut_mask = 16'h0A0A;
defparam \SEG2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneiii_lcell_comb \SEG2|Decoder0~2 (
// Equation(s):
// \SEG2|Decoder0~2_combout  = (\SPI_ADC|data_from_adc [9]) # (\SPI_ADC|data_from_adc [8])

	.dataa(\SPI_ADC|data_from_adc [9]),
	.datab(gnd),
	.datac(\SPI_ADC|data_from_adc [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~2 .lut_mask = 16'hFAFA;
defparam \SEG2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N8
cycloneiii_lcell_comb \SPI_DAC|clk_1MHz~0 (
// Equation(s):
// \SPI_DAC|clk_1MHz~0_combout  = !\SPI_DAC|clk_1MHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_DAC|clk_1MHz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~0 .lut_mask = 16'h0F0F;
defparam \SPI_DAC|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N12
cycloneiii_lcell_comb \SPI_ADC|Add0~2 (
// Equation(s):
// \SPI_ADC|Add0~2_combout  = (\SPI_ADC|ctr [1] & (\SPI_ADC|Add0~1  & VCC)) # (!\SPI_ADC|ctr [1] & (!\SPI_ADC|Add0~1 ))
// \SPI_ADC|Add0~3  = CARRY((!\SPI_ADC|ctr [1] & !\SPI_ADC|Add0~1 ))

	.dataa(\SPI_ADC|ctr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~1 ),
	.combout(\SPI_ADC|Add0~2_combout ),
	.cout(\SPI_ADC|Add0~3 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~2 .lut_mask = 16'hA505;
defparam \SPI_ADC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N14
cycloneiii_lcell_comb \SPI_ADC|Add0~4 (
// Equation(s):
// \SPI_ADC|Add0~4_combout  = (\SPI_ADC|ctr [2] & ((GND) # (!\SPI_ADC|Add0~3 ))) # (!\SPI_ADC|ctr [2] & (\SPI_ADC|Add0~3  $ (GND)))
// \SPI_ADC|Add0~5  = CARRY((\SPI_ADC|ctr [2]) # (!\SPI_ADC|Add0~3 ))

	.dataa(gnd),
	.datab(\SPI_ADC|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~3 ),
	.combout(\SPI_ADC|Add0~4_combout ),
	.cout(\SPI_ADC|Add0~5 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~4 .lut_mask = 16'h3CCF;
defparam \SPI_ADC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N30
cycloneiii_lcell_comb \SPI_ADC|ctr~1 (
// Equation(s):
// \SPI_ADC|ctr~1_combout  = (\SPI_ADC|Add0~2_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\SPI_DAC|Equal0~0_combout ),
	.datac(\SPI_ADC|ctr [4]),
	.datad(\SPI_ADC|Add0~2_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~1 .lut_mask = 16'hF300;
defparam \SPI_ADC|ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N31
dffeas \SPI_ADC|ctr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N16
cycloneiii_lcell_comb \SPI_ADC|Add0~6 (
// Equation(s):
// \SPI_ADC|Add0~6_combout  = (\SPI_ADC|ctr [3] & (\SPI_ADC|Add0~5  & VCC)) # (!\SPI_ADC|ctr [3] & (!\SPI_ADC|Add0~5 ))
// \SPI_ADC|Add0~7  = CARRY((!\SPI_ADC|ctr [3] & !\SPI_ADC|Add0~5 ))

	.dataa(\SPI_ADC|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~5 ),
	.combout(\SPI_ADC|Add0~6_combout ),
	.cout(\SPI_ADC|Add0~7 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~6 .lut_mask = 16'hA505;
defparam \SPI_ADC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y1_N17
dffeas \SPI_ADC|ctr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N28
cycloneiii_lcell_comb \SPI_DAC|Equal0~0 (
// Equation(s):
// \SPI_DAC|Equal0~0_combout  = (!\SPI_ADC|ctr [0] & (!\SPI_ADC|ctr [2] & (!\SPI_ADC|ctr [1] & !\SPI_ADC|ctr [3])))

	.dataa(\SPI_ADC|ctr [0]),
	.datab(\SPI_ADC|ctr [2]),
	.datac(\SPI_ADC|ctr [1]),
	.datad(\SPI_ADC|ctr [3]),
	.cin(gnd),
	.combout(\SPI_DAC|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~0 .lut_mask = 16'h0001;
defparam \SPI_DAC|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N24
cycloneiii_lcell_comb \SPI_ADC|ctr~2 (
// Equation(s):
// \SPI_ADC|ctr~2_combout  = (\SPI_ADC|Add0~4_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|ctr [4]),
	.datac(\SPI_ADC|Add0~4_combout ),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~2 .lut_mask = 16'hC0F0;
defparam \SPI_ADC|ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N25
dffeas \SPI_ADC|ctr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N18
cycloneiii_lcell_comb \SPI_ADC|Add0~8 (
// Equation(s):
// \SPI_ADC|Add0~8_combout  = \SPI_ADC|Add0~7  $ (\SPI_ADC|ctr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|ctr [4]),
	.cin(\SPI_ADC|Add0~7 ),
	.combout(\SPI_ADC|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Add0~8 .lut_mask = 16'h0FF0;
defparam \SPI_ADC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y1_N19
dffeas \SPI_ADC|ctr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N4
cycloneiii_lcell_comb \SPI_DAC|Equal0~1 (
// Equation(s):
// \SPI_DAC|Equal0~1_combout  = (!\SPI_ADC|ctr [4] & \SPI_DAC|Equal0~0_combout )

	.dataa(gnd),
	.datab(\SPI_ADC|ctr [4]),
	.datac(gnd),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_DAC|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~1 .lut_mask = 16'h3300;
defparam \SPI_DAC|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N1
dffeas \SPI_DAC|clk_1MHz (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_DAC|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_DAC|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_DAC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiii_clkctrl \SPI_DAC|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SPI_DAC|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SPI_DAC|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \SPI_DAC|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneiii_lcell_comb \ECHO_SYNT|pulse_gen_echo|state.IDLE~0 (
// Equation(s):
// \ECHO_SYNT|pulse_gen_echo|state.IDLE~0_combout  = !\SPI_ADC|adc_cs~q 

	.dataa(\SPI_ADC|adc_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ECHO_SYNT|pulse_gen_echo|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|pulse_gen_echo|state.IDLE~0 .lut_mask = 16'h5555;
defparam \ECHO_SYNT|pulse_gen_echo|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \ECHO_SYNT|pulse_gen_echo|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|pulse_gen_echo|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|pulse_gen_echo|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|pulse_gen_echo|state.IDLE .is_wysiwyg = "true";
defparam \ECHO_SYNT|pulse_gen_echo|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiii_lcell_comb \ECHO_SYNT|pulse_gen_echo|pulse~1 (
// Equation(s):
// \ECHO_SYNT|pulse_gen_echo|pulse~1_combout  = (!\SPI_ADC|adc_cs~q  & !\ECHO_SYNT|pulse_gen_echo|state.IDLE~q )

	.dataa(\SPI_ADC|adc_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ECHO_SYNT|pulse_gen_echo|state.IDLE~q ),
	.cin(gnd),
	.combout(\ECHO_SYNT|pulse_gen_echo|pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|pulse_gen_echo|pulse~1 .lut_mask = 16'h0055;
defparam \ECHO_SYNT|pulse_gen_echo|pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \ECHO_SYNT|pulse_gen_echo|pulse (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|pulse_gen_echo|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|pulse_gen_echo|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|pulse_gen_echo|pulse .is_wysiwyg = "true";
defparam \ECHO_SYNT|pulse_gen_echo|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiii_lcell_comb \ECHO_SYNT|Q_FF~feeder (
// Equation(s):
// \ECHO_SYNT|Q_FF~feeder_combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\ECHO_SYNT|Q_FF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|Q_FF~feeder .lut_mask = 16'hFF00;
defparam \ECHO_SYNT|Q_FF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \ECHO_SYNT|Q_FF (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Q_FF~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|Q_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|Q_FF .is_wysiwyg = "true";
defparam \ECHO_SYNT|Q_FF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\ECHO_SYNT|pulse_gen_echo|pulse~q  & (!\ECHO_SYNT|Q_FF~q  & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ) # 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )))) # (!\ECHO_SYNT|pulse_gen_echo|pulse~q  & (((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(\ECHO_SYNT|pulse_gen_echo|pulse~q ),
	.datac(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\ECHO_SYNT|Q_FF~q ),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h30F8;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\ECHO_SYNT|pulse_gen_echo|pulse~q  & !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ECHO_SYNT|pulse_gen_echo|pulse~q ),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiii_lcell_comb \ECHO_SYNT|rdreq_sum (
// Equation(s):
// \ECHO_SYNT|rdreq_sum~combout  = (\ECHO_SYNT|Q_FF~q  & \ECHO_SYNT|pulse_gen_echo|pulse~q )

	.dataa(gnd),
	.datab(\ECHO_SYNT|Q_FF~q ),
	.datac(\ECHO_SYNT|pulse_gen_echo|pulse~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ECHO_SYNT|rdreq_sum~combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|rdreq_sum .lut_mask = 16'hC0C0;
defparam \ECHO_SYNT|rdreq_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneiii_lcell_comb \ECHO_SYNT|Add1~0 (
// Equation(s):
// \ECHO_SYNT|Add1~0_combout  = \ECHO_SYNT|Add0~14_combout  $ (VCC)
// \ECHO_SYNT|Add1~1  = CARRY(\ECHO_SYNT|Add0~14_combout )

	.dataa(\ECHO_SYNT|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECHO_SYNT|Add1~0_combout ),
	.cout(\ECHO_SYNT|Add1~1 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add1~0 .lut_mask = 16'h55AA;
defparam \ECHO_SYNT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N15
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] $ 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT )

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 16'hA5A5;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  $ (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  & VCC))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # (GND)))
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY((!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.cout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiii_lcell_comb \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  $ 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.cin(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.combout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 16'hF00F;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECHO_SYNT|rdreq_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y26_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add1~0_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_first_bit_number = 7;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_first_bit_number = 7;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y24_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add0~10_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_first_bit_number = 5;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_first_bit_number = 5;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cycloneiii_lcell_comb \ECHO_SYNT|Add0~8 (
// Equation(s):
// \ECHO_SYNT|Add0~8_combout  = ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] $ (\SPI_ADC|data_from_adc [4] $ (\ECHO_SYNT|Add0~7 )))) # (GND)
// \ECHO_SYNT|Add0~9  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & (\SPI_ADC|data_from_adc [4] & !\ECHO_SYNT|Add0~7 )) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b 
// [6] & ((\SPI_ADC|data_from_adc [4]) # (!\ECHO_SYNT|Add0~7 ))))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datab(\SPI_ADC|data_from_adc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~7 ),
	.combout(\ECHO_SYNT|Add0~8_combout ),
	.cout(\ECHO_SYNT|Add0~9 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~8 .lut_mask = 16'h964D;
defparam \ECHO_SYNT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y26_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add0~8_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneiii_lcell_comb \ECHO_SYNT|Add0~4 (
// Equation(s):
// \ECHO_SYNT|Add0~4_combout  = ((\SPI_ADC|data_from_adc [2] $ (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] $ (\ECHO_SYNT|Add0~3 )))) # (GND)
// \ECHO_SYNT|Add0~5  = CARRY((\SPI_ADC|data_from_adc [2] & ((!\ECHO_SYNT|Add0~3 ) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]))) # (!\SPI_ADC|data_from_adc [2] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & !\ECHO_SYNT|Add0~3 )))

	.dataa(\SPI_ADC|data_from_adc [2]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~3 ),
	.combout(\ECHO_SYNT|Add0~4_combout ),
	.cout(\ECHO_SYNT|Add0~5 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~4 .lut_mask = 16'h962B;
defparam \ECHO_SYNT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y24_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add0~4_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneiii_lcell_comb \ECHO_SYNT|Add0~0 (
// Equation(s):
// \ECHO_SYNT|Add0~0_combout  = (\SPI_ADC|data_from_adc [0] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] $ (GND))) # (!\SPI_ADC|data_from_adc [0] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & VCC))
// \ECHO_SYNT|Add0~1  = CARRY((\SPI_ADC|data_from_adc [0] & !\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]))

	.dataa(\SPI_ADC|data_from_adc [0]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECHO_SYNT|Add0~0_combout ),
	.cout(\ECHO_SYNT|Add0~1 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~0 .lut_mask = 16'h9922;
defparam \ECHO_SYNT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneiii_lcell_comb \ECHO_SYNT|Add0~2 (
// Equation(s):
// \ECHO_SYNT|Add0~2_combout  = (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ((\SPI_ADC|data_from_adc [1] & (!\ECHO_SYNT|Add0~1 )) # (!\SPI_ADC|data_from_adc [1] & ((\ECHO_SYNT|Add0~1 ) # (GND))))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ((\SPI_ADC|data_from_adc [1] & (\ECHO_SYNT|Add0~1  & VCC)) # (!\SPI_ADC|data_from_adc [1] & (!\ECHO_SYNT|Add0~1 ))))
// \ECHO_SYNT|Add0~3  = CARRY((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ((!\ECHO_SYNT|Add0~1 ) # (!\SPI_ADC|data_from_adc [1]))) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (!\SPI_ADC|data_from_adc [1] & !\ECHO_SYNT|Add0~1 )))

	.dataa(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datab(\SPI_ADC|data_from_adc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~1 ),
	.combout(\ECHO_SYNT|Add0~2_combout ),
	.cout(\ECHO_SYNT|Add0~3 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~2 .lut_mask = 16'h692B;
defparam \ECHO_SYNT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cycloneiii_lcell_comb \ECHO_SYNT|Add0~6 (
// Equation(s):
// \ECHO_SYNT|Add0~6_combout  = (\SPI_ADC|data_from_adc [3] & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & (!\ECHO_SYNT|Add0~5 )) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & (\ECHO_SYNT|Add0~5  & VCC)))) # (!\SPI_ADC|data_from_adc [3] & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & 
// ((\ECHO_SYNT|Add0~5 ) # (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & (!\ECHO_SYNT|Add0~5 ))))
// \ECHO_SYNT|Add0~7  = CARRY((\SPI_ADC|data_from_adc [3] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & !\ECHO_SYNT|Add0~5 )) # (!\SPI_ADC|data_from_adc [3] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]) # (!\ECHO_SYNT|Add0~5 ))))

	.dataa(\SPI_ADC|data_from_adc [3]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~5 ),
	.combout(\ECHO_SYNT|Add0~6_combout ),
	.cout(\ECHO_SYNT|Add0~7 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~6 .lut_mask = 16'h694D;
defparam \ECHO_SYNT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneiii_lcell_comb \ECHO_SYNT|Add0~10 (
// Equation(s):
// \ECHO_SYNT|Add0~10_combout  = (\SPI_ADC|data_from_adc [5] & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & (!\ECHO_SYNT|Add0~9 )) # 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & (\ECHO_SYNT|Add0~9  & VCC)))) # (!\SPI_ADC|data_from_adc [5] & ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & 
// ((\ECHO_SYNT|Add0~9 ) # (GND))) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & (!\ECHO_SYNT|Add0~9 ))))
// \ECHO_SYNT|Add0~11  = CARRY((\SPI_ADC|data_from_adc [5] & (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & !\ECHO_SYNT|Add0~9 )) # (!\SPI_ADC|data_from_adc [5] & 
// ((\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]) # (!\ECHO_SYNT|Add0~9 ))))

	.dataa(\SPI_ADC|data_from_adc [5]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~9 ),
	.combout(\ECHO_SYNT|Add0~10_combout ),
	.cout(\ECHO_SYNT|Add0~11 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~10 .lut_mask = 16'h694D;
defparam \ECHO_SYNT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \ECHO_SYNT|data_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[5] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \ECHO_SYNT|data_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[4] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N9
dffeas \ECHO_SYNT|data_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[0] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneiii_lcell_comb \SPI_DAC|Selector2~0 (
// Equation(s):
// \SPI_DAC|Selector2~0_combout  = (\SPI_DAC|dac_cs~q  & \SPI_DAC|sr_state.IDLE~q )

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_DAC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector2~0 .lut_mask = 16'hAA00;
defparam \SPI_DAC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \SPI_DAC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneiii_lcell_comb \SPI_DAC|Selector0~0 (
// Equation(s):
// \SPI_DAC|Selector0~0_combout  = (\SPI_DAC|dac_cs~q  & (((\SPI_DAC|sr_state.IDLE~q ) # (\PULSE|pulse~q )))) # (!\SPI_DAC|dac_cs~q  & (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & ((\SPI_DAC|sr_state.IDLE~q ) # (\PULSE|pulse~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.datac(\SPI_DAC|sr_state.IDLE~q ),
	.datad(\PULSE|pulse~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector0~0 .lut_mask = 16'hBBB0;
defparam \SPI_DAC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \SPI_DAC|sr_state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneiii_lcell_comb \SPI_DAC|Selector1~0 (
// Equation(s):
// \SPI_DAC|Selector1~0_combout  = (\SPI_DAC|dac_cs~q  & (!\SPI_DAC|sr_state.IDLE~q  & ((\PULSE|pulse~q )))) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # ((!\SPI_DAC|sr_state.IDLE~q  & \PULSE|pulse~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|sr_state.IDLE~q ),
	.datac(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\PULSE|pulse~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector1~0 .lut_mask = 16'h7350;
defparam \SPI_DAC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneiii_lcell_comb \SPI_DAC|state[0]~5 (
// Equation(s):
// \SPI_DAC|state[0]~5_combout  = \SPI_DAC|state [0] $ (VCC)
// \SPI_DAC|state[0]~6  = CARRY(\SPI_DAC|state [0])

	.dataa(gnd),
	.datab(\SPI_DAC|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_DAC|state[0]~5_combout ),
	.cout(\SPI_DAC|state[0]~6 ));
// synopsys translate_off
defparam \SPI_DAC|state[0]~5 .lut_mask = 16'h33CC;
defparam \SPI_DAC|state[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneiii_lcell_comb \SPI_DAC|Selector8~0 (
// Equation(s):
// \SPI_DAC|Selector8~0_combout  = (\SPI_DAC|Equal1~0_combout  & ((\SPI_DAC|state [4]) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|state [4]),
	.datab(gnd),
	.datac(\SPI_DAC|dac_start~q ),
	.datad(\SPI_DAC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector8~0 .lut_mask = 16'hAF00;
defparam \SPI_DAC|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N15
dffeas \SPI_DAC|state[0] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0] .is_wysiwyg = "true";
defparam \SPI_DAC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneiii_lcell_comb \SPI_DAC|state[1]~7 (
// Equation(s):
// \SPI_DAC|state[1]~7_combout  = (\SPI_DAC|state [1] & (!\SPI_DAC|state[0]~6 )) # (!\SPI_DAC|state [1] & ((\SPI_DAC|state[0]~6 ) # (GND)))
// \SPI_DAC|state[1]~8  = CARRY((!\SPI_DAC|state[0]~6 ) # (!\SPI_DAC|state [1]))

	.dataa(gnd),
	.datab(\SPI_DAC|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[0]~6 ),
	.combout(\SPI_DAC|state[1]~7_combout ),
	.cout(\SPI_DAC|state[1]~8 ));
// synopsys translate_off
defparam \SPI_DAC|state[1]~7 .lut_mask = 16'h3C3F;
defparam \SPI_DAC|state[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N17
dffeas \SPI_DAC|state[1] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1] .is_wysiwyg = "true";
defparam \SPI_DAC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneiii_lcell_comb \SPI_DAC|state[2]~9 (
// Equation(s):
// \SPI_DAC|state[2]~9_combout  = (\SPI_DAC|state [2] & (\SPI_DAC|state[1]~8  $ (GND))) # (!\SPI_DAC|state [2] & (!\SPI_DAC|state[1]~8  & VCC))
// \SPI_DAC|state[2]~10  = CARRY((\SPI_DAC|state [2] & !\SPI_DAC|state[1]~8 ))

	.dataa(\SPI_DAC|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[1]~8 ),
	.combout(\SPI_DAC|state[2]~9_combout ),
	.cout(\SPI_DAC|state[2]~10 ));
// synopsys translate_off
defparam \SPI_DAC|state[2]~9 .lut_mask = 16'hA50A;
defparam \SPI_DAC|state[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N19
dffeas \SPI_DAC|state[2] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2] .is_wysiwyg = "true";
defparam \SPI_DAC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneiii_lcell_comb \SPI_DAC|Equal1~0 (
// Equation(s):
// \SPI_DAC|Equal1~0_combout  = (!\SPI_DAC|state [3] & (!\SPI_DAC|state [2] & (!\SPI_DAC|state [0] & !\SPI_DAC|state [1])))

	.dataa(\SPI_DAC|state [3]),
	.datab(\SPI_DAC|state [2]),
	.datac(\SPI_DAC|state [0]),
	.datad(\SPI_DAC|state [1]),
	.cin(gnd),
	.combout(\SPI_DAC|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal1~0 .lut_mask = 16'h0001;
defparam \SPI_DAC|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneiii_lcell_comb \SPI_DAC|Selector9~0 (
// Equation(s):
// \SPI_DAC|Selector9~0_combout  = ((!\SPI_DAC|state [4] & \SPI_DAC|dac_start~q )) # (!\SPI_DAC|Equal1~0_combout )

	.dataa(\SPI_DAC|state [4]),
	.datab(gnd),
	.datac(\SPI_DAC|Equal1~0_combout ),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector9~0 .lut_mask = 16'h5F0F;
defparam \SPI_DAC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N27
dffeas \SPI_DAC|dac_cs (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_cs .is_wysiwyg = "true";
defparam \SPI_DAC|dac_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneiii_lcell_comb \SPI_DAC|dac_start~0 (
// Equation(s):
// \SPI_DAC|dac_start~0_combout  = (\SPI_DAC|dac_start~q  & ((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # ((\SPI_DAC|dac_cs~q ) # (!\SPI_DAC|sr_state.IDLE~q ))))

	.dataa(\SPI_DAC|dac_start~q ),
	.datab(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datac(\SPI_DAC|dac_cs~q ),
	.datad(\SPI_DAC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_DAC|dac_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~0 .lut_mask = 16'hA8AA;
defparam \SPI_DAC|dac_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneiii_lcell_comb \SPI_DAC|dac_start~1 (
// Equation(s):
// \SPI_DAC|dac_start~1_combout  = (\SPI_DAC|dac_start~0_combout ) # ((!\SPI_DAC|sr_state.IDLE~q  & \PULSE|pulse~q ))

	.dataa(gnd),
	.datab(\SPI_DAC|sr_state.IDLE~q ),
	.datac(\PULSE|pulse~q ),
	.datad(\SPI_DAC|dac_start~0_combout ),
	.cin(gnd),
	.combout(\SPI_DAC|dac_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~1 .lut_mask = 16'hFF30;
defparam \SPI_DAC|dac_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \SPI_DAC|dac_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|dac_start~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_start .is_wysiwyg = "true";
defparam \SPI_DAC|dac_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cycloneiii_lcell_comb \SPI_DAC|shift_reg~13 (
// Equation(s):
// \SPI_DAC|shift_reg~13_combout  = (!\SPI_DAC|dac_cs~q  & (\ECHO_SYNT|data_out [0] & \SPI_DAC|dac_start~q ))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\ECHO_SYNT|data_out [0]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~13 .lut_mask = 16'h5000;
defparam \SPI_DAC|shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N11
dffeas \SPI_DAC|shift_reg[2] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \ECHO_SYNT|data_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[1] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cycloneiii_lcell_comb \SPI_DAC|shift_reg~12 (
// Equation(s):
// \SPI_DAC|shift_reg~12_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [2])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [1]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [2]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [2]),
	.datac(\ECHO_SYNT|data_out [1]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~12 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \SPI_DAC|shift_reg[3] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \ECHO_SYNT|data_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[2] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cycloneiii_lcell_comb \SPI_DAC|shift_reg~11 (
// Equation(s):
// \SPI_DAC|shift_reg~11_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [3])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [2]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [3]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [3]),
	.datac(\ECHO_SYNT|data_out [2]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~11 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N3
dffeas \SPI_DAC|shift_reg[4] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \ECHO_SYNT|data_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[3] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cycloneiii_lcell_comb \SPI_DAC|shift_reg~10 (
// Equation(s):
// \SPI_DAC|shift_reg~10_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [4])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [3]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [4]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [4]),
	.datac(\ECHO_SYNT|data_out [3]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~10 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N9
dffeas \SPI_DAC|shift_reg[5] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cycloneiii_lcell_comb \SPI_DAC|shift_reg~9 (
// Equation(s):
// \SPI_DAC|shift_reg~9_combout  = (\SPI_DAC|dac_cs~q  & (((\SPI_DAC|shift_reg [5])))) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & (\ECHO_SYNT|data_out [4])) # (!\SPI_DAC|dac_start~q  & ((\SPI_DAC|shift_reg [5])))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\ECHO_SYNT|data_out [4]),
	.datac(\SPI_DAC|shift_reg [5]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~9 .lut_mask = 16'hE4F0;
defparam \SPI_DAC|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N27
dffeas \SPI_DAC|shift_reg[6] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneiii_lcell_comb \SPI_DAC|shift_reg~8 (
// Equation(s):
// \SPI_DAC|shift_reg~8_combout  = (\SPI_DAC|dac_cs~q  & (((\SPI_DAC|shift_reg [6])))) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & (\ECHO_SYNT|data_out [5])) # (!\SPI_DAC|dac_start~q  & ((\SPI_DAC|shift_reg [6])))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\ECHO_SYNT|data_out [5]),
	.datac(\SPI_DAC|shift_reg [6]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~8 .lut_mask = 16'hE4F0;
defparam \SPI_DAC|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \SPI_DAC|shift_reg[7] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneiii_lcell_comb \ECHO_SYNT|Add0~12 (
// Equation(s):
// \ECHO_SYNT|Add0~12_combout  = ((\SPI_ADC|data_from_adc [6] $ (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] $ (\ECHO_SYNT|Add0~11 )))) # (GND)
// \ECHO_SYNT|Add0~13  = CARRY((\SPI_ADC|data_from_adc [6] & ((!\ECHO_SYNT|Add0~11 ) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8]))) # (!\SPI_ADC|data_from_adc [6] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] & !\ECHO_SYNT|Add0~11 )))

	.dataa(\SPI_ADC|data_from_adc [6]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~11 ),
	.combout(\ECHO_SYNT|Add0~12_combout ),
	.cout(\ECHO_SYNT|Add0~13 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~12 .lut_mask = 16'h962B;
defparam \ECHO_SYNT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cycloneiii_lcell_comb \ECHO_SYNT|Add0~16 (
// Equation(s):
// \ECHO_SYNT|Add0~16_combout  = ((\SPI_ADC|data_from_adc [8] $ (\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] $ (\ECHO_SYNT|Add0~15 )))) # (GND)
// \ECHO_SYNT|Add0~17  = CARRY((\SPI_ADC|data_from_adc [8] & ((!\ECHO_SYNT|Add0~15 ) # (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9]))) # (!\SPI_ADC|data_from_adc [8] & 
// (!\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & !\ECHO_SYNT|Add0~15 )))

	.dataa(\SPI_ADC|data_from_adc [8]),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add0~15 ),
	.combout(\ECHO_SYNT|Add0~16_combout ),
	.cout(\ECHO_SYNT|Add0~17 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add0~16 .lut_mask = 16'h962B;
defparam \ECHO_SYNT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cycloneiii_lcell_comb \ECHO_SYNT|Add0~18 (
// Equation(s):
// \ECHO_SYNT|Add0~18_combout  = \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] $ (\ECHO_SYNT|Add0~17  $ (!\SPI_ADC|data_from_adc [9]))

	.dataa(gnd),
	.datab(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9]),
	.datac(gnd),
	.datad(\SPI_ADC|data_from_adc [9]),
	.cin(\ECHO_SYNT|Add0~17 ),
	.combout(\ECHO_SYNT|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|Add0~18 .lut_mask = 16'h3CC3;
defparam \ECHO_SYNT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cycloneiii_lcell_comb \ECHO_SYNT|Add1~2 (
// Equation(s):
// \ECHO_SYNT|Add1~2_combout  = (\ECHO_SYNT|Add0~16_combout  & (!\ECHO_SYNT|Add1~1 )) # (!\ECHO_SYNT|Add0~16_combout  & ((\ECHO_SYNT|Add1~1 ) # (GND)))
// \ECHO_SYNT|Add1~3  = CARRY((!\ECHO_SYNT|Add1~1 ) # (!\ECHO_SYNT|Add0~16_combout ))

	.dataa(gnd),
	.datab(\ECHO_SYNT|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ECHO_SYNT|Add1~1 ),
	.combout(\ECHO_SYNT|Add1~2_combout ),
	.cout(\ECHO_SYNT|Add1~3 ));
// synopsys translate_off
defparam \ECHO_SYNT|Add1~2 .lut_mask = 16'h3C3F;
defparam \ECHO_SYNT|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneiii_lcell_comb \ECHO_SYNT|Add1~4 (
// Equation(s):
// \ECHO_SYNT|Add1~4_combout  = \ECHO_SYNT|Add1~3  $ (\ECHO_SYNT|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ECHO_SYNT|Add0~18_combout ),
	.cin(\ECHO_SYNT|Add1~3 ),
	.combout(\ECHO_SYNT|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|Add1~4 .lut_mask = 16'h0FF0;
defparam \ECHO_SYNT|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y25_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add1~4_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_first_bit_number = 9;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_first_bit_number = 9;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y25_N0
cycloneiii_ram_block \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 (
	.portawe(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\ECHO_SYNT|rdreq_sum~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ECHO_SYNT|Add1~2_combout }),
	.portaaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk0_core_clock_enable = "ena0";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_core_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_input_clock_enable = "ena1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .logical_ram_name = "processor:ECHO_SYNT|FIFO:fifo_top|scfifo:scfifo_component|scfifo_gj21:auto_generated|a_dpfifo_np21:dpfifo|dpram_7711:FIFOram|altsyncram_t4k1:altsyncram1|ALTSYNCRAM";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .operation_mode = "dual_port";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_width = 13;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_last_address = 8191;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 8192;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 10;
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_enable_clock = "clock1";
defparam \ECHO_SYNT|fifo_top|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \ECHO_SYNT|data_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[6] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cycloneiii_lcell_comb \SPI_DAC|shift_reg~7 (
// Equation(s):
// \SPI_DAC|shift_reg~7_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [7])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [6]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [7]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [7]),
	.datac(\ECHO_SYNT|data_out [6]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~7 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N19
dffeas \SPI_DAC|shift_reg[8] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \ECHO_SYNT|data_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[7] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneiii_lcell_comb \SPI_DAC|shift_reg~6 (
// Equation(s):
// \SPI_DAC|shift_reg~6_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [8])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [7]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [8]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [8]),
	.datac(\ECHO_SYNT|data_out [7]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~6 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \SPI_DAC|shift_reg[9] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N3
dffeas \ECHO_SYNT|data_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[8] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cycloneiii_lcell_comb \SPI_DAC|shift_reg~5 (
// Equation(s):
// \SPI_DAC|shift_reg~5_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [9])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [8]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [9]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [9]),
	.datac(\ECHO_SYNT|data_out [8]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~5 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N15
dffeas \SPI_DAC|shift_reg[10] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneiii_lcell_comb \ECHO_SYNT|data_out[9]~0 (
// Equation(s):
// \ECHO_SYNT|data_out[9]~0_combout  = !\ECHO_SYNT|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ECHO_SYNT|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ECHO_SYNT|data_out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECHO_SYNT|data_out[9]~0 .lut_mask = 16'h0F0F;
defparam \ECHO_SYNT|data_out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \ECHO_SYNT|data_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ECHO_SYNT|data_out[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ECHO_SYNT|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ECHO_SYNT|data_out[9] .is_wysiwyg = "true";
defparam \ECHO_SYNT|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cycloneiii_lcell_comb \SPI_DAC|shift_reg~4 (
// Equation(s):
// \SPI_DAC|shift_reg~4_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [10])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\ECHO_SYNT|data_out [9]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [10]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [10]),
	.datac(\ECHO_SYNT|data_out [9]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~4 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N17
dffeas \SPI_DAC|shift_reg[11] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cycloneiii_lcell_comb \SPI_DAC|shift_reg~3 (
// Equation(s):
// \SPI_DAC|shift_reg~3_combout  = (\SPI_DAC|shift_reg [11]) # ((!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q ))

	.dataa(gnd),
	.datab(\SPI_DAC|shift_reg [11]),
	.datac(\SPI_DAC|dac_cs~q ),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~3 .lut_mask = 16'hCFCC;
defparam \SPI_DAC|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N31
dffeas \SPI_DAC|shift_reg[12] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[12] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cycloneiii_lcell_comb \SPI_DAC|shift_reg~2 (
// Equation(s):
// \SPI_DAC|shift_reg~2_combout  = (\SPI_DAC|shift_reg [12] & ((\SPI_DAC|dac_cs~q ) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\SPI_DAC|shift_reg [12]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~2 .lut_mask = 16'hA0F0;
defparam \SPI_DAC|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N29
dffeas \SPI_DAC|shift_reg[13] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[13] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneiii_lcell_comb \SPI_DAC|shift_reg~1 (
// Equation(s):
// \SPI_DAC|shift_reg~1_combout  = (\SPI_DAC|shift_reg [13]) # ((!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q ))

	.dataa(gnd),
	.datab(\SPI_DAC|shift_reg [13]),
	.datac(\SPI_DAC|dac_cs~q ),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~1 .lut_mask = 16'hCFCC;
defparam \SPI_DAC|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N31
dffeas \SPI_DAC|shift_reg[14] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[14] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneiii_lcell_comb \SPI_DAC|shift_reg~0 (
// Equation(s):
// \SPI_DAC|shift_reg~0_combout  = (\SPI_DAC|shift_reg [14] & ((\SPI_DAC|dac_cs~q ) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [14]),
	.datac(\SPI_DAC|dac_start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~0 .lut_mask = 16'h8C8C;
defparam \SPI_DAC|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N29
dffeas \SPI_DAC|shift_reg[15] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[15] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N22
cycloneiii_lcell_comb \SPI_ADC|clk_1MHz~0 (
// Equation(s):
// \SPI_ADC|clk_1MHz~0_combout  = !\SPI_ADC|clk_1MHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|clk_1MHz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~0 .lut_mask = 16'h0F0F;
defparam \SPI_ADC|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N26
cycloneiii_lcell_comb \SPI_ADC|clk_1MHz~feeder (
// Equation(s):
// \SPI_ADC|clk_1MHz~feeder_combout  = \SPI_ADC|clk_1MHz~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|clk_1MHz~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|clk_1MHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|clk_1MHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N27
dffeas \SPI_ADC|clk_1MHz (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|clk_1MHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_DAC|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_ADC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N0
cycloneiii_lcell_comb \SCK~0 (
// Equation(s):
// \SCK~0_combout  = (\SPI_DAC|dac_cs~q  & (((\SPI_ADC|adc_cs~q  & !\SPI_ADC|clk_1MHz~q )) # (!\SPI_DAC|clk_1MHz~q ))) # (!\SPI_DAC|dac_cs~q  & (\SPI_ADC|adc_cs~q  & ((!\SPI_ADC|clk_1MHz~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_ADC|adc_cs~q ),
	.datac(\SPI_DAC|clk_1MHz~q ),
	.datad(\SPI_ADC|clk_1MHz~q ),
	.cin(gnd),
	.combout(\SCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \SCK~0 .lut_mask = 16'h0ACE;
defparam \SCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneiii_lcell_comb \SPI_DAC|state[3]~11 (
// Equation(s):
// \SPI_DAC|state[3]~11_combout  = (\SPI_DAC|state [3] & (!\SPI_DAC|state[2]~10 )) # (!\SPI_DAC|state [3] & ((\SPI_DAC|state[2]~10 ) # (GND)))
// \SPI_DAC|state[3]~12  = CARRY((!\SPI_DAC|state[2]~10 ) # (!\SPI_DAC|state [3]))

	.dataa(gnd),
	.datab(\SPI_DAC|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[2]~10 ),
	.combout(\SPI_DAC|state[3]~11_combout ),
	.cout(\SPI_DAC|state[3]~12 ));
// synopsys translate_off
defparam \SPI_DAC|state[3]~11 .lut_mask = 16'h3C3F;
defparam \SPI_DAC|state[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \SPI_DAC|state[3] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3] .is_wysiwyg = "true";
defparam \SPI_DAC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneiii_lcell_comb \SPI_DAC|state[4]~13 (
// Equation(s):
// \SPI_DAC|state[4]~13_combout  = \SPI_DAC|state [4] $ (!\SPI_DAC|state[3]~12 )

	.dataa(\SPI_DAC|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SPI_DAC|state[3]~12 ),
	.combout(\SPI_DAC|state[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|state[4]~13 .lut_mask = 16'hA5A5;
defparam \SPI_DAC|state[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N23
dffeas \SPI_DAC|state[4] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[4] .is_wysiwyg = "true";
defparam \SPI_DAC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneiii_lcell_comb \SPI_DAC|Equal2~0 (
// Equation(s):
// \SPI_DAC|Equal2~0_combout  = (!\SPI_DAC|state [4]) # (!\SPI_DAC|Equal1~0_combout )

	.dataa(gnd),
	.datab(\SPI_DAC|Equal1~0_combout ),
	.datac(\SPI_DAC|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal2~0 .lut_mask = 16'h3F3F;
defparam \SPI_DAC|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \SPI_DAC|dac_ld (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_ld .is_wysiwyg = "true";
defparam \SPI_DAC|dac_ld .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiii_clkctrl \SPI_ADC|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SPI_ADC|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SPI_ADC|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \SPI_ADC|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneiii_lcell_comb \SPI_ADC|Selector6~0 (
// Equation(s):
// \SPI_ADC|Selector6~0_combout  = (\SPI_ADC|state [0]) # ((\SPI_ADC|state [1] & (\SW[9]~input_o )) # (!\SPI_ADC|state [1] & ((\SPI_ADC|adc_start~q ))))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state [0]),
	.datac(\SW[9]~input_o ),
	.datad(\SPI_ADC|adc_start~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~0 .lut_mask = 16'hFDEC;
defparam \SPI_ADC|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|Selector6~1 (
// Equation(s):
// \SPI_ADC|Selector6~1_combout  = (!\SPI_ADC|state [3] & (!\SPI_ADC|state [2] & (!\SPI_ADC|state [4] & \SPI_ADC|Selector6~0_combout )))

	.dataa(\SPI_ADC|state [3]),
	.datab(\SPI_ADC|state [2]),
	.datac(\SPI_ADC|state [4]),
	.datad(\SPI_ADC|Selector6~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~1 .lut_mask = 16'h0100;
defparam \SPI_ADC|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \SPI_ADC|adc_din (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_din .is_wysiwyg = "true";
defparam \SPI_ADC|adc_din .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0_D[0] = \HEX0_D[0]~output_o ;

assign HEX0_D[1] = \HEX0_D[1]~output_o ;

assign HEX0_D[2] = \HEX0_D[2]~output_o ;

assign HEX0_D[3] = \HEX0_D[3]~output_o ;

assign HEX0_D[4] = \HEX0_D[4]~output_o ;

assign HEX0_D[5] = \HEX0_D[5]~output_o ;

assign HEX0_D[6] = \HEX0_D[6]~output_o ;

assign HEX1_D[0] = \HEX1_D[0]~output_o ;

assign HEX1_D[1] = \HEX1_D[1]~output_o ;

assign HEX1_D[2] = \HEX1_D[2]~output_o ;

assign HEX1_D[3] = \HEX1_D[3]~output_o ;

assign HEX1_D[4] = \HEX1_D[4]~output_o ;

assign HEX1_D[5] = \HEX1_D[5]~output_o ;

assign HEX1_D[6] = \HEX1_D[6]~output_o ;

assign HEX2_D[0] = \HEX2_D[0]~output_o ;

assign HEX2_D[1] = \HEX2_D[1]~output_o ;

assign HEX2_D[2] = \HEX2_D[2]~output_o ;

assign HEX2_D[3] = \HEX2_D[3]~output_o ;

assign HEX2_D[4] = \HEX2_D[4]~output_o ;

assign HEX2_D[5] = \HEX2_D[5]~output_o ;

assign HEX2_D[6] = \HEX2_D[6]~output_o ;

assign DAC_SDI = \DAC_SDI~output_o ;

assign SCK = \SCK~output_o ;

assign DAC_CS = \DAC_CS~output_o ;

assign DAC_LD = \DAC_LD~output_o ;

assign ADC_SDI = \ADC_SDI~output_o ;

assign ADC_CS = \ADC_CS~output_o ;

endmodule
