# do run.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 18:50:59 on Nov 22,2023
# vlog uart_tb.sv 
# -- Compiling module uarttx
# -- Compiling module uartrx
# -- Compiling module uart
# -- Compiling interface uart_if
# -- Compiling package uart_tb_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:50:59 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb 
# Start time: 18:50:59 on Nov 22,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uart_tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.uart_if(fast__2)
# Loading work.uart(fast)
# Loading work.uarttx(fast)
# Loading work.uartrx(fast)
# Loading work.uart_if(fast)
# [DRV]: Reset done
# [GEN]: oper: read send: 0 tx_data: 10110000 rx_in: 0 tx_out: 0 rx_out: 0 done_tx: 0 done_rx: 0
# [DRV]: dtat rcvd: 110
# [MON]: data rcvd rx 110
# [SCO]: drv: 110 mon: 110
# data matched
# [GEN]: oper: write send: 0 tx_data: 01100110 rx_in: 0 tx_out: 0 rx_out: 0 done_tx: 0 done_rx: 0
# [DRV] data sent: 102
# [MON]: data send on uart tx 102
# [SCO]: drv: 102 mon: 102
# data matched
# [GEN]: oper: write send: 0 tx_data: 11101101 rx_in: 0 tx_out: 0 rx_out: 0 done_tx: 0 done_rx: 0
# [DRV] data sent: 237
# [MON]: data send on uart tx 237
# [SCO]: drv: 237 mon: 237
# data matched
# [GEN]: oper: read send: 0 tx_data: 00000011 rx_in: 0 tx_out: 0 rx_out: 0 done_tx: 0 done_rx: 0
# [DRV]: dtat rcvd: 202
# [MON]: data rcvd rx 202
# [SCO]: drv: 202 mon: 202
# data matched
# [GEN]: oper: read send: 0 tx_data: 10111110 rx_in: 0 tx_out: 0 rx_out: 0 done_tx: 0 done_rx: 0
# [DRV]: dtat rcvd: 178
# [MON]: data rcvd rx 178
# [SCO]: drv: 178 mon: 178
# data matched
# ** Note: $finish    : uart_env.sv(41)
#    Time: 138850 ns  Iteration: 4  Instance: /tb
# End time: 18:51:01 on Nov 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
