<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BIT4_ADDER.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bit4_adder_rtl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bit4_adder_rtl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bit4_adder_rtl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bit4_adder_rtl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit4_adder_rtl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bit4_adder_rtl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bit4_adder_rtl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bit4_adder_rtl.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit4_adder_rtl_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit4_adder_rtl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit4_adder_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit4_adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bit4_adder_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit4_adder_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681922723" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1681922723">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922814" xil_pn:in_ck="7277236929728742624" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1681922814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../FULL_ADDER/full_adder_rtl.vhd"/>
      <outfile xil_pn:name="../XOR/xor_rtl.vhd"/>
      <outfile xil_pn:name="bit4_adder_rtl.vhd"/>
      <outfile xil_pn:name="bit4_adder_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1681922823" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1714135448476052729" xil_pn:start_ts="1681922823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922823" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8685468422595522495" xil_pn:start_ts="1681922823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922723" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6412385375529576942" xil_pn:start_ts="1681922723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922823" xil_pn:in_ck="7277236929728742624" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1681922823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../FULL_ADDER/full_adder_rtl.vhd"/>
      <outfile xil_pn:name="../XOR/xor_rtl.vhd"/>
      <outfile xil_pn:name="bit4_adder_rtl.vhd"/>
      <outfile xil_pn:name="bit4_adder_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1681922837" xil_pn:in_ck="7277236929728742624" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="561795467780709035" xil_pn:start_ts="1681922823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bit4_adder_test_beh.prj"/>
      <outfile xil_pn:name="bit4_adder_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1681922839" xil_pn:in_ck="-2877359934645471680" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2336174848343605144" xil_pn:start_ts="1681922837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bit4_adder_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4902953862935225502" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6412385375529576942" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4139641791407011302" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922328" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="968114873765903416" xil_pn:start_ts="1681922328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681922681" xil_pn:in_ck="7184110106522680063" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8647445786185038284" xil_pn:start_ts="1681922628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bit4_adder_rtl.lso"/>
      <outfile xil_pn:name="bit4_adder_rtl.ngc"/>
      <outfile xil_pn:name="bit4_adder_rtl.ngr"/>
      <outfile xil_pn:name="bit4_adder_rtl.prj"/>
      <outfile xil_pn:name="bit4_adder_rtl.stx"/>
      <outfile xil_pn:name="bit4_adder_rtl.syr"/>
      <outfile xil_pn:name="bit4_adder_rtl.xst"/>
      <outfile xil_pn:name="bit4_adder_rtl_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
