
*** Running vivado
    with args -log display_values.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_values.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source display_values.tcl -notrace
Command: synth_design -top display_values -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.609 ; gain = 94.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_values' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:194]
INFO: [Synth 8-638] synthesizing module 'display_clk' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk' (2#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-638] synthesizing module 'shift4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:117]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dreg' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:22]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg' (3#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:22]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:47]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (4#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:47]
INFO: [Synth 8-256] done synthesizing module 'shift4' (5#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:117]
INFO: [Synth 8-638] synthesizing module 'display_clk__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (5#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk__parameterized0' (5#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-226] default block is never used [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:235]
INFO: [Synth 8-226] default block is never used [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:262]
INFO: [Synth 8-256] done synthesizing module 'display_values' (6#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/sources_1/imports/design2/dassign2_2.v:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 385.688 ; gain = 134.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 385.688 ; gain = 134.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_values_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_values_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 696.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_values 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "shifty_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (shift4/reg_0/q_reg[7]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_0/q_reg[6]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_0/q_reg[5]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_0/q_reg[4]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_1/q_reg[7]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_1/q_reg[6]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_1/q_reg[5]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_1/q_reg[4]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_2/q_reg[7]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_2/q_reg[6]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_2/q_reg[5]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_2/q_reg[4]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_3/q_reg[7]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_3/q_reg[6]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_3/q_reg[5]) is unused and will be removed from module display_values.
WARNING: [Synth 8-3332] Sequential element (shift4/reg_3/q_reg[4]) is unused and will be removed from module display_values.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |    53|
|6     |LUT4   |    17|
|7     |LUT5   |     2|
|8     |LUT6   |     7|
|9     |FDCE   |    70|
|10    |FDRE   |    16|
|11    |IBUF   |     8|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------------------------+------+
|      |Instance      |Module                      |Cells |
+------+--------------+----------------------------+------+
|1     |top           |                            |   208|
|2     |  display_clk |display_clk__parameterized0 |    67|
|3     |    clk_div   |clk_div__parameterized0     |    67|
|4     |  shift4      |shift4                      |    18|
|5     |    reg_0     |dreg                        |     4|
|6     |    reg_1     |dreg_0                      |     4|
|7     |    reg_2     |dreg_1                      |     4|
|8     |    reg_3     |dreg_2                      |     6|
|9     |  shifty_clk  |display_clk                 |    65|
|10    |    clk_div   |clk_div                     |    65|
+------+--------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 696.770 ; gain = 446.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 696.770 ; gain = 134.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 696.770 ; gain = 446.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 696.770 ; gain = 458.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/tuamy/Documents/GitHub/EE89/Part 2/hex_display/hex_display.runs/synth_1/display_values.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_values_utilization_synth.rpt -pb display_clk_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 696.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 14:26:17 2017...
