// Seed: 632602079
module module_0 (
    id_1
);
  output wire id_1;
  always @(posedge 1'b0) id_1 <= id_2;
  assign id_2 = 1 ? id_2 & id_2 : 1;
  wire id_3;
  id_4(
      .id_0(id_3), .id_1(1), .id_2(""), .id_3(id_2), .id_4(1), .id_5(id_5 * 1)
  );
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else if (1'b0) id_1 = id_1;
  else id_1 = #id_2 1;
  module_0(
      id_2
  );
endmodule
