Analysis & Synthesis report for project
Wed Nov 05 15:46:46 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 05 15:46:46 2025               ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; project                                         ;
; Top-level Entity Name       ; top                                             ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Nov 05 15:46:45 2025
Info: Command: quartus_map --read_settings_files=on --source="*.sv *.v" project
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file *.sv *.v is missing
Warning (12125): Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(48): object "isRAM" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at top.sv(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at top.sv(63): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at top.sv(66): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at top.sv(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at top.sv(68): truncated value with size 32 to match size of target (4)
Warning (12125): Using design file power_on_reset.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: power_on_reset
Info (12128): Elaborating entity "power_on_reset" for hierarchy "power_on_reset:por"
Warning (10230): Verilog HDL assignment warning at power_on_reset.sv(8): truncated value with size 5 to match size of target (4)
Warning (12125): Using design file riscvmulti.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: riscvmulti
Info (12128): Elaborating entity "riscvmulti" for hierarchy "riscvmulti:cpu"
Warning (10036): Verilog HDL or VHDL warning at riscvmulti.sv(22): object "isALUimm" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at riscvmulti.sv(27): object "isLUI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at riscvmulti.sv(56): object "shamt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at riscvmulti.sv(181): object "STORE_wmask" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at riscvmulti.sv(80): truncated value with size 33 to match size of target (32)
Error (10028): Can't resolve multiple constant drivers for net "WriteData[31]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10029): Constant driver at riscvmulti.sv(17) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 17
Error (10028): Can't resolve multiple constant drivers for net "WriteData[30]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[29]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[28]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[27]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[26]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[25]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[24]" at riscvmulti.sv(163) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 163
Error (10028): Can't resolve multiple constant drivers for net "WriteData[23]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[22]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[21]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[20]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[19]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[18]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[17]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[16]" at riscvmulti.sv(162) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 162
Error (10028): Can't resolve multiple constant drivers for net "WriteData[15]" at riscvmulti.sv(161) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 161
Error (10028): Can't resolve multiple constant drivers for net "WriteData[14]" at riscvmulti.sv(161) File: C:/Users/842868/Downloads/labs/10-riscv-vga/riscvmulti.sv Line: 161
Error (12152): Can't elaborate user hierarchy "riscvmulti:cpu" File: C:/Users/842868/Downloads/labs/10-riscv-vga/top.sv Line: 38
Info (144001): Generated suppressed messages file C:/Users/842868/Downloads/labs/10-riscv-vga/project.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 17 warnings
    Error: Peak virtual memory: 4631 megabytes
    Error: Processing ended: Wed Nov 05 15:46:46 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/842868/Downloads/labs/10-riscv-vga/project.map.smsg.


