Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 90b4fe2e7ad34518828a501bedcd0c0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_Register_Test_behav xil_defaultlib.Basic_Register_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_8D
Compiling module xil_defaultlib.TriState_Gate
Compiling module xil_defaultlib.Basic_Register
Compiling module xil_defaultlib.Basic_Register_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_Register_Test_behav
