

================================================================
== Vitis HLS Report for 'find'
================================================================
* Date:           Tue Dec 10 15:21:43 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        HLS_Learning
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       15|       15|         6|          4|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_110_p2                |         +|   0|  0|  13|           4|           3|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_223                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state4     |       and|   0|  0|   2|           1|           1|
    |grp_fu_79_p2                      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln13_1_fu_104_p2             |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln13_fu_92_p2                |      icmp|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln13_fu_98_p2                  |        or|   0|  0|   4|           4|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  90|          40|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN_VEC_blk_n             |   9|          2|    1|          2|
    |OUT_VEC_blk_n            |   9|          2|    1|          2|
    |OUT_VEC_din              |  14|          3|    8|         24|
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1   |   9|          2|    4|          8|
    |idx_fu_54                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         22|   22|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln13_1_reg_137          |  1|   0|    1|          0|
    |icmp_ln13_reg_133            |  1|   0|    1|          0|
    |icmp_ln17_1_reg_145          |  1|   0|    1|          0|
    |icmp_ln17_2_reg_149          |  1|   0|    1|          0|
    |icmp_ln17_3_reg_153          |  1|   0|    1|          0|
    |icmp_ln17_reg_141            |  1|   0|    1|          0|
    |idx_fu_54                    |  4|   0|    4|          0|
    |val_r_read_reg_128           |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 25|   0|   25|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          find|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          find|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          find|  return value|
|OUT_VEC_din     |  out|    8|     ap_fifo|       OUT_VEC|       pointer|
|OUT_VEC_full_n  |   in|    1|     ap_fifo|       OUT_VEC|       pointer|
|OUT_VEC_write   |  out|    1|     ap_fifo|       OUT_VEC|       pointer|
|IN_VEC_dout     |   in|    8|     ap_fifo|        IN_VEC|       pointer|
|IN_VEC_empty_n  |   in|    1|     ap_fifo|        IN_VEC|       pointer|
|IN_VEC_read     |  out|    1|     ap_fifo|        IN_VEC|       pointer|
|val_r           |   in|    8|     ap_none|         val_r|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

