;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #-8, -7
	ADD #270, <1
	ADD #270, <1
	SUB @0, @2
	SPL 0, <2
	ADD #30, 9
	SPL 0, <2
	CMP 210, 60
	SPL 0, <2
	MOV 601, <-20
	MOV -1, <-20
	MOV -1, <-20
	SLT 20, @12
	SUB -1, 1
	MOV -7, <-20
	SUB 0, 2
	SUB @121, 106
	MOV -7, <-20
	JMP @12, #200
	JMP @12, #200
	SUB @167, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	ADD -219, 30
	ADD 30, 9
	SUB #0, -0
	SUB @121, 106
	SLT 29, @-12
	MOV -607, -20
	SLT 20, @12
	SUB @121, 106
	MOV -607, -20
	SLT 20, @12
	SUB #121, <-105
	ADD 670, -60
	JMP @12, #200
	ADD #121, 0
	SUB @0, @2
	CMP -207, <-120
	DJN -1, @-20
	CMP -742, -10
	JMZ 80, 900
	JMZ 80, 900
