
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v' to AST representation.
Storing AST representation for module `$abstract\latch_002'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\latch_002 
Automatically selected $abstract\latch_002 as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\latch_002

2.3. Analyzing design hierarchy..
Top module:  $abstract\latch_002
Removed 0 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\latch_002'.
Generating RTLIL representation for module `\latch_002'.

3.2. Analyzing design hierarchy..
Top module:  \latch_002

3.3. Analyzing design hierarchy..
Top module:  \latch_002
Removing unused module `$abstract\latch_002'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1'.
     1/64: $0\dword[63:0] [63]
     2/64: $0\dword[63:0] [62]
     3/64: $0\dword[63:0] [60]
     4/64: $0\dword[63:0] [61]
     5/64: $0\dword[63:0] [59]
     6/64: $0\dword[63:0] [58]
     7/64: $0\dword[63:0] [57]
     8/64: $0\dword[63:0] [56]
     9/64: $0\dword[63:0] [55]
    10/64: $0\dword[63:0] [54]
    11/64: $0\dword[63:0] [53]
    12/64: $0\dword[63:0] [52]
    13/64: $0\dword[63:0] [51]
    14/64: $0\dword[63:0] [50]
    15/64: $0\dword[63:0] [49]
    16/64: $0\dword[63:0] [48]
    17/64: $0\dword[63:0] [47]
    18/64: $0\dword[63:0] [46]
    19/64: $0\dword[63:0] [45]
    20/64: $0\dword[63:0] [44]
    21/64: $0\dword[63:0] [43]
    22/64: $0\dword[63:0] [42]
    23/64: $0\dword[63:0] [41]
    24/64: $0\dword[63:0] [40]
    25/64: $0\dword[63:0] [39]
    26/64: $0\dword[63:0] [38]
    27/64: $0\dword[63:0] [37]
    28/64: $0\dword[63:0] [36]
    29/64: $0\dword[63:0] [35]
    30/64: $0\dword[63:0] [34]
    31/64: $0\dword[63:0] [33]
    32/64: $0\dword[63:0] [32]
    33/64: $0\dword[63:0] [31]
    34/64: $0\dword[63:0] [30]
    35/64: $0\dword[63:0] [29]
    36/64: $0\dword[63:0] [28]
    37/64: $0\dword[63:0] [27]
    38/64: $0\dword[63:0] [26]
    39/64: $0\dword[63:0] [25]
    40/64: $0\dword[63:0] [24]
    41/64: $0\dword[63:0] [23]
    42/64: $0\dword[63:0] [22]
    43/64: $0\dword[63:0] [21]
    44/64: $0\dword[63:0] [20]
    45/64: $0\dword[63:0] [19]
    46/64: $0\dword[63:0] [18]
    47/64: $0\dword[63:0] [17]
    48/64: $0\dword[63:0] [16]
    49/64: $0\dword[63:0] [15]
    50/64: $0\dword[63:0] [14]
    51/64: $0\dword[63:0] [6]
    52/64: $0\dword[63:0] [13]
    53/64: $0\dword[63:0] [5]
    54/64: $0\dword[63:0] [12]
    55/64: $0\dword[63:0] [4]
    56/64: $0\dword[63:0] [11]
    57/64: $0\dword[63:0] [3]
    58/64: $0\dword[63:0] [10]
    59/64: $0\dword[63:0] [2]
    60/64: $0\dword[63:0] [8]
    61/64: $0\dword[63:0] [1]
    62/64: $0\dword[63:0] [9]
    63/64: $0\dword[63:0] [0]
    64/64: $0\dword[63:0] [7]

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\latch_002.\dword [0]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2718
Latch inferred for signal `\latch_002.\dword [1]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2741
Latch inferred for signal `\latch_002.\dword [2]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2770
Latch inferred for signal `\latch_002.\dword [3]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2805
Latch inferred for signal `\latch_002.\dword [4]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2846
Latch inferred for signal `\latch_002.\dword [5]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2893
Latch inferred for signal `\latch_002.\dword [6]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$2946
Latch inferred for signal `\latch_002.\dword [7]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3005
Latch inferred for signal `\latch_002.\dword [8]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3064
Latch inferred for signal `\latch_002.\dword [9]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3123
Latch inferred for signal `\latch_002.\dword [10]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3182
Latch inferred for signal `\latch_002.\dword [11]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3241
Latch inferred for signal `\latch_002.\dword [12]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3300
Latch inferred for signal `\latch_002.\dword [13]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3359
Latch inferred for signal `\latch_002.\dword [14]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3418
Latch inferred for signal `\latch_002.\dword [15]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3477
Latch inferred for signal `\latch_002.\dword [16]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3536
Latch inferred for signal `\latch_002.\dword [17]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3595
Latch inferred for signal `\latch_002.\dword [18]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3654
Latch inferred for signal `\latch_002.\dword [19]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3713
Latch inferred for signal `\latch_002.\dword [20]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3772
Latch inferred for signal `\latch_002.\dword [21]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3831
Latch inferred for signal `\latch_002.\dword [22]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3890
Latch inferred for signal `\latch_002.\dword [23]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$3949
Latch inferred for signal `\latch_002.\dword [24]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4008
Latch inferred for signal `\latch_002.\dword [25]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4067
Latch inferred for signal `\latch_002.\dword [26]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4126
Latch inferred for signal `\latch_002.\dword [27]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4185
Latch inferred for signal `\latch_002.\dword [28]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4244
Latch inferred for signal `\latch_002.\dword [29]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4303
Latch inferred for signal `\latch_002.\dword [30]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4362
Latch inferred for signal `\latch_002.\dword [31]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4421
Latch inferred for signal `\latch_002.\dword [32]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4480
Latch inferred for signal `\latch_002.\dword [33]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4539
Latch inferred for signal `\latch_002.\dword [34]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4598
Latch inferred for signal `\latch_002.\dword [35]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4657
Latch inferred for signal `\latch_002.\dword [36]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4716
Latch inferred for signal `\latch_002.\dword [37]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4775
Latch inferred for signal `\latch_002.\dword [38]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4834
Latch inferred for signal `\latch_002.\dword [39]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4893
Latch inferred for signal `\latch_002.\dword [40]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$4952
Latch inferred for signal `\latch_002.\dword [41]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5011
Latch inferred for signal `\latch_002.\dword [42]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5070
Latch inferred for signal `\latch_002.\dword [43]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5129
Latch inferred for signal `\latch_002.\dword [44]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5188
Latch inferred for signal `\latch_002.\dword [45]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5247
Latch inferred for signal `\latch_002.\dword [46]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5306
Latch inferred for signal `\latch_002.\dword [47]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5365
Latch inferred for signal `\latch_002.\dword [48]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5424
Latch inferred for signal `\latch_002.\dword [49]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5483
Latch inferred for signal `\latch_002.\dword [50]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5542
Latch inferred for signal `\latch_002.\dword [51]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5601
Latch inferred for signal `\latch_002.\dword [52]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5660
Latch inferred for signal `\latch_002.\dword [53]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5719
Latch inferred for signal `\latch_002.\dword [54]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5778
Latch inferred for signal `\latch_002.\dword [55]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5837
Latch inferred for signal `\latch_002.\dword [56]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5896
Latch inferred for signal `\latch_002.\dword [57]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$5955
Latch inferred for signal `\latch_002.\dword [58]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6014
Latch inferred for signal `\latch_002.\dword [59]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6073
Latch inferred for signal `\latch_002.\dword [60]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6132
Latch inferred for signal `\latch_002.\dword [61]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6191
Latch inferred for signal `\latch_002.\dword [62]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6250
Latch inferred for signal `\latch_002.\dword [63]' from process `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1': $auto$proc_dlatch.cc:427:proc_dlatch$6309

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1'.
Removing empty process `latch_002.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002.v:9$1'.
Cleaned up 2 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002.
<suppressed ~815 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002.
<suppressed ~3 debug messages>

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002'.
<suppressed ~2520 debug messages>
Removed a total of 840 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002.
    New ctrl vector for $pmux cell $procmux$2685: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2686_CMP }
    New ctrl vector for $pmux cell $procmux$2551: { $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2686_CMP $procmux$2553_CMP $procmux$2552_CMP }
    New ctrl vector for $pmux cell $procmux$2492: $procmux$2692_CMP
    New ctrl vector for $pmux cell $procmux$2419: { $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2686_CMP $procmux$2553_CMP }
    New ctrl vector for $pmux cell $procmux$2358: { $procmux$2692_CMP $procmux$2691_CMP }
    New ctrl vector for $pmux cell $procmux$2286: { $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2686_CMP $procmux$2553_CMP $procmux$2552_CMP $procmux$2287_CMP }
    New ctrl vector for $pmux cell $procmux$2226: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP }
    New ctrl vector for $pmux cell $procmux$2155: { $procmux$2688_CMP $procmux$2687_CMP $procmux$2686_CMP $procmux$2553_CMP $procmux$2552_CMP $procmux$2287_CMP $procmux$2156_CMP }
    New ctrl vector for $pmux cell $procmux$2095: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP }
    New ctrl vector for $pmux cell $procmux$2025: { $procmux$2687_CMP $procmux$2686_CMP $procmux$2553_CMP $procmux$2552_CMP $procmux$2287_CMP $procmux$2156_CMP $procmux$2026_CMP }
    New ctrl vector for $pmux cell $procmux$1965: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP }
    New ctrl vector for $pmux cell $procmux$1896: { $procmux$2686_CMP $procmux$2553_CMP $procmux$2552_CMP $procmux$2287_CMP $procmux$2156_CMP $procmux$2026_CMP $procmux$1897_CMP }
    New ctrl vector for $pmux cell $procmux$1836: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP }
    New ctrl vector for $pmux cell $procmux$1768: { $procmux$2553_CMP $procmux$2552_CMP $procmux$2287_CMP $procmux$2156_CMP $procmux$2026_CMP $procmux$1897_CMP $procmux$1769_CMP }
    New ctrl vector for $pmux cell $procmux$1708: { $procmux$2552_CMP $procmux$2287_CMP $procmux$2156_CMP $procmux$2026_CMP $procmux$1897_CMP $procmux$1769_CMP $procmux$1709_CMP }
    New ctrl vector for $pmux cell $procmux$1649: { $procmux$2287_CMP $procmux$2156_CMP $procmux$2026_CMP $procmux$1897_CMP $procmux$1769_CMP $procmux$1709_CMP $procmux$1650_CMP }
    New ctrl vector for $pmux cell $procmux$1591: { $procmux$2156_CMP $procmux$2026_CMP $procmux$1897_CMP $procmux$1769_CMP $procmux$1709_CMP $procmux$1650_CMP $procmux$1592_CMP }
    New ctrl vector for $pmux cell $procmux$1534: { $procmux$2026_CMP $procmux$1897_CMP $procmux$1769_CMP $procmux$1709_CMP $procmux$1650_CMP $procmux$1592_CMP $procmux$1535_CMP }
    New ctrl vector for $pmux cell $procmux$1478: { $procmux$1897_CMP $procmux$1769_CMP $procmux$1709_CMP $procmux$1650_CMP $procmux$1592_CMP $procmux$1535_CMP $procmux$1479_CMP }
    New ctrl vector for $pmux cell $procmux$1423: { $procmux$1769_CMP $procmux$1709_CMP $procmux$1650_CMP $procmux$1592_CMP $procmux$1535_CMP $procmux$1479_CMP $procmux$1424_CMP }
    New ctrl vector for $pmux cell $procmux$1369: { $procmux$1709_CMP $procmux$1650_CMP $procmux$1592_CMP $procmux$1535_CMP $procmux$1479_CMP $procmux$1424_CMP $procmux$1370_CMP }
    New ctrl vector for $pmux cell $procmux$1316: { $procmux$1650_CMP $procmux$1592_CMP $procmux$1535_CMP $procmux$1479_CMP $procmux$1424_CMP $procmux$1370_CMP $procmux$1317_CMP }
    New ctrl vector for $pmux cell $procmux$1264: { $procmux$1592_CMP $procmux$1535_CMP $procmux$1479_CMP $procmux$1424_CMP $procmux$1370_CMP $procmux$1317_CMP $procmux$1265_CMP }
    New ctrl vector for $pmux cell $procmux$1213: { $procmux$1535_CMP $procmux$1479_CMP $procmux$1424_CMP $procmux$1370_CMP $procmux$1317_CMP $procmux$1265_CMP $procmux$1214_CMP }
    New ctrl vector for $pmux cell $procmux$1163: { $procmux$1479_CMP $procmux$1424_CMP $procmux$1370_CMP $procmux$1317_CMP $procmux$1265_CMP $procmux$1214_CMP $procmux$1164_CMP }
    New ctrl vector for $pmux cell $procmux$1114: { $procmux$1424_CMP $procmux$1370_CMP $procmux$1317_CMP $procmux$1265_CMP $procmux$1214_CMP $procmux$1164_CMP $procmux$1115_CMP }
    New ctrl vector for $pmux cell $procmux$1066: { $procmux$1370_CMP $procmux$1317_CMP $procmux$1265_CMP $procmux$1214_CMP $procmux$1164_CMP $procmux$1115_CMP $procmux$1067_CMP }
    New ctrl vector for $pmux cell $procmux$1019: { $procmux$1317_CMP $procmux$1265_CMP $procmux$1214_CMP $procmux$1164_CMP $procmux$1115_CMP $procmux$1067_CMP $procmux$1020_CMP }
    New ctrl vector for $pmux cell $procmux$973: { $procmux$1265_CMP $procmux$1214_CMP $procmux$1164_CMP $procmux$1115_CMP $procmux$1067_CMP $procmux$1020_CMP $procmux$974_CMP }
    New ctrl vector for $pmux cell $procmux$928: { $procmux$1214_CMP $procmux$1164_CMP $procmux$1115_CMP $procmux$1067_CMP $procmux$1020_CMP $procmux$974_CMP $procmux$929_CMP }
    New ctrl vector for $pmux cell $procmux$884: { $procmux$1164_CMP $procmux$1115_CMP $procmux$1067_CMP $procmux$1020_CMP $procmux$974_CMP $procmux$929_CMP $procmux$885_CMP }
    New ctrl vector for $pmux cell $procmux$841: { $procmux$1115_CMP $procmux$1067_CMP $procmux$1020_CMP $procmux$974_CMP $procmux$929_CMP $procmux$885_CMP $procmux$842_CMP }
    New ctrl vector for $pmux cell $procmux$799: { $procmux$1067_CMP $procmux$1020_CMP $procmux$974_CMP $procmux$929_CMP $procmux$885_CMP $procmux$842_CMP $procmux$800_CMP }
    New ctrl vector for $pmux cell $procmux$758: { $procmux$1020_CMP $procmux$974_CMP $procmux$929_CMP $procmux$885_CMP $procmux$842_CMP $procmux$800_CMP $procmux$759_CMP }
    New ctrl vector for $pmux cell $procmux$718: { $procmux$974_CMP $procmux$929_CMP $procmux$885_CMP $procmux$842_CMP $procmux$800_CMP $procmux$759_CMP $procmux$719_CMP }
    New ctrl vector for $pmux cell $procmux$679: { $procmux$929_CMP $procmux$885_CMP $procmux$842_CMP $procmux$800_CMP $procmux$759_CMP $procmux$719_CMP $procmux$680_CMP }
    New ctrl vector for $pmux cell $procmux$641: { $procmux$885_CMP $procmux$842_CMP $procmux$800_CMP $procmux$759_CMP $procmux$719_CMP $procmux$680_CMP $procmux$642_CMP }
    New ctrl vector for $pmux cell $procmux$604: { $procmux$842_CMP $procmux$800_CMP $procmux$759_CMP $procmux$719_CMP $procmux$680_CMP $procmux$642_CMP $procmux$605_CMP }
    New ctrl vector for $pmux cell $procmux$568: { $procmux$800_CMP $procmux$759_CMP $procmux$719_CMP $procmux$680_CMP $procmux$642_CMP $procmux$605_CMP $procmux$569_CMP }
    New ctrl vector for $pmux cell $procmux$533: { $procmux$759_CMP $procmux$719_CMP $procmux$680_CMP $procmux$642_CMP $procmux$605_CMP $procmux$569_CMP $procmux$534_CMP }
    New ctrl vector for $pmux cell $procmux$499: { $procmux$719_CMP $procmux$680_CMP $procmux$642_CMP $procmux$605_CMP $procmux$569_CMP $procmux$534_CMP $procmux$500_CMP }
    New ctrl vector for $pmux cell $procmux$466: { $procmux$680_CMP $procmux$642_CMP $procmux$605_CMP $procmux$569_CMP $procmux$534_CMP $procmux$500_CMP $procmux$467_CMP }
    New ctrl vector for $pmux cell $procmux$434: { $procmux$642_CMP $procmux$605_CMP $procmux$569_CMP $procmux$534_CMP $procmux$500_CMP $procmux$467_CMP $procmux$435_CMP }
    New ctrl vector for $pmux cell $procmux$403: { $procmux$605_CMP $procmux$569_CMP $procmux$534_CMP $procmux$500_CMP $procmux$467_CMP $procmux$435_CMP $procmux$404_CMP }
    New ctrl vector for $pmux cell $procmux$373: { $procmux$569_CMP $procmux$534_CMP $procmux$500_CMP $procmux$467_CMP $procmux$435_CMP $procmux$404_CMP $procmux$374_CMP }
    New ctrl vector for $pmux cell $procmux$344: { $procmux$534_CMP $procmux$500_CMP $procmux$467_CMP $procmux$435_CMP $procmux$404_CMP $procmux$374_CMP $procmux$345_CMP }
    New ctrl vector for $pmux cell $procmux$316: { $procmux$500_CMP $procmux$467_CMP $procmux$435_CMP $procmux$404_CMP $procmux$374_CMP $procmux$345_CMP $procmux$317_CMP }
    New ctrl vector for $pmux cell $procmux$289: { $procmux$467_CMP $procmux$435_CMP $procmux$404_CMP $procmux$374_CMP $procmux$345_CMP $procmux$317_CMP $procmux$290_CMP }
    New ctrl vector for $pmux cell $procmux$263: { $procmux$435_CMP $procmux$404_CMP $procmux$374_CMP $procmux$345_CMP $procmux$317_CMP $procmux$290_CMP $procmux$264_CMP }
    New ctrl vector for $pmux cell $procmux$238: { $procmux$404_CMP $procmux$374_CMP $procmux$345_CMP $procmux$317_CMP $procmux$290_CMP $procmux$264_CMP $procmux$239_CMP }
    New ctrl vector for $pmux cell $procmux$214: { $procmux$374_CMP $procmux$345_CMP $procmux$317_CMP $procmux$290_CMP $procmux$264_CMP $procmux$239_CMP $procmux$215_CMP }
    New ctrl vector for $pmux cell $procmux$191: { $procmux$345_CMP $procmux$317_CMP $procmux$290_CMP $procmux$264_CMP $procmux$239_CMP $procmux$215_CMP $procmux$192_CMP }
    New ctrl vector for $pmux cell $procmux$169: { $procmux$317_CMP $procmux$290_CMP $procmux$264_CMP $procmux$239_CMP $procmux$215_CMP $procmux$192_CMP $procmux$170_CMP }
    New ctrl vector for $pmux cell $procmux$148: { $procmux$290_CMP $procmux$264_CMP $procmux$239_CMP $procmux$215_CMP $procmux$192_CMP $procmux$170_CMP $procmux$149_CMP }
    New ctrl vector for $pmux cell $procmux$128: { $procmux$264_CMP $procmux$239_CMP $procmux$215_CMP $procmux$192_CMP $procmux$170_CMP $procmux$149_CMP $procmux$129_CMP }
    New ctrl vector for $pmux cell $procmux$109: { $procmux$239_CMP $procmux$215_CMP $procmux$192_CMP $procmux$170_CMP $procmux$149_CMP $procmux$129_CMP $procmux$110_CMP }
    New ctrl vector for $pmux cell $procmux$91: { $procmux$215_CMP $procmux$192_CMP $procmux$170_CMP $procmux$149_CMP $procmux$129_CMP $procmux$110_CMP $procmux$92_CMP }
    New ctrl vector for $pmux cell $procmux$74: { $procmux$192_CMP $procmux$170_CMP $procmux$149_CMP $procmux$129_CMP $procmux$110_CMP $procmux$92_CMP $procmux$75_CMP }
    New ctrl vector for $pmux cell $procmux$58: { $procmux$170_CMP $procmux$149_CMP $procmux$129_CMP $procmux$110_CMP $procmux$92_CMP $procmux$75_CMP $procmux$59_CMP }
    New ctrl vector for $pmux cell $procmux$43: { $procmux$129_CMP $procmux$110_CMP $procmux$92_CMP $procmux$75_CMP $procmux$59_CMP $procmux$45_CMP $procmux$44_CMP }
    New ctrl vector for $pmux cell $procmux$30: { $procmux$149_CMP $procmux$129_CMP $procmux$110_CMP $procmux$92_CMP $procmux$75_CMP $procmux$59_CMP $procmux$45_CMP }
    New ctrl vector for $pmux cell $procmux$16: { $procmux$110_CMP $procmux$92_CMP $procmux$75_CMP $procmux$59_CMP $procmux$45_CMP $procmux$44_CMP $procmux$17_CMP }
    New ctrl vector for $pmux cell $procmux$4: { $procmux$92_CMP $procmux$75_CMP $procmux$59_CMP $procmux$45_CMP $procmux$44_CMP $procmux$17_CMP $procmux$5_CMP }
  Optimizing cells in module \latch_002.
Performed a total of 63 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002..
Removed 64 unused cells and 1776 unused wires.
<suppressed ~66 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002.
<suppressed ~533 debug messages>

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/8 on $pmux $procmux$1019.
    dead port 2/8 on $pmux $procmux$1019.
    dead port 3/8 on $pmux $procmux$1019.
    dead port 4/8 on $pmux $procmux$1019.
    dead port 6/8 on $pmux $procmux$1019.
    dead port 7/8 on $pmux $procmux$1019.
    dead port 1/8 on $pmux $procmux$1066.
    dead port 2/8 on $pmux $procmux$1066.
    dead port 3/8 on $pmux $procmux$1066.
    dead port 5/8 on $pmux $procmux$1066.
    dead port 6/8 on $pmux $procmux$1066.
    dead port 7/8 on $pmux $procmux$1066.
    dead port 2/8 on $pmux $procmux$109.
    dead port 3/8 on $pmux $procmux$109.
    dead port 4/8 on $pmux $procmux$109.
    dead port 5/8 on $pmux $procmux$109.
    dead port 6/8 on $pmux $procmux$109.
    dead port 7/8 on $pmux $procmux$109.
    dead port 1/8 on $pmux $procmux$1114.
    dead port 2/8 on $pmux $procmux$1114.
    dead port 4/8 on $pmux $procmux$1114.
    dead port 5/8 on $pmux $procmux$1114.
    dead port 6/8 on $pmux $procmux$1114.
    dead port 7/8 on $pmux $procmux$1114.
    dead port 1/8 on $pmux $procmux$1163.
    dead port 3/8 on $pmux $procmux$1163.
    dead port 4/8 on $pmux $procmux$1163.
    dead port 5/8 on $pmux $procmux$1163.
    dead port 6/8 on $pmux $procmux$1163.
    dead port 7/8 on $pmux $procmux$1163.
    dead port 2/8 on $pmux $procmux$1213.
    dead port 3/8 on $pmux $procmux$1213.
    dead port 4/8 on $pmux $procmux$1213.
    dead port 5/8 on $pmux $procmux$1213.
    dead port 6/8 on $pmux $procmux$1213.
    dead port 7/8 on $pmux $procmux$1213.
    dead port 1/8 on $pmux $procmux$1264.
    dead port 2/8 on $pmux $procmux$1264.
    dead port 3/8 on $pmux $procmux$1264.
    dead port 4/8 on $pmux $procmux$1264.
    dead port 5/8 on $pmux $procmux$1264.
    dead port 6/8 on $pmux $procmux$1264.
    dead port 7/8 on $pmux $procmux$1264.
    dead port 1/8 on $pmux $procmux$128.
    dead port 2/8 on $pmux $procmux$128.
    dead port 3/8 on $pmux $procmux$128.
    dead port 4/8 on $pmux $procmux$128.
    dead port 5/8 on $pmux $procmux$128.
    dead port 6/8 on $pmux $procmux$128.
    dead port 7/8 on $pmux $procmux$128.
    dead port 1/8 on $pmux $procmux$1316.
    dead port 2/8 on $pmux $procmux$1316.
    dead port 3/8 on $pmux $procmux$1316.
    dead port 4/8 on $pmux $procmux$1316.
    dead port 5/8 on $pmux $procmux$1316.
    dead port 6/8 on $pmux $procmux$1316.
    dead port 1/8 on $pmux $procmux$1369.
    dead port 2/8 on $pmux $procmux$1369.
    dead port 3/8 on $pmux $procmux$1369.
    dead port 4/8 on $pmux $procmux$1369.
    dead port 5/8 on $pmux $procmux$1369.
    dead port 7/8 on $pmux $procmux$1369.
    dead port 1/8 on $pmux $procmux$1423.
    dead port 2/8 on $pmux $procmux$1423.
    dead port 3/8 on $pmux $procmux$1423.
    dead port 4/8 on $pmux $procmux$1423.
    dead port 6/8 on $pmux $procmux$1423.
    dead port 7/8 on $pmux $procmux$1423.
    dead port 1/8 on $pmux $procmux$1478.
    dead port 2/8 on $pmux $procmux$1478.
    dead port 3/8 on $pmux $procmux$1478.
    dead port 5/8 on $pmux $procmux$1478.
    dead port 6/8 on $pmux $procmux$1478.
    dead port 7/8 on $pmux $procmux$1478.
    dead port 1/8 on $pmux $procmux$148.
    dead port 2/8 on $pmux $procmux$148.
    dead port 3/8 on $pmux $procmux$148.
    dead port 4/8 on $pmux $procmux$148.
    dead port 5/8 on $pmux $procmux$148.
    dead port 6/8 on $pmux $procmux$148.
    dead port 1/8 on $pmux $procmux$1534.
    dead port 2/8 on $pmux $procmux$1534.
    dead port 4/8 on $pmux $procmux$1534.
    dead port 5/8 on $pmux $procmux$1534.
    dead port 6/8 on $pmux $procmux$1534.
    dead port 7/8 on $pmux $procmux$1534.
    dead port 1/8 on $pmux $procmux$1591.
    dead port 3/8 on $pmux $procmux$1591.
    dead port 4/8 on $pmux $procmux$1591.
    dead port 5/8 on $pmux $procmux$1591.
    dead port 6/8 on $pmux $procmux$1591.
    dead port 7/8 on $pmux $procmux$1591.
    dead port 1/8 on $pmux $procmux$16.
    dead port 2/8 on $pmux $procmux$16.
    dead port 3/8 on $pmux $procmux$16.
    dead port 4/8 on $pmux $procmux$16.
    dead port 5/8 on $pmux $procmux$16.
    dead port 6/8 on $pmux $procmux$16.
    dead port 2/8 on $pmux $procmux$1649.
    dead port 3/8 on $pmux $procmux$1649.
    dead port 4/8 on $pmux $procmux$1649.
    dead port 5/8 on $pmux $procmux$1649.
    dead port 6/8 on $pmux $procmux$1649.
    dead port 7/8 on $pmux $procmux$1649.
    dead port 1/8 on $pmux $procmux$169.
    dead port 2/8 on $pmux $procmux$169.
    dead port 3/8 on $pmux $procmux$169.
    dead port 4/8 on $pmux $procmux$169.
    dead port 5/8 on $pmux $procmux$169.
    dead port 7/8 on $pmux $procmux$169.
    dead port 1/8 on $pmux $procmux$1708.
    dead port 2/8 on $pmux $procmux$1708.
    dead port 3/8 on $pmux $procmux$1708.
    dead port 4/8 on $pmux $procmux$1708.
    dead port 5/8 on $pmux $procmux$1708.
    dead port 6/8 on $pmux $procmux$1708.
    dead port 7/8 on $pmux $procmux$1708.
    dead port 1/8 on $pmux $procmux$1768.
    dead port 2/8 on $pmux $procmux$1768.
    dead port 3/8 on $pmux $procmux$1768.
    dead port 4/8 on $pmux $procmux$1768.
    dead port 5/8 on $pmux $procmux$1768.
    dead port 6/8 on $pmux $procmux$1768.
    dead port 1/7 on $pmux $procmux$1836.
    dead port 2/7 on $pmux $procmux$1836.
    dead port 3/7 on $pmux $procmux$1836.
    dead port 4/7 on $pmux $procmux$1836.
    dead port 5/7 on $pmux $procmux$1836.
    dead port 6/7 on $pmux $procmux$1836.
    dead port 1/8 on $pmux $procmux$1896.
    dead port 2/8 on $pmux $procmux$1896.
    dead port 3/8 on $pmux $procmux$1896.
    dead port 4/8 on $pmux $procmux$1896.
    dead port 5/8 on $pmux $procmux$1896.
    dead port 7/8 on $pmux $procmux$1896.
    dead port 1/8 on $pmux $procmux$191.
    dead port 2/8 on $pmux $procmux$191.
    dead port 3/8 on $pmux $procmux$191.
    dead port 4/8 on $pmux $procmux$191.
    dead port 6/8 on $pmux $procmux$191.
    dead port 7/8 on $pmux $procmux$191.
    dead port 1/6 on $pmux $procmux$1965.
    dead port 2/6 on $pmux $procmux$1965.
    dead port 3/6 on $pmux $procmux$1965.
    dead port 4/6 on $pmux $procmux$1965.
    dead port 5/6 on $pmux $procmux$1965.
    dead port 1/8 on $pmux $procmux$2025.
    dead port 2/8 on $pmux $procmux$2025.
    dead port 3/8 on $pmux $procmux$2025.
    dead port 4/8 on $pmux $procmux$2025.
    dead port 6/8 on $pmux $procmux$2025.
    dead port 7/8 on $pmux $procmux$2025.
    dead port 1/5 on $pmux $procmux$2095.
    dead port 2/5 on $pmux $procmux$2095.
    dead port 3/5 on $pmux $procmux$2095.
    dead port 4/5 on $pmux $procmux$2095.
    dead port 1/8 on $pmux $procmux$214.
    dead port 2/8 on $pmux $procmux$214.
    dead port 3/8 on $pmux $procmux$214.
    dead port 5/8 on $pmux $procmux$214.
    dead port 6/8 on $pmux $procmux$214.
    dead port 7/8 on $pmux $procmux$214.
    dead port 1/8 on $pmux $procmux$2155.
    dead port 2/8 on $pmux $procmux$2155.
    dead port 3/8 on $pmux $procmux$2155.
    dead port 5/8 on $pmux $procmux$2155.
    dead port 6/8 on $pmux $procmux$2155.
    dead port 7/8 on $pmux $procmux$2155.
    dead port 1/4 on $pmux $procmux$2226.
    dead port 2/4 on $pmux $procmux$2226.
    dead port 3/4 on $pmux $procmux$2226.
    dead port 1/8 on $pmux $procmux$2286.
    dead port 2/8 on $pmux $procmux$2286.
    dead port 4/8 on $pmux $procmux$2286.
    dead port 5/8 on $pmux $procmux$2286.
    dead port 6/8 on $pmux $procmux$2286.
    dead port 7/8 on $pmux $procmux$2286.
    dead port 1/3 on $pmux $procmux$2358.
    dead port 2/3 on $pmux $procmux$2358.
    dead port 1/8 on $pmux $procmux$238.
    dead port 2/8 on $pmux $procmux$238.
    dead port 4/8 on $pmux $procmux$238.
    dead port 5/8 on $pmux $procmux$238.
    dead port 6/8 on $pmux $procmux$238.
    dead port 7/8 on $pmux $procmux$238.
    dead port 2/8 on $pmux $procmux$2419.
    dead port 3/8 on $pmux $procmux$2419.
    dead port 4/8 on $pmux $procmux$2419.
    dead port 5/8 on $pmux $procmux$2419.
    dead port 6/8 on $pmux $procmux$2419.
    dead port 7/8 on $pmux $procmux$2419.
    dead port 1/8 on $pmux $procmux$2551.
    dead port 3/8 on $pmux $procmux$2551.
    dead port 4/8 on $pmux $procmux$2551.
    dead port 5/8 on $pmux $procmux$2551.
    dead port 6/8 on $pmux $procmux$2551.
    dead port 7/8 on $pmux $procmux$2551.
    dead port 1/8 on $pmux $procmux$263.
    dead port 3/8 on $pmux $procmux$263.
    dead port 4/8 on $pmux $procmux$263.
    dead port 5/8 on $pmux $procmux$263.
    dead port 6/8 on $pmux $procmux$263.
    dead port 7/8 on $pmux $procmux$263.
    dead port 1/8 on $pmux $procmux$2685.
    dead port 2/8 on $pmux $procmux$2685.
    dead port 3/8 on $pmux $procmux$2685.
    dead port 4/8 on $pmux $procmux$2685.
    dead port 5/8 on $pmux $procmux$2685.
    dead port 6/8 on $pmux $procmux$2685.
    dead port 7/8 on $pmux $procmux$2685.
    dead port 2/8 on $pmux $procmux$289.
    dead port 3/8 on $pmux $procmux$289.
    dead port 4/8 on $pmux $procmux$289.
    dead port 5/8 on $pmux $procmux$289.
    dead port 6/8 on $pmux $procmux$289.
    dead port 7/8 on $pmux $procmux$289.
    dead port 1/8 on $pmux $procmux$30.
    dead port 2/8 on $pmux $procmux$30.
    dead port 3/8 on $pmux $procmux$30.
    dead port 4/8 on $pmux $procmux$30.
    dead port 6/8 on $pmux $procmux$30.
    dead port 7/8 on $pmux $procmux$30.
    dead port 1/8 on $pmux $procmux$316.
    dead port 2/8 on $pmux $procmux$316.
    dead port 3/8 on $pmux $procmux$316.
    dead port 4/8 on $pmux $procmux$316.
    dead port 5/8 on $pmux $procmux$316.
    dead port 6/8 on $pmux $procmux$316.
    dead port 7/8 on $pmux $procmux$316.
    dead port 1/8 on $pmux $procmux$344.
    dead port 2/8 on $pmux $procmux$344.
    dead port 3/8 on $pmux $procmux$344.
    dead port 4/8 on $pmux $procmux$344.
    dead port 5/8 on $pmux $procmux$344.
    dead port 6/8 on $pmux $procmux$344.
    dead port 1/8 on $pmux $procmux$373.
    dead port 2/8 on $pmux $procmux$373.
    dead port 3/8 on $pmux $procmux$373.
    dead port 4/8 on $pmux $procmux$373.
    dead port 5/8 on $pmux $procmux$373.
    dead port 7/8 on $pmux $procmux$373.
    dead port 1/8 on $pmux $procmux$4.
    dead port 2/8 on $pmux $procmux$4.
    dead port 3/8 on $pmux $procmux$4.
    dead port 4/8 on $pmux $procmux$4.
    dead port 5/8 on $pmux $procmux$4.
    dead port 6/8 on $pmux $procmux$4.
    dead port 7/8 on $pmux $procmux$4.
    dead port 1/8 on $pmux $procmux$403.
    dead port 2/8 on $pmux $procmux$403.
    dead port 3/8 on $pmux $procmux$403.
    dead port 4/8 on $pmux $procmux$403.
    dead port 6/8 on $pmux $procmux$403.
    dead port 7/8 on $pmux $procmux$403.
    dead port 1/8 on $pmux $procmux$43.
    dead port 2/8 on $pmux $procmux$43.
    dead port 3/8 on $pmux $procmux$43.
    dead port 4/8 on $pmux $procmux$43.
    dead port 5/8 on $pmux $procmux$43.
    dead port 7/8 on $pmux $procmux$43.
    dead port 1/8 on $pmux $procmux$434.
    dead port 2/8 on $pmux $procmux$434.
    dead port 3/8 on $pmux $procmux$434.
    dead port 5/8 on $pmux $procmux$434.
    dead port 6/8 on $pmux $procmux$434.
    dead port 7/8 on $pmux $procmux$434.
    dead port 1/8 on $pmux $procmux$466.
    dead port 2/8 on $pmux $procmux$466.
    dead port 4/8 on $pmux $procmux$466.
    dead port 5/8 on $pmux $procmux$466.
    dead port 6/8 on $pmux $procmux$466.
    dead port 7/8 on $pmux $procmux$466.
    dead port 1/8 on $pmux $procmux$499.
    dead port 3/8 on $pmux $procmux$499.
    dead port 4/8 on $pmux $procmux$499.
    dead port 5/8 on $pmux $procmux$499.
    dead port 6/8 on $pmux $procmux$499.
    dead port 7/8 on $pmux $procmux$499.
    dead port 2/8 on $pmux $procmux$533.
    dead port 3/8 on $pmux $procmux$533.
    dead port 4/8 on $pmux $procmux$533.
    dead port 5/8 on $pmux $procmux$533.
    dead port 6/8 on $pmux $procmux$533.
    dead port 7/8 on $pmux $procmux$533.
    dead port 1/8 on $pmux $procmux$568.
    dead port 2/8 on $pmux $procmux$568.
    dead port 3/8 on $pmux $procmux$568.
    dead port 4/8 on $pmux $procmux$568.
    dead port 5/8 on $pmux $procmux$568.
    dead port 6/8 on $pmux $procmux$568.
    dead port 7/8 on $pmux $procmux$568.
    dead port 1/8 on $pmux $procmux$58.
    dead port 2/8 on $pmux $procmux$58.
    dead port 3/8 on $pmux $procmux$58.
    dead port 5/8 on $pmux $procmux$58.
    dead port 6/8 on $pmux $procmux$58.
    dead port 7/8 on $pmux $procmux$58.
    dead port 1/8 on $pmux $procmux$604.
    dead port 2/8 on $pmux $procmux$604.
    dead port 3/8 on $pmux $procmux$604.
    dead port 4/8 on $pmux $procmux$604.
    dead port 5/8 on $pmux $procmux$604.
    dead port 6/8 on $pmux $procmux$604.
    dead port 1/8 on $pmux $procmux$641.
    dead port 2/8 on $pmux $procmux$641.
    dead port 3/8 on $pmux $procmux$641.
    dead port 4/8 on $pmux $procmux$641.
    dead port 5/8 on $pmux $procmux$641.
    dead port 7/8 on $pmux $procmux$641.
    dead port 1/8 on $pmux $procmux$679.
    dead port 2/8 on $pmux $procmux$679.
    dead port 3/8 on $pmux $procmux$679.
    dead port 4/8 on $pmux $procmux$679.
    dead port 6/8 on $pmux $procmux$679.
    dead port 7/8 on $pmux $procmux$679.
    dead port 1/8 on $pmux $procmux$718.
    dead port 2/8 on $pmux $procmux$718.
    dead port 3/8 on $pmux $procmux$718.
    dead port 5/8 on $pmux $procmux$718.
    dead port 6/8 on $pmux $procmux$718.
    dead port 7/8 on $pmux $procmux$718.
    dead port 1/8 on $pmux $procmux$74.
    dead port 2/8 on $pmux $procmux$74.
    dead port 4/8 on $pmux $procmux$74.
    dead port 5/8 on $pmux $procmux$74.
    dead port 6/8 on $pmux $procmux$74.
    dead port 7/8 on $pmux $procmux$74.
    dead port 1/8 on $pmux $procmux$758.
    dead port 2/8 on $pmux $procmux$758.
    dead port 4/8 on $pmux $procmux$758.
    dead port 5/8 on $pmux $procmux$758.
    dead port 6/8 on $pmux $procmux$758.
    dead port 7/8 on $pmux $procmux$758.
    dead port 1/8 on $pmux $procmux$799.
    dead port 3/8 on $pmux $procmux$799.
    dead port 4/8 on $pmux $procmux$799.
    dead port 5/8 on $pmux $procmux$799.
    dead port 6/8 on $pmux $procmux$799.
    dead port 7/8 on $pmux $procmux$799.
    dead port 2/8 on $pmux $procmux$841.
    dead port 3/8 on $pmux $procmux$841.
    dead port 4/8 on $pmux $procmux$841.
    dead port 5/8 on $pmux $procmux$841.
    dead port 6/8 on $pmux $procmux$841.
    dead port 7/8 on $pmux $procmux$841.
    dead port 1/8 on $pmux $procmux$884.
    dead port 2/8 on $pmux $procmux$884.
    dead port 3/8 on $pmux $procmux$884.
    dead port 4/8 on $pmux $procmux$884.
    dead port 5/8 on $pmux $procmux$884.
    dead port 6/8 on $pmux $procmux$884.
    dead port 7/8 on $pmux $procmux$884.
    dead port 1/8 on $pmux $procmux$91.
    dead port 3/8 on $pmux $procmux$91.
    dead port 4/8 on $pmux $procmux$91.
    dead port 5/8 on $pmux $procmux$91.
    dead port 6/8 on $pmux $procmux$91.
    dead port 7/8 on $pmux $procmux$91.
    dead port 1/8 on $pmux $procmux$928.
    dead port 2/8 on $pmux $procmux$928.
    dead port 3/8 on $pmux $procmux$928.
    dead port 4/8 on $pmux $procmux$928.
    dead port 5/8 on $pmux $procmux$928.
    dead port 6/8 on $pmux $procmux$928.
    dead port 1/8 on $pmux $procmux$973.
    dead port 2/8 on $pmux $procmux$973.
    dead port 3/8 on $pmux $procmux$973.
    dead port 4/8 on $pmux $procmux$973.
    dead port 5/8 on $pmux $procmux$973.
    dead port 7/8 on $pmux $procmux$973.
Removed 370 multiplexer ports.
<suppressed ~62 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002'.
<suppressed ~336 debug messages>
Removed a total of 112 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002..
Removed 0 unused cells and 644 unused wires.
<suppressed ~1 debug messages>

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002.

5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002.
Performed a total of 0 changes.

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002'.
Removed a total of 0 cells.

5.20. Executing OPT_DFF pass (perform DFF optimizations).

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002..

5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002.

5.23. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== latch_002 ===

   Number of wires:                 38
   Number of wire bits:            178
   Number of public wires:           4
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            8
     $dlatch                        64
     $eq                             7
     $logic_not                      1
     $mux                           49
     $not                            9
     $reduce_or                      8

End of script. Logfile hash: 011d8154e2, CPU: user 0.42s system 0.00s, MEM: 20.59 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 58% 5x opt_expr (0 sec), 14% 4x opt_merge (0 sec), ...
