{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722501271524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722501271524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:34:31 2024 " "Processing started: Thu Aug 01 11:34:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722501271524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722501271524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Leningrad -c Leningrad " "Command: quartus_map --read_settings_files=on --write_settings_files=off Leningrad -c Leningrad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722501271524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1722501271871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nINT nint Leningrad.v(13) " "Verilog HDL Declaration information at Leningrad.v(13): object \"nINT\" differs only in case from object \"nint\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501271919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAMCE ramce Leningrad.v(46) " "Verilog HDL Declaration information at Leningrad.v(46): object \"RAMCE\" differs only in case from object \"ramce\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501271919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAMOE ramoe Leningrad.v(44) " "Verilog HDL Declaration information at Leningrad.v(44): object \"RAMOE\" differs only in case from object \"ramoe\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501271919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAM_BANK ram_bank Leningrad.v(466) " "Verilog HDL Declaration information at Leningrad.v(466): object \"RAM_BANK\" differs only in case from object \"ram_bank\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 466 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501271919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leningrad.v 1 1 " "Found 1 design units, including 1 entities, in source file leningrad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Leningrad " "Found entity 1: Leningrad" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501271927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501271927 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2.v(127) " "Verilog HDL information at ps2.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722501271927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501271927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501271927 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(135) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(135)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 135 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(136) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(136)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 136 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(137) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(137)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(138) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(138)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(139) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(139)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(140) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(140)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501272515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501272524 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501272524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501272524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmv_v.v 1 1 " "Found 1 design units, including 1 entities, in source file divmmv_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 divmmc_v " "Found entity 1: divmmc_v" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501272524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501272524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Leningrad " "Elaborating entity \"Leningrad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722501272565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Leningrad.v(66) " "Verilog HDL assignment warning at Leningrad.v(66): truncated value with size 32 to match size of target (5)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272565 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Leningrad.v(84) " "Verilog HDL assignment warning at Leningrad.v(84): truncated value with size 32 to match size of target (3)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272573 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(96) " "Verilog HDL assignment warning at Leningrad.v(96): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272573 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(100) " "Verilog HDL assignment warning at Leningrad.v(100): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272573 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(136) " "Verilog HDL assignment warning at Leningrad.v(136): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272573 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(163) " "Verilog HDL assignment warning at Leningrad.v(163): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(164) " "Verilog HDL assignment warning at Leningrad.v(164): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(232) " "Verilog HDL assignment warning at Leningrad.v(232): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(251) " "Verilog HDL assignment warning at Leningrad.v(251): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(278) " "Verilog HDL assignment warning at Leningrad.v(278): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(305) " "Verilog HDL assignment warning at Leningrad.v(305): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(335) " "Verilog HDL assignment warning at Leningrad.v(335): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Leningrad.v(374) " "Verilog HDL assignment warning at Leningrad.v(374): truncated value with size 32 to match size of target (5)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(378) " "Verilog HDL assignment warning at Leningrad.v(378): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(394) " "Verilog HDL assignment warning at Leningrad.v(394): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(395) " "Verilog HDL assignment warning at Leningrad.v(395): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(396) " "Verilog HDL assignment warning at Leningrad.v(396): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(398) " "Verilog HDL assignment warning at Leningrad.v(398): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272575 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(492) " "Verilog HDL assignment warning at Leningrad.v(492): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272583 "|Leningrad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:mkb " "Elaborating entity \"ps2\" for hierarchy \"ps2:mkb\"" {  } { { "Leningrad.v" "mkb" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722501272669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CODEWORD ps2.v(25) " "Verilog HDL or VHDL warning at ps2.v(25): object \"CODEWORD\" assigned a value but never read" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2.v(45) " "Verilog HDL assignment warning at ps2.v(45): truncated value with size 32 to match size of target (8)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ps2.v(57) " "Verilog HDL assignment warning at ps2.v(57): truncated value with size 32 to match size of target (12)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(71) " "Verilog HDL assignment warning at ps2.v(71): truncated value with size 32 to match size of target (4)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|ps2:kbd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc_v divmmc_v:mdv " "Elaborating entity \"divmmc_v\" for hierarchy \"divmmc_v:mdv\"" {  } { { "Leningrad.v" "mdv" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722501272677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(53) " "Verilog HDL assignment warning at divmmv_v.v(53): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(59) " "Verilog HDL assignment warning at divmmv_v.v(59): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(62) " "Verilog HDL assignment warning at divmmv_v.v(62): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(66) " "Verilog HDL assignment warning at divmmv_v.v(66): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(73) " "Verilog HDL assignment warning at divmmv_v.v(73): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(74) " "Verilog HDL assignment warning at divmmv_v.v(74): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(89) " "Verilog HDL assignment warning at divmmv_v.v(89): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(117) " "Verilog HDL assignment warning at divmmv_v.v(117): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divmmv_v.v(173) " "Verilog HDL assignment warning at divmmv_v.v(173): truncated value with size 32 to match size of target (4)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501272677 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722501274122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT VCC " "Pin \"WAIT\" is stuck at VCC" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501274635 "|Leningrad|WAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_BANK\[1\] GND " "Pin \"ROM_BANK\[1\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501274635 "|Leningrad|ROM_BANK[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[17\] GND " "Pin \"RAM_A\[17\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501274635 "|Leningrad|RAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[18\] GND " "Pin \"RAM_A\[18\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501274635 "|Leningrad|RAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMWR VCC " "Pin \"ROMWR\" is stuck at VCC" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501274635 "|Leningrad|ROMWR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1722501274635 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 420 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 107 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 431 -1 0 } } { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 128 -1 0 } } { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 159 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 84 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 232 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 443 -1 0 } } { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 137 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1722501274648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722501275081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "726 " "Implemented 726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722501275105 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722501275105 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1722501275105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722501275105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722501275105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_projects/Leningrad/output_files/Leningrad.map.smsg " "Generated suppressed messages file D:/quartus_projects/Leningrad/output_files/Leningrad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722501275177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722501275217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:34:35 2024 " "Processing ended: Thu Aug 01 11:34:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722501275217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722501275217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722501275217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722501275217 ""}
