
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120783                       # Number of seconds simulated
sim_ticks                                120782740904                       # Number of ticks simulated
final_tick                               1178641562217                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121470                       # Simulator instruction rate (inst/s)
host_op_rate                                   153403                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3323891                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927256                       # Number of bytes of host memory used
host_seconds                                 36337.76                       # Real time elapsed on the host
sim_insts                                  4413948864                       # Number of instructions simulated
sim_ops                                    5574320742                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2413568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2593920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       682240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1207552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6903808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2263424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2263424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9434                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53936                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17683                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17683                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19982723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21475916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5648489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9997720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57158895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18739631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18739631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18739631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19982723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21475916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5648489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9997720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               75898526                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144997289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177669                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088790                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931450                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9357990                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670218                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436876                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87591                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104463005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128046092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177669                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107094                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6258491                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5803714                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101762                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141751940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114561994     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783239      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365181      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380998      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265678      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124226      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779377      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977574      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513673      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141751940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159849                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883093                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103286988                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7224461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841503                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110164                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288815                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154443396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288815                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103803460                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4597591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1455842                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425561                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180663                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152992248                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3051                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403530                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26008                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214057470                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713094808                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713094808                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45798245                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33485                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17463                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3818699                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15183684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310546                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696151                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149131612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139194636                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107699                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25166367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57131074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141751940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84363127     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23732443     16.74%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959268      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810069      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908658      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700766      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063779      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118326      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95504      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141751940                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976302     74.86%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155942     11.96%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172006     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114964438     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013054      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358909     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842213      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139194636                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959981                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304250                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009370                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421553161                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174332139                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140498886                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201598                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2971555                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156473                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288815                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3889084                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       258833                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149165097                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15183684                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898143                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17463                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233032                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136823928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109737                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370708                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293547                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840634                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943631                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090301                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084435                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525047                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221160116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931634                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368625                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26752247                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956224                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137463125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88359259     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509673     16.38%     80.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810564      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816342      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766074      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537037      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563353      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094094      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006729      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137463125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006729                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283630559                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302637394                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3245349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.449973                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.449973                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618296670                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186407102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145815741                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144997289                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23732420                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19232296                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2058426                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9535942                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9106106                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2537768                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91069                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103472562                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130642115                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23732420                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11643874                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28544842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6694229                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3467972                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12077453                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1662489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140075475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.553536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111530633     79.62%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2686600      1.92%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2044713      1.46%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5022152      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1132358      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1624807      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225700      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          772026      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14036486     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140075475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163675                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900997                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102256423                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5053528                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28105084                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112861                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4547570                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4096058                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42532                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157639442                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80956                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4547570                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103123700                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1372761                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2195762                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27340984                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1494690                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156014599                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22879                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        273809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       610720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       173040                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219174424                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726663354                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726663354                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172856510                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46317914                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37978                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5053911                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15074512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7344400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123455                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1630545                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153237923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142272220                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194538                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28062352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60943346                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140075475                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563954                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80492441     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25030131     17.87%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11703376      8.36%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8581974      6.13%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7626520      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3027788      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2998241      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465083      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149921      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140075475                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         572287     68.64%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117672     14.11%     82.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143773     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119413955     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2137785      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16743      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13431397      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7272340      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142272220                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981206                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             833732                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425648185                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181338665                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138688408                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143105952                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349592                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3698468                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229776                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4547570                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         833427                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93335                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153275889                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51692                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15074512                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7344400                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21222                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1118705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2294236                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139706427                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12904416                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2565793                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20174900                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19842079                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7270484                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963511                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138870834                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138688408                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83190404                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230522391                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.956490                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360878                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101265397                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124363385                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28914259                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2061331                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135527905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84523720     62.37%     62.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23864786     17.61%     79.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10514322      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5509487      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4391939      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1576466      1.16%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1342210      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1001652      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2803323      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135527905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101265397                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124363385                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18490668                       # Number of memory references committed
system.switch_cpus1.commit.loads             11376044                       # Number of loads committed
system.switch_cpus1.commit.membars              16744                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17868615                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112055863                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2531793                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2803323                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286002226                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311103108                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4921814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101265397                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124363385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101265397                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.431854                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.431854                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698395                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698395                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629936556                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193178640                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147424432                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33488                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144997289                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24243185                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19659431                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2069961                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9886340                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9324594                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608318                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96144                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105894982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132575333                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24243185                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11932912                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29171049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6739050                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2782216                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12369400                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1625494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142490916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113319867     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2052364      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3757899      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3408088      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2169242      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1780406      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032023      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1075771      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13895256      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142490916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167198                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914330                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104817598                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4189445                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28795303                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49145                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4639419                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4193365                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160407686                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        25501                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4639419                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105663483                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1113885                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1873644                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27979953                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1220526                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158617458                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        234311                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224372943                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    738602132                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    738602132                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177642603                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46730322                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34983                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17492                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4381893                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15032276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7463245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84750                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668558                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155620125                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144629882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162877                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27269328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59818178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142490916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81910759     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24934698     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13108354      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7576551      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8383455      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3113081      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2765741      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       531064      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167213      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142490916                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         579238     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119107     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142652     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121790462     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2046556      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17491      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13350297      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7425076      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144629882                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997466                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             840997                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432754551                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182924653                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141451976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145470879                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280281                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3451809                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127147                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4639419                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         718946                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111137                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155655109                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15032276                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7463245                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17492                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1154762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1157405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2312167                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142242782                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12821174                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2387097                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20245880                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20241670                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7424706                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981003                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141582509                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141451976                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82536686                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231801585                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.975549                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103458490                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127387457                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28268136                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2092949                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137851497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924092                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694239                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85450876     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24273319     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12059941      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4102433      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5050135      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769147      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246529      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031428      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2867689      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137851497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103458490                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127387457                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18916562                       # Number of memory references committed
system.switch_cpus2.commit.loads             11580464                       # Number of loads committed
system.switch_cpus2.commit.membars              17492                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18387008                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114766267                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2627320                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2867689                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290639401                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          315950785                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2506373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103458490                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127387457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103458490                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401502                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401502                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713520                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713520                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640468672                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198002348                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149489251                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34984                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144997289                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22301915                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18384298                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989768                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9183631                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8557614                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340323                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87987                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108636538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122484157                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22301915                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10897937                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25609232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5887105                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3647478                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12604313                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1647471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141757426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.481198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116148194     81.93%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336624      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891671      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474267      1.75%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2771378      1.96%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2062714      1.46%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1189439      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742957      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12140182      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141757426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153809                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844734                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107440113                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5243587                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25151309                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58473                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3863943                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562786                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147806177                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3863943                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108185339                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1069381                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2842970                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24467443                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1328344                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146819907                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          651                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268030                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549390                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          520                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204757812                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685904933                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685904933                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167307903                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37449891                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38818                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22486                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4017251                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13950281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7249441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119965                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579016                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142680239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133540441                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26133                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20507878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48367323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141757426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942035                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85242851     60.13%     60.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22763954     16.06%     76.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12614286      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8132706      5.74%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7457224      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2973414      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1807399      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515299      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       250293      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141757426                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64602     22.85%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94159     33.31%     56.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123904     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112112552     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036917      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16332      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12180736      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7193904      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133540441                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920986                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282665                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409147105                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163227219                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130987613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133823106                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326532                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2909747                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172850                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3863943                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         811794                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109732                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142719016                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1367801                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13950281                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7249441                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22445                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1122496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292565                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131733316                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12014639                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1807124                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19207233                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18463582                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7192594                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908523                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130987892                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130987613                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76729572                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208408145                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903380                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368170                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97983806                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120426278                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22302567                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2022323                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137893483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873328                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681261                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89076042     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23472658     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9220300      6.69%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4741729      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4138195      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988352      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1722813      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810737      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722657      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137893483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97983806                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120426278                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18117122                       # Number of memory references committed
system.switch_cpus3.commit.loads             11040531                       # Number of loads committed
system.switch_cpus3.commit.membars              16332                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17271895                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108547991                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457206                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722657                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277899671                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289321687                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3239863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97983806                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120426278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97983806                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.479809                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.479809                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675763                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675763                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593586139                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181740923                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138451277                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32664                       # number of misc regfile writes
system.l20.replacements                         18866                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686807                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27058                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.382770                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.173703                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.565014                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5467.355248                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2712.906035                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000998                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000435                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.667402                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331165                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79173                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79173                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18830                       # number of Writeback hits
system.l20.Writeback_hits::total                18830                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79173                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79173                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79173                       # number of overall hits
system.l20.overall_hits::total                  79173                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18856                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18866                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18856                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18866                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18856                       # number of overall misses
system.l20.overall_misses::total                18866                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3297101                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5699140813                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5702437914                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3297101                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5699140813                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5702437914                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3297101                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5699140813                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5702437914                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98029                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98039                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18830                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18830                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98029                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98039                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98029                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98039                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192351                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192434                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192351                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192434                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192351                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192434                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 329710.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 302245.482234                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 302260.039966                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 329710.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 302245.482234                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 302260.039966                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 329710.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 302245.482234                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 302260.039966                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4312                       # number of writebacks
system.l20.writebacks::total                     4312                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18856                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18866                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18856                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18866                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18856                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18866                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2657781                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4494700821                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4497358602                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2657781                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4494700821                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4497358602                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2657781                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4494700821                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4497358602                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192351                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192434                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192351                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192434                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192351                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192434                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 265778.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238369.793222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238384.321107                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 265778.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238369.793222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238384.321107                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 265778.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238369.793222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238384.321107                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20279                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          740649                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28471                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.014155                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.466903                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.145280                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3509.859258                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4470.528559                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000872                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.428450                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545719                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53685                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53685                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20021                       # number of Writeback hits
system.l21.Writeback_hits::total                20021                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53685                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53685                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53685                       # number of overall hits
system.l21.overall_hits::total                  53685                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20265                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20278                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20265                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20278                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20265                       # number of overall misses
system.l21.overall_misses::total                20278                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3380014                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6762811016                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6766191030                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3380014                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6762811016                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6766191030                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3380014                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6762811016                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6766191030                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73950                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73963                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20021                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20021                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73950                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73963                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73950                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73963                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274037                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274164                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274037                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274164                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274037                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274164                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 260001.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 333718.777005                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 333671.517408                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 260001.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 333718.777005                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 333671.517408                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 260001.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 333718.777005                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 333671.517408                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3626                       # number of writebacks
system.l21.writebacks::total                     3626                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20265                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20278                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20265                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20278                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20265                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20278                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2547710                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5466946273                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5469493983                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2547710                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5466946273                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5469493983                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2547710                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5466946273                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5469493983                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274037                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274164                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274037                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274164                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274037                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274164                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195977.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 269772.823736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 269725.514498                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 195977.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 269772.823736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 269725.514498                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 195977.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 269772.823736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 269725.514498                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5345                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361279                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13537                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.688262                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.796414                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.870729                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2559.457901                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5352.874957                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032690                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001449                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.312434                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.653427                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34959                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34959                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10626                       # number of Writeback hits
system.l22.Writeback_hits::total                10626                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34959                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34959                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34959                       # number of overall hits
system.l22.overall_hits::total                  34959                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5330                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5344                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5330                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5344                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5330                       # number of overall misses
system.l22.overall_misses::total                 5344                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1598100014                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1602489802                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1598100014                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1602489802                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1598100014                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1602489802                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40289                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40303                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10626                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10626                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40289                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40303                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40289                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40303                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132294                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132596                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132294                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132596                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132294                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132596                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299831.147092                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299867.103668                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299831.147092                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299867.103668                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299831.147092                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299867.103668                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3551                       # number of writebacks
system.l22.writebacks::total                     3551                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5330                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5344                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5330                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5344                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5330                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5344                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1257559334                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1261054644                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1257559334                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1261054644                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1257559334                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1261054644                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132596                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132596                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132294                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132596                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235939.837523                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235975.794162                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235939.837523                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235975.794162                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235939.837523                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235975.794162                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9449                       # number of replacements
system.l23.tagsinuse                      8191.981204                       # Cycle average of tags in use
system.l23.total_refs                          557851                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17641                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.622414                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          364.066092                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.305934                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3954.590083                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3865.019095                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044442                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001014                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482738                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.471804                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41802                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41802                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24727                       # number of Writeback hits
system.l23.Writeback_hits::total                24727                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41802                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41802                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41802                       # number of overall hits
system.l23.overall_hits::total                  41802                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9430                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9444                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9434                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9448                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9434                       # number of overall misses
system.l23.overall_misses::total                 9448                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4645873                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3041359049                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3046004922                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1327158                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1327158                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4645873                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3042686207                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3047332080                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4645873                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3042686207                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3047332080                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51232                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51246                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24727                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24727                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51236                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51250                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51236                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51250                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.184065                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184288                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184128                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184351                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184128                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184351                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 331848.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 322519.517391                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 322533.346252                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 331789.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 331789.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 331848.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 322523.447848                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 322537.265030                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 331848.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 322523.447848                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 322537.265030                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6194                       # number of writebacks
system.l23.writebacks::total                     6194                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9430                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9444                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9434                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9448                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9434                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9448                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3752121                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2438707136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2442459257                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1070536                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1070536                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3752121                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2439777672                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2443529793                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3752121                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2439777672                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2443529793                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184065                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184288                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184128                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184351                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184128                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184351                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 268008.642857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 258611.573277                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 258625.503706                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       267634                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       267634                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 268008.642857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 258615.398770                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 258629.317633                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 268008.642857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 258615.398770                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 258629.317633                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.875444                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109413                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.932727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.875444                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881211                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101752                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3485101                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3485101                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3485101                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3485101                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3485101                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3485101                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101762                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101762                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101762                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101762                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 348510.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 348510.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 348510.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 348510.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 348510.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 348510.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3380101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3380101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3380101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3380101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3380101                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3380101                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 338010.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 338010.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 338010.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 338010.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 338010.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 338010.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98029                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220208                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98285                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1945.568581                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499959                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500041                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955804                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955804                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665239                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665239                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665239                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665239                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       408026                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        408026                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       408026                       # number of overall misses
system.cpu0.dcache.overall_misses::total       408026                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47414146347                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47414146347                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13919027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13919027                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47428065374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47428065374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47428065374                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47428065374                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035898                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021393                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021393                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021393                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021393                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116229.375066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116229.375066                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 154655.855556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 154655.855556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116237.850956                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116237.850956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116237.850956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116237.850956                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18830                       # number of writebacks
system.cpu0.dcache.writebacks::total            18830                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309907                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98029                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98029                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98029                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98029                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98029                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11104418545                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11104418545                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11104418545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11104418545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11104418545                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11104418545                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005140                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005140                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005140                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005140                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113276.872609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113276.872609                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113276.872609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113276.872609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113276.872609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113276.872609                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996204                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017158191                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050722.159274                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996204                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12077436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12077436                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12077436                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12077436                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12077436                       # number of overall hits
system.cpu1.icache.overall_hits::total       12077436                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4411327                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4411327                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4411327                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4411327                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4411327                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4411327                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12077453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12077453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12077453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12077453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12077453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12077453                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259489.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259489.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259489.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259489.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259489.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259489.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3487914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3487914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3487914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3487914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3487914                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3487914                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 268301.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 268301.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 268301.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 268301.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 268301.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 268301.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73950                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180566203                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74206                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2433.310015                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.741409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.258591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901334                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098666                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9713808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9713808                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7081137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7081137                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20954                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16744                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16794945                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16794945                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16794945                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16794945                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179869                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179869                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179869                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27069634751                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27069634751                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27069634751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27069634751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27069634751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27069634751                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9893677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9893677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7081137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7081137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16974814                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16974814                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16974814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16974814                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018180                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018180                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010596                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 150496.387654                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150496.387654                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 150496.387654                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 150496.387654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 150496.387654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 150496.387654                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20021                       # number of writebacks
system.cpu1.dcache.writebacks::total            20021                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105919                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105919                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105919                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73950                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73950                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10441476837                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10441476837                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10441476837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10441476837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10441476837                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10441476837                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141196.441339                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 141196.441339                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 141196.441339                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 141196.441339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 141196.441339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 141196.441339                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996704                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015329257                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192935.760259                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996704                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12369383                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12369383                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12369383                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12369383                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12369383                       # number of overall hits
system.cpu2.icache.overall_hits::total       12369383                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12369400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12369400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12369400                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12369400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12369400                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12369400                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40289                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169079254                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40545                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.162881                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892227                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107773                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905829                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094171                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9642816                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9642816                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7301690                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7301690                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17492                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16944506                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16944506                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16944506                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16944506                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122002                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122002                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15227906168                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15227906168                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15227906168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15227906168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15227906168                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15227906168                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9764818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9764818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7301690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7301690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17066508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17066508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17066508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17066508                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124816.856838                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124816.856838                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 124816.856838                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124816.856838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 124816.856838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124816.856838                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10626                       # number of writebacks
system.cpu2.dcache.writebacks::total            10626                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81713                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81713                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81713                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81713                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40289                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40289                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40289                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40289                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3916002156                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3916002156                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3916002156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3916002156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3916002156                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3916002156                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97197.799796                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97197.799796                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97197.799796                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97197.799796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97197.799796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97197.799796                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995917                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015827717                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043918.947686                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995917                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12604296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12604296                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12604296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12604296                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12604296                       # number of overall hits
system.cpu3.icache.overall_hits::total       12604296                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5512311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5512311                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5512311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5512311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5512311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5512311                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12604313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12604313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12604313                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12604313                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12604313                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12604313                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 324253.588235                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 324253.588235                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 324253.588235                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 324253.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 324253.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 324253.588235                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4762073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4762073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4762073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4762073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4762073                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4762073                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340148.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340148.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340148.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340148.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340148.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340148.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51236                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172488798                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51492                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3349.817409                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.218995                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.781005                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8946354                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8946354                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7039707                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7039707                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17244                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17244                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16332                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16332                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15986061                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15986061                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15986061                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15986061                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148572                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148572                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3233                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3233                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151805                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151805                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151805                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151805                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20498984396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20498984396                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    840757373                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    840757373                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21339741769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21339741769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21339741769                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21339741769                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9094926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9094926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7042940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7042940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16137866                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16137866                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16137866                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16137866                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016336                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016336                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000459                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000459                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009407                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009407                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009407                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009407                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137973.402768                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137973.402768                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 260054.863285                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 260054.863285                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140573.378802                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140573.378802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140573.378802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140573.378802                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1613213                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       230459                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24727                       # number of writebacks
system.cpu3.dcache.writebacks::total            24727                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97340                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97340                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3229                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3229                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100569                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100569                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51232                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51232                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51236                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51236                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5856451977                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5856451977                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1360358                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1360358                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5857812335                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5857812335                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5857812335                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5857812335                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114312.382437                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114312.382437                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 340089.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 340089.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114330.008880                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114330.008880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114330.008880                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114330.008880                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
