// Seed: 1052614952
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    output uwire id_13
);
  id_15(
      -1'h0, 1
  );
  assign module_1.id_2 = 0;
  always_comb id_8 = id_9 * id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_0,
      id_0,
      id_6,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_6,
      id_5,
      id_3
  );
  real id_9;
endmodule
