
*** Running vivado
    with args -log Error_Test_Read_WithError_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Error_Test_Read_WithError_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Sep  8 13:15:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Error_Test_Read_WithError_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.cache/ip 
Command: synth_design -top Error_Test_Read_WithError_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21472
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 944.180 ; gain = 472.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Error_Test_Read_WithError_0_0' [c:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.gen/sources_1/bd/Error_Test/ip/Error_Test_Read_WithError_0_0/synth/Error_Test_Read_WithError_0_0.vhd:73]
	Parameter ADDR_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 12000000 - type: integer 
INFO: [Synth 8-3491] module 'Read_WithError' declared at 'C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.srcs/sources_1/new/Read_WithError.vhd:10' bound to instance 'U0' of component 'Read_WithError' [c:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.gen/sources_1/bd/Error_Test/ip/Error_Test_Read_WithError_0_0/synth/Error_Test_Read_WithError_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Read_WithError' [C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.srcs/sources_1/new/Read_WithError.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Read_WithError' (0#1) [C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.srcs/sources_1/new/Read_WithError.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Error_Test_Read_WithError_0_0' (0#1) [c:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.gen/sources_1/bd/Error_Test/ip/Error_Test_Read_WithError_0_0/synth/Error_Test_Read_WithError_0_0.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.srcs/sources_1/new/Read_WithError.vhd:70]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.547 ; gain = 578.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.547 ; gain = 578.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.547 ; gain = 578.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Read_WithError'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              read_start |                          0000001 |                              000
                    read |                          0000010 |                              001
            read_capture |                          0000100 |                              010
         data_validation |                          0001000 |                              011
               send_data |                          0010000 |                              101
               next_addr |                          0100000 |                              100
                    done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Read_WithError'
WARNING: [Synth 8-327] inferring latch for variable 'WE_n_reg' [C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.srcs/sources_1/new/Read_WithError.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.547 ; gain = 578.613
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[15] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[14] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[13] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[12] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[11] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[10] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[9] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[8] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[7] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[6] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[5] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[4] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[3] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[2] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[1] driven by constant 1
INFO: [Synth 8-3917] design Error_Test_Read_WithError_0_0 has port DQ_t[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1233.633 ; gain = 761.699
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1233.633 ; gain = 761.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1233.633 ; gain = 761.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    18|
|3     |LUT2   |     4|
|4     |LUT3   |    12|
|5     |LUT4   |     7|
|6     |LUT5   |     1|
|7     |LUT6   |     8|
|8     |FDCE   |    61|
|9     |FDPE   |    10|
|10    |FDRE   |    24|
|11    |LD     |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   154|
|2     |  U0     |Read_WithError |   154|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.137 ; gain = 959.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: e538932
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.406 ; gain = 1080.496
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1854.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test3/SRAM_Breadboard_Test3.runs/Error_Test_Read_WithError_0_0_synth_1/Error_Test_Read_WithError_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.043 ; gain = 301.637
INFO: [Vivado 12-24828] Executing command : report_utilization -file Error_Test_Read_WithError_0_0_utilization_synth.rpt -pb Error_Test_Read_WithError_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 13:16:28 2025...
