package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for calcspinbeff kernel
var calcspinbeff_code cu.Function

// Stores the arguments for calcspinbeff kernel invocation
type calcspinbeff_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_sn unsafe.Pointer
	 arg_cn unsafe.Pointer
	 arg_wc unsafe.Pointer
	 arg_wc_mul float32
	 arg_nspins unsafe.Pointer
	 arg_nspins_mul float32
	 arg_brms_x unsafe.Pointer
	 arg_brms_y unsafe.Pointer
	 arg_brms_z unsafe.Pointer
	 arg_delta_time float32
	 arg_ctime float32
	 arg_gammaLL float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 argptr [21]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for calcspinbeff kernel invocation
var calcspinbeff_args calcspinbeff_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 calcspinbeff_args.argptr[0] = unsafe.Pointer(&calcspinbeff_args.arg_tx)
	 calcspinbeff_args.argptr[1] = unsafe.Pointer(&calcspinbeff_args.arg_ty)
	 calcspinbeff_args.argptr[2] = unsafe.Pointer(&calcspinbeff_args.arg_tz)
	 calcspinbeff_args.argptr[3] = unsafe.Pointer(&calcspinbeff_args.arg_mx)
	 calcspinbeff_args.argptr[4] = unsafe.Pointer(&calcspinbeff_args.arg_my)
	 calcspinbeff_args.argptr[5] = unsafe.Pointer(&calcspinbeff_args.arg_mz)
	 calcspinbeff_args.argptr[6] = unsafe.Pointer(&calcspinbeff_args.arg_sn)
	 calcspinbeff_args.argptr[7] = unsafe.Pointer(&calcspinbeff_args.arg_cn)
	 calcspinbeff_args.argptr[8] = unsafe.Pointer(&calcspinbeff_args.arg_wc)
	 calcspinbeff_args.argptr[9] = unsafe.Pointer(&calcspinbeff_args.arg_wc_mul)
	 calcspinbeff_args.argptr[10] = unsafe.Pointer(&calcspinbeff_args.arg_nspins)
	 calcspinbeff_args.argptr[11] = unsafe.Pointer(&calcspinbeff_args.arg_nspins_mul)
	 calcspinbeff_args.argptr[12] = unsafe.Pointer(&calcspinbeff_args.arg_brms_x)
	 calcspinbeff_args.argptr[13] = unsafe.Pointer(&calcspinbeff_args.arg_brms_y)
	 calcspinbeff_args.argptr[14] = unsafe.Pointer(&calcspinbeff_args.arg_brms_z)
	 calcspinbeff_args.argptr[15] = unsafe.Pointer(&calcspinbeff_args.arg_delta_time)
	 calcspinbeff_args.argptr[16] = unsafe.Pointer(&calcspinbeff_args.arg_ctime)
	 calcspinbeff_args.argptr[17] = unsafe.Pointer(&calcspinbeff_args.arg_gammaLL)
	 calcspinbeff_args.argptr[18] = unsafe.Pointer(&calcspinbeff_args.arg_Nx)
	 calcspinbeff_args.argptr[19] = unsafe.Pointer(&calcspinbeff_args.arg_Ny)
	 calcspinbeff_args.argptr[20] = unsafe.Pointer(&calcspinbeff_args.arg_Nz)
	 }

// Wrapper for calcspinbeff CUDA kernel, asynchronous.
func k_calcspinbeff_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, sn unsafe.Pointer, cn unsafe.Pointer, wc unsafe.Pointer, wc_mul float32, nspins unsafe.Pointer, nspins_mul float32, brms_x unsafe.Pointer, brms_y unsafe.Pointer, brms_z unsafe.Pointer, delta_time float32, ctime float32, gammaLL float32, Nx int, Ny int, Nz int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("calcspinbeff")
	}

	calcspinbeff_args.Lock()
	defer calcspinbeff_args.Unlock()

	if calcspinbeff_code == 0{
		calcspinbeff_code = fatbinLoad(calcspinbeff_map, "calcspinbeff")
	}

	 calcspinbeff_args.arg_tx = tx
	 calcspinbeff_args.arg_ty = ty
	 calcspinbeff_args.arg_tz = tz
	 calcspinbeff_args.arg_mx = mx
	 calcspinbeff_args.arg_my = my
	 calcspinbeff_args.arg_mz = mz
	 calcspinbeff_args.arg_sn = sn
	 calcspinbeff_args.arg_cn = cn
	 calcspinbeff_args.arg_wc = wc
	 calcspinbeff_args.arg_wc_mul = wc_mul
	 calcspinbeff_args.arg_nspins = nspins
	 calcspinbeff_args.arg_nspins_mul = nspins_mul
	 calcspinbeff_args.arg_brms_x = brms_x
	 calcspinbeff_args.arg_brms_y = brms_y
	 calcspinbeff_args.arg_brms_z = brms_z
	 calcspinbeff_args.arg_delta_time = delta_time
	 calcspinbeff_args.arg_ctime = ctime
	 calcspinbeff_args.arg_gammaLL = gammaLL
	 calcspinbeff_args.arg_Nx = Nx
	 calcspinbeff_args.arg_Ny = Ny
	 calcspinbeff_args.arg_Nz = Nz
	

	args := calcspinbeff_args.argptr[:]
	cu.LaunchKernel(calcspinbeff_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("calcspinbeff")
	}
}

// maps compute capability on PTX code for calcspinbeff kernel.
var calcspinbeff_map = map[int]string{ 0: "" ,
30: calcspinbeff_ptx_30 ,
35: calcspinbeff_ptx_35 ,
37: calcspinbeff_ptx_37 ,
50: calcspinbeff_ptx_50 ,
52: calcspinbeff_ptx_52 ,
53: calcspinbeff_ptx_53 ,
60: calcspinbeff_ptx_60 ,
61: calcspinbeff_ptx_61 ,
70: calcspinbeff_ptx_70 ,
75: calcspinbeff_ptx_75  }

// calcspinbeff PTX code for various compute capabilities.
const(
  calcspinbeff_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<238>;
	.reg .b64 	%rd<71>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r78, [calcspinbeff_param_18];
	ld.param.u32 	%r79, [calcspinbeff_param_19];
	ld.param.u32 	%r80, [calcspinbeff_param_20];
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r1, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r2, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r3, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r2, %r79;
	setp.ge.s32	%p2, %r1, %r78;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r90, %r3, %r79, %r2;
	mad.lo.s32 	%r4, %r90, %r78, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.f32 	%f5, [%rd42];
	ld.global.f32 	%f56, [%rd39];
	ld.global.f32 	%f6, [%rd43];
	ld.global.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.f32 	%f7, [%rd44];
	ld.global.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r217, WARP_SZ;
	setp.lt.s32	%p8, %r217, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r91, %f130;
	shr.u32 	%r92, %r217, 31;
	add.s32 	%r93, %r217, %r92;
	shr.s32 	%r7, %r93, 1;
	mov.u32 	%r94, 31;
	mov.u32 	%r95, -1;
	shfl.sync.down.b32 	%r96|%p9, %r91, %r7, %r94, %r95;
	mov.b32 	 %f61, %r96;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r217, 3;
	mov.u32 	%r217, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r227, %f63;
	cvt.rn.f32.s32	%f64, %r227;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shl.b32 	%r99, %r9, 8;
	or.b32  	%r10, %r99, -2147483648;
	add.u64 	%rd46, %SP, 0;
	add.u64 	%rd68, %SPL, 0;
	mov.u32 	%r219, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r218, -6;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r102, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r100, %r102, %r10, %r219;
	madc.hi.u32     %r219, %r102, %r10,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r100;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r218, %r218, 1;
	setp.ne.s32	%p13, %r218, 0;
	@%p13 bra 	BB0_11;

	bfe.u32 	%r105, %r9, 23, 8;
	add.s32 	%r106, %r105, -128;
	shr.u32 	%r107, %r106, 5;
	and.b32  	%r15, %r9, -2147483648;
	cvta.to.local.u64 	%rd48, %rd46;
	st.local.u32 	[%rd48+24], %r219;
	bfe.u32 	%r16, %r9, 23, 5;
	mov.u32 	%r108, 6;
	sub.s32 	%r109, %r108, %r107;
	mul.wide.s32 	%rd49, %r109, 4;
	add.s64 	%rd6, %rd48, %rd49;
	ld.local.u32 	%r220, [%rd6];
	ld.local.u32 	%r221, [%rd6+-4];
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r110, 32;
	sub.s32 	%r111, %r110, %r16;
	shr.u32 	%r112, %r221, %r111;
	shl.b32 	%r113, %r220, %r16;
	add.s32 	%r220, %r112, %r113;
	ld.local.u32 	%r114, [%rd6+-8];
	shr.u32 	%r115, %r114, %r111;
	shl.b32 	%r116, %r221, %r16;
	add.s32 	%r221, %r115, %r116;

BB0_14:
	shr.u32 	%r117, %r221, 30;
	shl.b32 	%r118, %r220, 2;
	add.s32 	%r222, %r117, %r118;
	shl.b32 	%r24, %r221, 2;
	shr.u32 	%r119, %r222, 31;
	shr.u32 	%r120, %r220, 30;
	add.s32 	%r25, %r119, %r120;
	setp.eq.s32	%p15, %r119, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r121, %r222;
	neg.s32 	%r224, %r24;
	setp.eq.s32	%p16, %r24, 0;
	selp.u32	%r122, 1, 0, %p16;
	add.s32 	%r222, %r122, %r121;
	xor.b32  	%r223, %r15, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r223, %r15;
	mov.u32 	%r224, %r24;

BB0_17:
	clz.b32 	%r226, %r222;
	setp.eq.s32	%p17, %r226, 0;
	shl.b32 	%r123, %r222, %r226;
	mov.u32 	%r124, 32;
	sub.s32 	%r125, %r124, %r226;
	shr.u32 	%r126, %r224, %r125;
	add.s32 	%r127, %r126, %r123;
	selp.b32	%r33, %r222, %r127, %p17;
	mov.u32 	%r128, -921707870;
	mul.hi.u32 	%r225, %r33, %r128;
	setp.eq.s32	%p18, %r15, 0;
	neg.s32 	%r129, %r25;
	selp.b32	%r227, %r25, %r129, %p18;
	setp.lt.s32	%p19, %r225, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r130, %r33, -921707870;
	shr.u32 	%r131, %r130, 31;
	shl.b32 	%r132, %r225, 1;
	add.s32 	%r225, %r131, %r132;
	add.s32 	%r226, %r226, 1;

BB0_19:
	mov.u32 	%r133, 126;
	sub.s32 	%r134, %r133, %r226;
	shl.b32 	%r135, %r134, 23;
	add.s32 	%r136, %r225, 1;
	shr.u32 	%r137, %r136, 7;
	add.s32 	%r138, %r137, 1;
	shr.u32 	%r139, %r138, 1;
	add.s32 	%r140, %r139, %r135;
	or.b32  	%r141, %r140, %r223;
	mov.b32 	 %f132, %r141;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r41, %r227, 1;
	setp.eq.s32	%p20, %r41, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r142, %r227, 2;
	setp.eq.s32	%p23, %r142, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	mul.f32 	%f85, %f130, %f135;
	cvta.to.global.u64 	%rd50, %rd19;
	add.s64 	%rd52, %rd50, %rd38;
	ld.global.f32 	%f86, [%rd52];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd52], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r237, %f88;
	cvt.rn.f32.s32	%f89, %r237;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r43, %f137;
	shr.u32 	%r44, %r43, 23;
	shl.b32 	%r159, %r43, 8;
	or.b32  	%r45, %r159, -2147483648;
	add.u64 	%rd54, %SP, 0;
	add.u64 	%rd70, %SPL, 0;
	mov.u32 	%r229, 0;
	mov.u64 	%rd69, __cudart_i2opi_f;
	mov.u32 	%r228, -6;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r162, [%rd69];
	// inline asm
	{
	mad.lo.cc.u32   %r160, %r162, %r45, %r229;
	madc.hi.u32     %r229, %r162, %r45,  0;
	}
	// inline asm
	st.local.u32 	[%rd70], %r160;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd69, %rd69, 4;
	add.s32 	%r228, %r228, 1;
	setp.ne.s32	%p26, %r228, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r165, %r44, 255;
	add.s32 	%r166, %r165, -128;
	shr.u32 	%r167, %r166, 5;
	and.b32  	%r50, %r43, -2147483648;
	cvta.to.local.u64 	%rd56, %rd54;
	st.local.u32 	[%rd56+24], %r229;
	mov.u32 	%r168, 6;
	sub.s32 	%r169, %r168, %r167;
	mul.wide.s32 	%rd57, %r169, 4;
	add.s64 	%rd12, %rd56, %rd57;
	ld.local.u32 	%r230, [%rd12];
	ld.local.u32 	%r231, [%rd12+-4];
	and.b32  	%r53, %r44, 31;
	setp.eq.s32	%p27, %r53, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r170, 32;
	sub.s32 	%r171, %r170, %r53;
	shr.u32 	%r172, %r231, %r171;
	shl.b32 	%r173, %r230, %r53;
	add.s32 	%r230, %r172, %r173;
	ld.local.u32 	%r174, [%rd12+-8];
	shr.u32 	%r175, %r174, %r171;
	shl.b32 	%r176, %r231, %r53;
	add.s32 	%r231, %r175, %r176;

BB0_37:
	shr.u32 	%r177, %r231, 30;
	shl.b32 	%r178, %r230, 2;
	add.s32 	%r232, %r177, %r178;
	shl.b32 	%r59, %r231, 2;
	shr.u32 	%r179, %r232, 31;
	shr.u32 	%r180, %r230, 30;
	add.s32 	%r60, %r179, %r180;
	setp.eq.s32	%p28, %r179, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r181, %r232;
	neg.s32 	%r234, %r59;
	setp.eq.s32	%p29, %r59, 0;
	selp.u32	%r182, 1, 0, %p29;
	add.s32 	%r232, %r182, %r181;
	xor.b32  	%r233, %r50, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r233, %r50;
	mov.u32 	%r234, %r59;

BB0_40:
	clz.b32 	%r236, %r232;
	setp.eq.s32	%p30, %r236, 0;
	shl.b32 	%r183, %r232, %r236;
	mov.u32 	%r184, 32;
	sub.s32 	%r185, %r184, %r236;
	shr.u32 	%r186, %r234, %r185;
	add.s32 	%r187, %r186, %r183;
	selp.b32	%r68, %r232, %r187, %p30;
	mov.u32 	%r188, -921707870;
	mul.hi.u32 	%r235, %r68, %r188;
	setp.eq.s32	%p31, %r50, 0;
	neg.s32 	%r189, %r60;
	selp.b32	%r237, %r60, %r189, %p31;
	setp.lt.s32	%p32, %r235, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r190, %r68, -921707870;
	shr.u32 	%r191, %r190, 31;
	shl.b32 	%r192, %r235, 1;
	add.s32 	%r235, %r191, %r192;
	add.s32 	%r236, %r236, 1;

BB0_42:
	mov.u32 	%r193, 126;
	sub.s32 	%r194, %r193, %r236;
	shl.b32 	%r195, %r194, 23;
	add.s32 	%r196, %r235, 1;
	shr.u32 	%r197, %r196, 7;
	add.s32 	%r198, %r197, 1;
	shr.u32 	%r199, %r198, 1;
	add.s32 	%r200, %r199, %r195;
	or.b32  	%r201, %r200, %r233;
	mov.b32 	 %f138, %r201;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r76, %r237, 1;
	and.b32  	%r77, %r76, 1;
	setp.eq.s32	%p33, %r77, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r202, %r76, 2;
	setp.eq.s32	%p36, %r202, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	mul.f32 	%f110, %f130, %f141;
	cvta.to.global.u64 	%rd58, %rd20;
	add.s64 	%rd60, %rd58, %rd38;
	ld.global.f32 	%f111, [%rd60];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd60], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	cvta.to.global.u64 	%rd61, %rd13;
	add.s64 	%rd62, %rd61, %rd38;
	ld.global.f32 	%f121, [%rd62];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd62], %f122;
	cvta.to.global.u64 	%rd63, %rd14;
	add.s64 	%rd64, %rd63, %rd38;
	ld.global.f32 	%f123, [%rd64];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd64], %f124;
	cvta.to.global.u64 	%rd65, %rd15;
	add.s64 	%rd66, %rd65, %rd38;
	ld.global.f32 	%f125, [%rd66];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd66], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
   calcspinbeff_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	calcspinbeff
.global .align 4 .f32 cc;
.global .align 4 .f32 ss;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .f32 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .f32 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .u64 calcspinbeff_param_14,
	.param .f32 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .f32 calcspinbeff_param_17,
	.param .u32 calcspinbeff_param_18,
	.param .u32 calcspinbeff_param_19,
	.param .u32 calcspinbeff_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [calcspinbeff_param_0];
	ld.param.u64 	%rd14, [calcspinbeff_param_1];
	ld.param.u64 	%rd15, [calcspinbeff_param_2];
	ld.param.u64 	%rd16, [calcspinbeff_param_3];
	ld.param.u64 	%rd17, [calcspinbeff_param_4];
	ld.param.u64 	%rd18, [calcspinbeff_param_5];
	ld.param.u64 	%rd19, [calcspinbeff_param_6];
	ld.param.u64 	%rd20, [calcspinbeff_param_7];
	ld.param.u64 	%rd21, [calcspinbeff_param_8];
	ld.param.f32 	%f127, [calcspinbeff_param_9];
	ld.param.u64 	%rd22, [calcspinbeff_param_10];
	ld.param.f32 	%f128, [calcspinbeff_param_11];
	ld.param.u64 	%rd23, [calcspinbeff_param_12];
	ld.param.u64 	%rd24, [calcspinbeff_param_13];
	ld.param.u64 	%rd25, [calcspinbeff_param_14];
	ld.param.f32 	%f51, [calcspinbeff_param_15];
	ld.param.f32 	%f52, [calcspinbeff_param_16];
	ld.param.f32 	%f53, [calcspinbeff_param_17];
	ld.param.u32 	%r79, [calcspinbeff_param_18];
	ld.param.u32 	%r80, [calcspinbeff_param_19];
	ld.param.u32 	%r81, [calcspinbeff_param_20];
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.y;
	mov.u32 	%r86, %ctaid.y;
	mov.u32 	%r87, %tid.y;
	mad.lo.s32 	%r2, %r85, %r86, %r87;
	mov.u32 	%r88, %ntid.z;
	mov.u32 	%r89, %ctaid.z;
	mov.u32 	%r90, %tid.z;
	mad.lo.s32 	%r3, %r88, %r89, %r90;
	setp.ge.s32	%p1, %r2, %r80;
	setp.ge.s32	%p2, %r1, %r79;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r81;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_54;

	mad.lo.s32 	%r91, %r3, %r80, %r2;
	mad.lo.s32 	%r4, %r91, %r79, %r1;
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd26, %rd21;
	mul.wide.s32 	%rd27, %r4, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.f32 	%f54, [%rd28];
	mul.f32 	%f127, %f54, %f127;

BB0_3:
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd29, %rd22;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f55, [%rd31];
	mul.f32 	%f128, %f55, %f128;

BB0_5:
	cvta.to.global.u64 	%rd32, %rd25;
	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd23;
	cvta.to.global.u64 	%rd35, %rd18;
	cvta.to.global.u64 	%rd36, %rd17;
	cvta.to.global.u64 	%rd37, %rd16;
	mul.wide.s32 	%rd38, %r4, 4;
	add.s64 	%rd39, %rd37, %rd38;
	add.s64 	%rd40, %rd36, %rd38;
	add.s64 	%rd41, %rd35, %rd38;
	add.s64 	%rd42, %rd34, %rd38;
	add.s64 	%rd43, %rd33, %rd38;
	add.s64 	%rd44, %rd32, %rd38;
	ld.global.nc.f32 	%f5, [%rd42];
	ld.global.nc.f32 	%f56, [%rd39];
	ld.global.nc.f32 	%f6, [%rd43];
	ld.global.nc.f32 	%f57, [%rd40];
	mul.f32 	%f58, %f57, %f6;
	fma.rn.f32 	%f59, %f56, %f5, %f58;
	ld.global.nc.f32 	%f7, [%rd44];
	ld.global.nc.f32 	%f60, [%rd41];
	fma.rn.f32 	%f130, %f60, %f7, %f59;
	mov.u32 	%r190, WARP_SZ;
	setp.lt.s32	%p8, %r190, 2;
	@%p8 bra 	BB0_7;

BB0_6:
	mov.b32 	 %r92, %f130;
	shr.u32 	%r93, %r190, 31;
	add.s32 	%r94, %r190, %r93;
	shr.s32 	%r7, %r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	shfl.sync.down.b32 	%r97|%p9, %r92, %r7, %r95, %r96;
	mov.b32 	 %f61, %r97;
	add.f32 	%f130, %f130, %f61;
	setp.gt.s32	%p10, %r190, 3;
	mov.u32 	%r190, %r7;
	@%p10 bra 	BB0_6;

BB0_7:
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f137, %f127, %f52;
	abs.f32 	%f13, %f137;
	setp.neu.f32	%p11, %f13, 0f7F800000;
	mov.f32 	%f131, %f137;
	@%p11 bra 	BB0_9;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f131, %f137, %f62;

BB0_9:
	mul.f32 	%f63, %f131, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f63;
	cvt.rn.f32.s32	%f64, %r200;
	neg.f32 	%f65, %f64;
	mov.f32 	%f66, 0f3FC90FDA;
	fma.rn.f32 	%f67, %f65, %f66, %f131;
	mov.f32 	%f68, 0f33A22168;
	fma.rn.f32 	%f69, %f65, %f68, %f67;
	mov.f32 	%f70, 0f27C234C5;
	fma.rn.f32 	%f132, %f65, %f70, %f69;
	abs.f32 	%f71, %f131;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f71, 0f47CE4780;
	@%p12 bra 	BB0_20;

	mov.b32 	 %r9, %f131;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r100, %r9, 8;
	or.b32  	%r11, %r100, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd62, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd63, %rd1;

BB0_11:
	.pragma "nounroll";
	ld.const.u32 	%r103, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r101, %r103, %r11, %r192;
	madc.hi.u32     %r192, %r103, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r101;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd62, %rd62, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p13, %r191, 0;
	@%p13 bra 	BB0_11;

	and.b32  	%r106, %r10, 255;
	add.s32 	%r107, %r106, -128;
	shr.u32 	%r108, %r107, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r109, 6;
	sub.s32 	%r110, %r109, %r108;
	mul.wide.s32 	%rd47, %r110, 4;
	add.s64 	%rd7, %rd1, %rd47;
	ld.local.u32 	%r193, [%rd7];
	ld.local.u32 	%r194, [%rd7+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p14, %r19, 0;
	@%p14 bra 	BB0_14;

	mov.u32 	%r111, 32;
	sub.s32 	%r112, %r111, %r19;
	shr.u32 	%r113, %r194, %r112;
	shl.b32 	%r114, %r193, %r19;
	add.s32 	%r193, %r113, %r114;
	ld.local.u32 	%r115, [%rd7+-8];
	shr.u32 	%r116, %r115, %r112;
	shl.b32 	%r117, %r194, %r19;
	add.s32 	%r194, %r116, %r117;

BB0_14:
	shr.u32 	%r118, %r194, 30;
	shl.b32 	%r119, %r193, 2;
	add.s32 	%r195, %r118, %r119;
	shl.b32 	%r25, %r194, 2;
	shr.u32 	%r120, %r195, 31;
	shr.u32 	%r121, %r193, 30;
	add.s32 	%r26, %r120, %r121;
	setp.eq.s32	%p15, %r120, 0;
	@%p15 bra 	BB0_15;

	not.b32 	%r122, %r195;
	neg.s32 	%r197, %r25;
	setp.eq.s32	%p16, %r25, 0;
	selp.u32	%r123, 1, 0, %p16;
	add.s32 	%r195, %r123, %r122;
	xor.b32  	%r196, %r16, -2147483648;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r196, %r16;
	mov.u32 	%r197, %r25;

BB0_17:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p17, %r199, 0;
	shl.b32 	%r124, %r195, %r199;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r199;
	shr.u32 	%r127, %r197, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r34, %r195, %r128, %p17;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r198, %r34, %r129;
	setp.eq.s32	%p18, %r16, 0;
	neg.s32 	%r130, %r26;
	selp.b32	%r200, %r26, %r130, %p18;
	setp.lt.s32	%p19, %r198, 1;
	@%p19 bra 	BB0_19;

	mul.lo.s32 	%r131, %r34, -921707870;
	shr.u32 	%r132, %r131, 31;
	shl.b32 	%r133, %r198, 1;
	add.s32 	%r198, %r132, %r133;
	add.s32 	%r199, %r199, 1;

BB0_19:
	mov.u32 	%r134, 126;
	sub.s32 	%r135, %r134, %r199;
	shl.b32 	%r136, %r135, 23;
	add.s32 	%r137, %r198, 1;
	shr.u32 	%r138, %r137, 7;
	add.s32 	%r139, %r138, 1;
	shr.u32 	%r140, %r139, 1;
	add.s32 	%r141, %r140, %r136;
	or.b32  	%r142, %r141, %r196;
	mov.b32 	 %f132, %r142;

BB0_20:
	mul.rn.f32 	%f19, %f132, %f132;
	and.b32  	%r42, %r200, 1;
	setp.eq.s32	%p20, %r42, 0;
	@%p20 bra 	BB0_22;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f133, %f73, %f19, %f72;
	bra.uni 	BB0_23;

BB0_22:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f133, %f75, %f19, %f74;

BB0_23:
	@%p20 bra 	BB0_25;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f133, %f19, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f134, %f77, %f19, %f78;
	bra.uni 	BB0_26;

BB0_25:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f133, %f19, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f134, %f80, %f19, %f81;

BB0_26:
	fma.rn.f32 	%f135, %f134, %f132, %f132;
	@%p20 bra 	BB0_28;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f135, %f134, %f19, %f82;

BB0_28:
	and.b32  	%r143, %r200, 2;
	setp.eq.s32	%p23, %r143, 0;
	@%p23 bra 	BB0_30;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f135, %f135, %f84, %f83;

BB0_30:
	cvta.to.global.u64 	%rd48, %rd19;
	mul.f32 	%f85, %f130, %f135;
	add.s64 	%rd50, %rd48, %rd38;
	ld.global.f32 	%f86, [%rd50];
	fma.rn.f32 	%f31, %f85, %f51, %f86;
	st.global.f32 	[%rd50], %f31;
	@%p11 bra 	BB0_32;

	mov.f32 	%f87, 0f00000000;
	mul.rn.f32 	%f137, %f137, %f87;

BB0_32:
	mul.f32 	%f88, %f137, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f88;
	cvt.rn.f32.s32	%f89, %r210;
	neg.f32 	%f90, %f89;
	fma.rn.f32 	%f92, %f90, %f66, %f137;
	fma.rn.f32 	%f94, %f90, %f68, %f92;
	fma.rn.f32 	%f138, %f90, %f70, %f94;
	abs.f32 	%f96, %f137;
	setp.leu.f32	%p25, %f96, 0f47CE4780;
	@%p25 bra 	BB0_43;

	mov.b32 	 %r44, %f137;
	shr.u32 	%r45, %r44, 23;
	shl.b32 	%r146, %r44, 8;
	or.b32  	%r46, %r146, -2147483648;
	mov.u32 	%r202, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r201, -6;
	mov.u64 	%rd65, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r149, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r147, %r149, %r46, %r202;
	madc.hi.u32     %r202, %r149, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r147;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p26, %r201, 0;
	@%p26 bra 	BB0_34;

	and.b32  	%r152, %r45, 255;
	add.s32 	%r153, %r152, -128;
	shr.u32 	%r154, %r153, 5;
	and.b32  	%r51, %r44, -2147483648;
	st.local.u32 	[%rd2], %r202;
	mov.u32 	%r155, 6;
	sub.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd52, %r156, 4;
	add.s64 	%rd12, %rd1, %rd52;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r54, %r45, 31;
	setp.eq.s32	%p27, %r54, 0;
	@%p27 bra 	BB0_37;

	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r54;
	shr.u32 	%r159, %r204, %r158;
	shl.b32 	%r160, %r203, %r54;
	add.s32 	%r203, %r159, %r160;
	ld.local.u32 	%r161, [%rd12+-8];
	shr.u32 	%r162, %r161, %r158;
	shl.b32 	%r163, %r204, %r54;
	add.s32 	%r204, %r162, %r163;

BB0_37:
	shr.u32 	%r164, %r204, 30;
	shl.b32 	%r165, %r203, 2;
	add.s32 	%r205, %r164, %r165;
	shl.b32 	%r60, %r204, 2;
	shr.u32 	%r166, %r205, 31;
	shr.u32 	%r167, %r203, 30;
	add.s32 	%r61, %r166, %r167;
	setp.eq.s32	%p28, %r166, 0;
	@%p28 bra 	BB0_38;

	not.b32 	%r168, %r205;
	neg.s32 	%r207, %r60;
	setp.eq.s32	%p29, %r60, 0;
	selp.u32	%r169, 1, 0, %p29;
	add.s32 	%r205, %r169, %r168;
	xor.b32  	%r206, %r51, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r206, %r51;
	mov.u32 	%r207, %r60;

BB0_40:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p30, %r209, 0;
	shl.b32 	%r170, %r205, %r209;
	mov.u32 	%r171, 32;
	sub.s32 	%r172, %r171, %r209;
	shr.u32 	%r173, %r207, %r172;
	add.s32 	%r174, %r173, %r170;
	selp.b32	%r69, %r205, %r174, %p30;
	mov.u32 	%r175, -921707870;
	mul.hi.u32 	%r208, %r69, %r175;
	setp.eq.s32	%p31, %r51, 0;
	neg.s32 	%r176, %r61;
	selp.b32	%r210, %r61, %r176, %p31;
	setp.lt.s32	%p32, %r208, 1;
	@%p32 bra 	BB0_42;

	mul.lo.s32 	%r177, %r69, -921707870;
	shr.u32 	%r178, %r177, 31;
	shl.b32 	%r179, %r208, 1;
	add.s32 	%r208, %r178, %r179;
	add.s32 	%r209, %r209, 1;

BB0_42:
	mov.u32 	%r180, 126;
	sub.s32 	%r181, %r180, %r209;
	shl.b32 	%r182, %r181, 23;
	add.s32 	%r183, %r208, 1;
	shr.u32 	%r184, %r183, 7;
	add.s32 	%r185, %r184, 1;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	or.b32  	%r188, %r187, %r206;
	mov.b32 	 %f138, %r188;

BB0_43:
	mul.rn.f32 	%f37, %f138, %f138;
	add.s32 	%r77, %r210, 1;
	and.b32  	%r78, %r77, 1;
	setp.eq.s32	%p33, %r78, 0;
	@%p33 bra 	BB0_45;

	mov.f32 	%f97, 0fBAB6061A;
	mov.f32 	%f98, 0f37CCF5CE;
	fma.rn.f32 	%f139, %f98, %f37, %f97;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f99, 0f3C08839E;
	mov.f32 	%f100, 0fB94CA1F9;
	fma.rn.f32 	%f139, %f100, %f37, %f99;

BB0_46:
	@%p33 bra 	BB0_48;

	mov.f32 	%f101, 0f3D2AAAA5;
	fma.rn.f32 	%f102, %f139, %f37, %f101;
	mov.f32 	%f103, 0fBF000000;
	fma.rn.f32 	%f140, %f102, %f37, %f103;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f104, 0fBE2AAAA3;
	fma.rn.f32 	%f105, %f139, %f37, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f140, %f105, %f37, %f106;

BB0_49:
	fma.rn.f32 	%f141, %f140, %f138, %f138;
	@%p33 bra 	BB0_51;

	mov.f32 	%f107, 0f3F800000;
	fma.rn.f32 	%f141, %f140, %f37, %f107;

BB0_51:
	and.b32  	%r189, %r77, 2;
	setp.eq.s32	%p36, %r189, 0;
	@%p36 bra 	BB0_53;

	mov.f32 	%f108, 0f00000000;
	mov.f32 	%f109, 0fBF800000;
	fma.rn.f32 	%f141, %f141, %f109, %f108;

BB0_53:
	cvta.to.global.u64 	%rd53, %rd15;
	cvta.to.global.u64 	%rd54, %rd14;
	cvta.to.global.u64 	%rd55, %rd13;
	cvta.to.global.u64 	%rd56, %rd20;
	mul.f32 	%f110, %f130, %f141;
	add.s64 	%rd58, %rd56, %rd38;
	ld.global.f32 	%f111, [%rd58];
	fma.rn.f32 	%f112, %f110, %f51, %f111;
	st.global.f32 	[%rd58], %f112;
	mul.f32 	%f113, %f135, %f112;
	mul.f32 	%f114, %f141, %f31;
	sub.f32 	%f115, %f114, %f113;
	mul.f32 	%f116, %f128, %f53;
	mul.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f5, %f117;
	mul.f32 	%f119, %f6, %f117;
	mul.f32 	%f120, %f7, %f117;
	add.s64 	%rd59, %rd55, %rd38;
	ld.global.f32 	%f121, [%rd59];
	sub.f32 	%f122, %f121, %f118;
	st.global.f32 	[%rd59], %f122;
	add.s64 	%rd60, %rd54, %rd38;
	ld.global.f32 	%f123, [%rd60];
	sub.f32 	%f124, %f123, %f119;
	st.global.f32 	[%rd60], %f124;
	add.s64 	%rd61, %rd53, %rd38;
	ld.global.f32 	%f125, [%rd61];
	sub.f32 	%f126, %f125, %f120;
	st.global.f32 	[%rd61], %f126;

BB0_54:
	ret;
}


`
 )
