ARM GAS  /tmp/ccd56jqd.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemClock_Config,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	SystemClock_Config
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	SystemClock_Config:
  26              	.LFB35:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** #include "rtc.h"
  26:Core/Src/main.c **** #include "adc.h"
  27:Core/Src/main.c **** #include "dma.h"
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "bme280.h"
  31:Core/Src/main.c **** #include "nrf905.h"
ARM GAS  /tmp/ccd56jqd.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** Packet_send P;
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** struct bme280_dev dev_bme = {0};
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   /* USER CODE BEGIN */
  78:Core/Src/main.c ****   volatile long j=0;
  79:Core/Src/main.c ****   volatile uint16_t k, adc[2]={0};
  80:Core/Src/main.c ****   volatile uint16_t flg_adc_end=0;
  81:Core/Src/main.c ****   volatile float t = 0;
  82:Core/Src/main.c ****   volatile uint16_t vref_cal = 0;
  83:Core/Src/main.c ****   volatile uint8_t PwerFlag = 0;
  84:Core/Src/main.c ****   extern RTC_HandleTypeDef hrtc;
  85:Core/Src/main.c ****   extern ADC_HandleTypeDef hadc;
  86:Core/Src/main.c ****   extern DMA_HandleTypeDef hdma_adc;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END 1 */
ARM GAS  /tmp/ccd56jqd.s 			page 3


  89:Core/Src/main.c ****   
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c ****   __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
  97:Core/Src/main.c ****   GPIO_Init();
  98:Core/Src/main.c ****   MX_SPI1_Init();
  99:Core/Src/main.c ****   MX_DMA_Init();
 100:Core/Src/main.c ****   MX_ADC_Init();
 101:Core/Src/main.c ****   MX_RTC_Init();
 102:Core/Src/main.c ****   vref_cal = flash_read (0x1FF80078);
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 104:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 105:Core/Src/main.c ****   HAL_GPIO_WritePin(StepUP_EN_Port, StepUP_EN_Pin, GPIO_PIN_SET);
 106:Core/Src/main.c ****   HAL_ADCEx_Calibration_Start(&hadc, 0);
 107:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 2);
 108:Core/Src/main.c ****   while (flg_adc_end == 1) {}
 109:Core/Src/main.c ****   flg_adc_end = 0;
 110:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 111:Core/Src/main.c ****   HAL_GPIO_WritePin(SlaveDevice_Port, SlaveDevice_Pin, GPIO_PIN_RESET);
 112:Core/Src/main.c ****   HAL_Delay(1);
 113:Core/Src/main.c ****   NRF905_ILDE_Mode();
 114:Core/Src/main.c ****   HAL_Delay(1);
 115:Core/Src/main.c ****   NRF905_Config_t.AUTO_RETRAN = 0 ;
 116:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 0;
 117:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 118:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = 0;
 119:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = 0;
 120:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = 0;
 121:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = 0;
 122:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0;
 123:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = 0;
 124:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  0;
 125:Core/Src/main.c ****   NRF905_Config_t.XOF = 0;
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   NRF905_Config_t.AUTO_RETRAN = AUTO_RET_DISABLE ;
 128:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 50;
 129:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 130:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = CRC_CHECK_ENABLE;
 131:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = CRC_MODE_16bit;
 132:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = FREQ_433MHz ;
 133:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = PWR_10dBm;
 134:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0xE7E7E7E7;
 135:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = TX_ADDR_WIDTH_4Byte ;
 136:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  sizeof(P);
 137:Core/Src/main.c ****   NRF905_Config_t.RX_RED_PWR = RED_PWR_DISABLE;
 138:Core/Src/main.c ****   NRF905_Config_t.TX_AFW = TX_ADDR_WIDTH_4Byte;
 139:Core/Src/main.c ****   NRF905_Config_t.TX_PW = sizeof(P);
 140:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_EN = OUT_CLOCK_DISABLE;
 141:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_FREQ =  OUT_CLOCK_FREQ_4MHz;
 142:Core/Src/main.c ****   NRF905_Config_t.XOF = CRYSTAL_OSC_FREQ_8MHz;
 143:Core/Src/main.c ****   if (NRF905_Init(&NRF905_Config_t ) == 0)
 144:Core/Src/main.c ****     {
 145:Core/Src/main.c ****       while (1) {}
ARM GAS  /tmp/ccd56jqd.s 			page 4


 146:Core/Src/main.c ****     }
 147:Core/Src/main.c ****   HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 148:Core/Src/main.c ****   HAL_ADCEx_Calibration_Start(&hadc, 0);
 149:Core/Src/main.c ****   HAL_ADC_Start(&hadc);
 150:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 2);
 151:Core/Src/main.c ****   while (flg_adc_end == 1) {}
 152:Core/Src/main.c ****   flg_adc_end = 0;
 153:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 154:Core/Src/main.c ****   if (initBME280(&dev_bme) == 1)
 155:Core/Src/main.c ****     { 
 156:Core/Src/main.c ****       GetCalibData_BME280(&dev_bme);
 157:Core/Src/main.c **** 	    GetData_BME280(&dev_bme); 
 158:Core/Src/main.c ****     }
 159:Core/Src/main.c ****   P.humm = dev_bme.data.humidity;
 160:Core/Src/main.c ****   P.press = dev_bme.data.pressure;
 161:Core/Src/main.c ****   P.temp = dev_bme.data.temperature;
 162:Core/Src/main.c ****   P.count = j;
 163:Core/Src/main.c ****   t = (vref_cal * 3000) / adc[0];
 164:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 165:Core/Src/main.c ****   j++;
 166:Core/Src/main.c ****   NRF905_Transmitter_Mode();
 167:Core/Src/main.c ****   HAL_Delay(1);
 168:Core/Src/main.c ****   k = sizeof(P);
 169:Core/Src/main.c ****   WriteDataToSend(0xE7E7E7E6, &P, k);
 170:Core/Src/main.c ****   NRF905_StartSend();
 171:Core/Src/main.c ****   NRF905_ILDE_Mode();
 172:Core/Src/main.c ****   if (P.vbat <2000) {HAL_GPIO_WritePin(StepUP_EN_Port, StepUP_EN_Pin, GPIO_PIN_SET);} else {HAL_GPI
 173:Core/Src/main.c ****   GPIO_Stop();
 174:Core/Src/main.c ****   HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 300, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 175:Core/Src/main.c ****   HAL_PWR_EnterSTANDBYMode();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief System Clock Configuration
 180:Core/Src/main.c ****   * @retval None
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** void SystemClock_Config(void)
 183:Core/Src/main.c **** {
  28              		.loc 1 183 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 96
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  32              		.loc 1 184 3 view .LVU1
 183:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  33              		.loc 1 183 1 is_stmt 0 view .LVU2
  34 0000 10B5     		push	{r4, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 98B0     		sub	sp, sp, #96
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 104
  42              		.loc 1 184 22 view .LVU3
  43 0004 3022     		movs	r2, #48
  44 0006 0021     		movs	r1, #0
ARM GAS  /tmp/ccd56jqd.s 			page 5


  45 0008 0CA8     		add	r0, sp, #48
  46 000a FFF7FEFF 		bl	memset
  47              	.LVL0:
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  48              		.loc 1 185 3 is_stmt 1 view .LVU4
  49              		.loc 1 185 22 is_stmt 0 view .LVU5
  50 000e 1422     		movs	r2, #20
  51 0010 0021     		movs	r1, #0
  52 0012 6846     		mov	r0, sp
  53 0014 FFF7FEFF 		bl	memset
  54              	.LVL1:
 186:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  55              		.loc 1 186 3 is_stmt 1 view .LVU6
  56              		.loc 1 186 28 is_stmt 0 view .LVU7
  57 0018 1822     		movs	r2, #24
  58 001a 0021     		movs	r1, #0
  59 001c 05A8     		add	r0, sp, #20
  60 001e FFF7FEFF 		bl	memset
  61              	.LVL2:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  62              		.loc 1 190 3 is_stmt 1 view .LVU8
  63 0022 1549     		ldr	r1, .L3
  64 0024 154A     		ldr	r2, .L3+4
  65 0026 0B68     		ldr	r3, [r1]
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 192:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 195:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  66              		.loc 1 197 41 is_stmt 0 view .LVU9
  67 0028 0024     		movs	r4, #0
 190:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  68              		.loc 1 190 3 view .LVU10
  69 002a 1A40     		ands	r2, r3
  70 002c 8023     		movs	r3, #128
  71 002e 1B01     		lsls	r3, r3, #4
  72 0030 1343     		orrs	r3, r2
  73 0032 0B60     		str	r3, [r1]
 194:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  74              		.loc 1 194 3 is_stmt 1 view .LVU11
 194:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  75              		.loc 1 194 36 is_stmt 0 view .LVU12
  76 0034 1823     		movs	r3, #24
  77 0036 0B93     		str	r3, [sp, #44]
 195:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  78              		.loc 1 195 3 is_stmt 1 view .LVU13
 195:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  79              		.loc 1 195 30 is_stmt 0 view .LVU14
  80 0038 173B     		subs	r3, r3, #23
  81 003a 1093     		str	r3, [sp, #64]
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  82              		.loc 1 196 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccd56jqd.s 			page 6


 196:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  83              		.loc 1 196 30 is_stmt 0 view .LVU16
  84 003c 1193     		str	r3, [sp, #68]
  85              		.loc 1 197 3 is_stmt 1 view .LVU17
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  86              		.loc 1 198 35 is_stmt 0 view .LVU18
  87 003e A023     		movs	r3, #160
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 200:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  88              		.loc 1 200 7 view .LVU19
  89 0040 0BA8     		add	r0, sp, #44
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  90              		.loc 1 198 35 view .LVU20
  91 0042 1B02     		lsls	r3, r3, #8
  92 0044 1393     		str	r3, [sp, #76]
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  93              		.loc 1 197 41 view .LVU21
  94 0046 1294     		str	r4, [sp, #72]
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  95              		.loc 1 198 3 is_stmt 1 view .LVU22
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  96              		.loc 1 199 3 view .LVU23
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  97              		.loc 1 199 34 is_stmt 0 view .LVU24
  98 0048 1494     		str	r4, [sp, #80]
  99              		.loc 1 200 3 is_stmt 1 view .LVU25
 100              		.loc 1 200 7 is_stmt 0 view .LVU26
 101 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 102              	.LVL3:
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
 203:Core/Src/main.c ****   }
 204:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 103              		.loc 1 206 3 is_stmt 1 view .LVU27
 104              		.loc 1 206 31 is_stmt 0 view .LVU28
 105 004e 0F23     		movs	r3, #15
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 106              		.loc 1 213 7 view .LVU29
 107 0050 0021     		movs	r1, #0
 108 0052 6846     		mov	r0, sp
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 109              		.loc 1 206 31 view .LVU30
 110 0054 0093     		str	r3, [sp]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 111              		.loc 1 208 3 is_stmt 1 view .LVU31
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 112              		.loc 1 208 34 is_stmt 0 view .LVU32
 113 0056 0194     		str	r4, [sp, #4]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccd56jqd.s 			page 7


 114              		.loc 1 209 3 is_stmt 1 view .LVU33
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 115              		.loc 1 209 35 is_stmt 0 view .LVU34
 116 0058 0294     		str	r4, [sp, #8]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 117              		.loc 1 210 3 is_stmt 1 view .LVU35
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 118              		.loc 1 210 36 is_stmt 0 view .LVU36
 119 005a 0394     		str	r4, [sp, #12]
 211:Core/Src/main.c **** 
 120              		.loc 1 211 3 is_stmt 1 view .LVU37
 211:Core/Src/main.c **** 
 121              		.loc 1 211 36 is_stmt 0 view .LVU38
 122 005c 0494     		str	r4, [sp, #16]
 123              		.loc 1 213 3 is_stmt 1 view .LVU39
 124              		.loc 1 213 7 is_stmt 0 view .LVU40
 125 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 126              	.LVL4:
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 127              		.loc 1 217 3 is_stmt 1 view .LVU41
 128              		.loc 1 217 38 is_stmt 0 view .LVU42
 129 0062 2023     		movs	r3, #32
 130 0064 0593     		str	r3, [sp, #20]
 218:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 131              		.loc 1 218 3 is_stmt 1 view .LVU43
 132              		.loc 1 218 35 is_stmt 0 view .LVU44
 133 0066 8023     		movs	r3, #128
 219:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 134              		.loc 1 219 7 view .LVU45
 135 0068 05A8     		add	r0, sp, #20
 218:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 136              		.loc 1 218 35 view .LVU46
 137 006a 9B02     		lsls	r3, r3, #10
 138 006c 0693     		str	r3, [sp, #24]
 139              		.loc 1 219 3 is_stmt 1 view .LVU47
 140              		.loc 1 219 7 is_stmt 0 view .LVU48
 141 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 142              	.LVL5:
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** }
 143              		.loc 1 223 1 view .LVU49
 144 0072 18B0     		add	sp, sp, #96
 145              		@ sp needed
 146 0074 10BD     		pop	{r4, pc}
 147              	.L4:
 148 0076 C046     		.align	2
 149              	.L3:
 150 0078 00700040 		.word	1073770496
 151 007c FFE7FFFF 		.word	-6145
 152              		.cfi_endproc
 153              	.LFE35:
 155              		.global	__aeabi_uidiv
ARM GAS  /tmp/ccd56jqd.s 			page 8


 156              		.global	__aeabi_idiv
 157              		.global	__aeabi_i2f
 158              		.global	__aeabi_fmul
 159              		.global	__aeabi_f2uiz
 160              		.section	.text.startup.main,"ax",%progbits
 161              		.align	1
 162              		.p2align 2,,3
 163              		.global	main
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 167              		.fpu softvfp
 169              	main:
 170              	.LFB34:
  76:Core/Src/main.c ****   /* USER CODE BEGIN */
 171              		.loc 1 76 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 24
 174              		@ frame_needed = 0, uses_anonymous_args = 0
  78:Core/Src/main.c ****   volatile uint16_t k, adc[2]={0};
 175              		.loc 1 78 3 view .LVU51
  76:Core/Src/main.c ****   /* USER CODE BEGIN */
 176              		.loc 1 76 1 is_stmt 0 view .LVU52
 177 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 178              	.LCFI2:
 179              		.cfi_def_cfa_offset 20
 180              		.cfi_offset 4, -20
 181              		.cfi_offset 5, -16
 182              		.cfi_offset 6, -12
 183              		.cfi_offset 7, -8
 184              		.cfi_offset 14, -4
 185 0002 D646     		mov	lr, r10
 186 0004 4646     		mov	r6, r8
 187 0006 4F46     		mov	r7, r9
  82:Core/Src/main.c ****   volatile uint8_t PwerFlag = 0;
 188              		.loc 1 82 21 view .LVU53
 189 0008 0A25     		movs	r5, #10
  78:Core/Src/main.c ****   volatile uint16_t k, adc[2]={0};
 190              		.loc 1 78 17 view .LVU54
 191 000a 0023     		movs	r3, #0
  81:Core/Src/main.c ****   volatile uint16_t vref_cal = 0;
 192              		.loc 1 81 18 view .LVU55
 193 000c 0022     		movs	r2, #0
  76:Core/Src/main.c ****   /* USER CODE BEGIN */
 194              		.loc 1 76 1 view .LVU56
 195 000e C0B5     		push	{r6, r7, lr}
 196              	.LCFI3:
 197              		.cfi_def_cfa_offset 32
 198              		.cfi_offset 8, -32
 199              		.cfi_offset 9, -28
 200              		.cfi_offset 10, -24
 201 0010 86B0     		sub	sp, sp, #24
 202              	.LCFI4:
 203              		.cfi_def_cfa_offset 56
  82:Core/Src/main.c ****   volatile uint8_t PwerFlag = 0;
 204              		.loc 1 82 21 view .LVU57
 205 0012 6D44     		add	r5, r5, sp
ARM GAS  /tmp/ccd56jqd.s 			page 9


  80:Core/Src/main.c ****   volatile float t = 0;
 206              		.loc 1 80 21 view .LVU58
 207 0014 02AE     		add	r6, sp, #8
  78:Core/Src/main.c ****   volatile uint16_t k, adc[2]={0};
 208              		.loc 1 78 17 view .LVU59
 209 0016 0393     		str	r3, [sp, #12]
  79:Core/Src/main.c ****   volatile uint16_t flg_adc_end=0;
 210              		.loc 1 79 3 is_stmt 1 view .LVU60
  79:Core/Src/main.c ****   volatile uint16_t flg_adc_end=0;
 211              		.loc 1 79 24 is_stmt 0 view .LVU61
 212 0018 0493     		str	r3, [sp, #16]
  80:Core/Src/main.c ****   volatile float t = 0;
 213              		.loc 1 80 3 is_stmt 1 view .LVU62
  80:Core/Src/main.c ****   volatile float t = 0;
 214              		.loc 1 80 21 is_stmt 0 view .LVU63
 215 001a 3380     		strh	r3, [r6]
  81:Core/Src/main.c ****   volatile uint16_t vref_cal = 0;
 216              		.loc 1 81 3 is_stmt 1 view .LVU64
  81:Core/Src/main.c ****   volatile uint16_t vref_cal = 0;
 217              		.loc 1 81 18 is_stmt 0 view .LVU65
 218 001c 0592     		str	r2, [sp, #20]
  82:Core/Src/main.c ****   volatile uint8_t PwerFlag = 0;
 219              		.loc 1 82 3 is_stmt 1 view .LVU66
  83:Core/Src/main.c ****   extern RTC_HandleTypeDef hrtc;
 220              		.loc 1 83 20 is_stmt 0 view .LVU67
 221 001e 0022     		movs	r2, #0
  82:Core/Src/main.c ****   volatile uint8_t PwerFlag = 0;
 222              		.loc 1 82 21 view .LVU68
 223 0020 2B80     		strh	r3, [r5]
  83:Core/Src/main.c ****   extern RTC_HandleTypeDef hrtc;
 224              		.loc 1 83 3 is_stmt 1 view .LVU69
  83:Core/Src/main.c ****   extern RTC_HandleTypeDef hrtc;
 225              		.loc 1 83 20 is_stmt 0 view .LVU70
 226 0022 6B46     		mov	r3, sp
 227 0024 5A71     		strb	r2, [r3, #5]
  84:Core/Src/main.c ****   extern ADC_HandleTypeDef hadc;
 228              		.loc 1 84 3 is_stmt 1 view .LVU71
  85:Core/Src/main.c ****   extern DMA_HandleTypeDef hdma_adc;
 229              		.loc 1 85 3 view .LVU72
  86:Core/Src/main.c **** 
 230              		.loc 1 86 3 view .LVU73
  94:Core/Src/main.c ****   SystemClock_Config();
 231              		.loc 1 94 3 view .LVU74
 232 0026 FFF7FEFF 		bl	HAL_Init
 233              	.LVL6:
  95:Core/Src/main.c ****   __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 234              		.loc 1 95 3 view .LVU75
 235 002a FFF7FEFF 		bl	SystemClock_Config
 236              	.LVL7:
  96:Core/Src/main.c ****   GPIO_Init();
 237              		.loc 1 96 3 view .LVU76
 238 002e 0421     		movs	r1, #4
 239 0030 A84A     		ldr	r2, .L19
 240 0032 1368     		ldr	r3, [r2]
 241 0034 0B43     		orrs	r3, r1
 242 0036 1360     		str	r3, [r2]
  97:Core/Src/main.c ****   MX_SPI1_Init();
ARM GAS  /tmp/ccd56jqd.s 			page 10


 243              		.loc 1 97 3 view .LVU77
 244 0038 FFF7FEFF 		bl	GPIO_Init
 245              	.LVL8:
  98:Core/Src/main.c ****   MX_DMA_Init();
 246              		.loc 1 98 3 view .LVU78
 247 003c FFF7FEFF 		bl	MX_SPI1_Init
 248              	.LVL9:
  99:Core/Src/main.c ****   MX_ADC_Init();
 249              		.loc 1 99 3 view .LVU79
 250 0040 FFF7FEFF 		bl	MX_DMA_Init
 251              	.LVL10:
 100:Core/Src/main.c ****   MX_RTC_Init();
 252              		.loc 1 100 3 view .LVU80
 253 0044 FFF7FEFF 		bl	MX_ADC_Init
 254              	.LVL11:
 101:Core/Src/main.c ****   vref_cal = flash_read (0x1FF80078);
 255              		.loc 1 101 3 view .LVU81
 256 0048 FFF7FEFF 		bl	MX_RTC_Init
 257              	.LVL12:
 102:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 258              		.loc 1 102 3 view .LVU82
 259              	.LBB10:
 260              	.LBI10:
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 226:Core/Src/main.c **** void SPI_GET_DAT( uint8_t *ADDR, uint8_t *data)
 227:Core/Src/main.c **** {
 228:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 229:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 230:Core/Src/main.c **** 	HAL_SPI_Receive(&hspi1, data, 1, 10);
 231:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 232:Core/Src/main.c **** }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** void SPI_SET_DAT( uint8_t *ADDR, uint8_t *data)
 235:Core/Src/main.c **** {
 236:Core/Src/main.c **** 	uint8_t addr;
 237:Core/Src/main.c **** 	addr = *(uint8_t *)ADDR;
 238:Core/Src/main.c **** 	addr = addr & 0x7f;
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 241:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 242:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, data, 1, 10);
 243:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** uint16_t flash_read(uint32_t address)
 261              		.loc 1 246 10 view .LVU83
 262              	.LBB11:
 247:Core/Src/main.c **** {
 248:Core/Src/main.c ****     return (*(__IO uint16_t*) address);
 263              		.loc 1 248 5 view .LVU84
 264              	.LBE11:
 265              	.LBE10:
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 266              		.loc 1 103 3 is_stmt 0 view .LVU85
 267 004c 8021     		movs	r1, #128
 268 004e A020     		movs	r0, #160
ARM GAS  /tmp/ccd56jqd.s 			page 11


 269              	.LBB15:
 270              	.LBB12:
 271              		.loc 1 248 13 view .LVU86
 272 0050 A14B     		ldr	r3, .L19+4
 273              	.LBE12:
 274              	.LBE15:
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 275              		.loc 1 103 3 view .LVU87
 276 0052 0122     		movs	r2, #1
 277              	.LBB16:
 278              	.LBB13:
 279              		.loc 1 248 13 view .LVU88
 280 0054 1B88     		ldrh	r3, [r3]
 281              	.LBE13:
 282              	.LBE16:
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 283              		.loc 1 103 3 view .LVU89
 284 0056 8900     		lsls	r1, r1, #2
 285              	.LBB17:
 286              	.LBB14:
 287              		.loc 1 248 13 view .LVU90
 288 0058 9BB2     		uxth	r3, r3
 289              	.LVL13:
 290              		.loc 1 248 13 view .LVU91
 291              	.LBE14:
 292              	.LBE17:
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 293              		.loc 1 103 3 view .LVU92
 294 005a C005     		lsls	r0, r0, #23
 102:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 295              		.loc 1 102 12 view .LVU93
 296 005c 2B80     		strh	r3, [r5]
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_NRF_Port, CS_NRF_Pin, GPIO_PIN_SET);
 297              		.loc 1 103 3 is_stmt 1 view .LVU94
 298 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL14:
 104:Core/Src/main.c ****   HAL_GPIO_WritePin(StepUP_EN_Port, StepUP_EN_Pin, GPIO_PIN_SET);
 300              		.loc 1 104 3 view .LVU95
 301 0062 0122     		movs	r2, #1
 302 0064 0221     		movs	r1, #2
 303 0066 9D48     		ldr	r0, .L19+8
 304 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 305              	.LVL15:
 105:Core/Src/main.c ****   HAL_ADCEx_Calibration_Start(&hadc, 0);
 306              		.loc 1 105 3 view .LVU96
 307 006c A020     		movs	r0, #160
 308 006e 0122     		movs	r2, #1
 309 0070 0221     		movs	r1, #2
 310 0072 C005     		lsls	r0, r0, #23
 311 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 312              	.LVL16:
 106:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 2);
 313              		.loc 1 106 3 view .LVU97
 314 0078 994C     		ldr	r4, .L19+12
 315 007a 0021     		movs	r1, #0
 316 007c 2000     		movs	r0, r4
 317 007e FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
ARM GAS  /tmp/ccd56jqd.s 			page 12


 318              	.LVL17:
 107:Core/Src/main.c ****   while (flg_adc_end == 1) {}
 319              		.loc 1 107 3 view .LVU98
 320 0082 0222     		movs	r2, #2
 321 0084 2000     		movs	r0, r4
 322 0086 04A9     		add	r1, sp, #16
 323 0088 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 324              	.LVL18:
 108:Core/Src/main.c ****   flg_adc_end = 0;
 325              		.loc 1 108 3 view .LVU99
 326              	.L6:
 108:Core/Src/main.c ****   flg_adc_end = 0;
 327              		.loc 1 108 29 discriminator 1 view .LVU100
 108:Core/Src/main.c ****   flg_adc_end = 0;
 328              		.loc 1 108 9 discriminator 1 view .LVU101
 108:Core/Src/main.c ****   flg_adc_end = 0;
 329              		.loc 1 108 22 is_stmt 0 discriminator 1 view .LVU102
 330 008c 3388     		ldrh	r3, [r6]
 108:Core/Src/main.c ****   flg_adc_end = 0;
 331              		.loc 1 108 9 discriminator 1 view .LVU103
 332 008e 012B     		cmp	r3, #1
 333 0090 FCD0     		beq	.L6
 109:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 334              		.loc 1 109 3 is_stmt 1 view .LVU104
 109:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 335              		.loc 1 109 15 is_stmt 0 view .LVU105
 336 0092 0027     		movs	r7, #0
 110:Core/Src/main.c ****   HAL_GPIO_WritePin(SlaveDevice_Port, SlaveDevice_Pin, GPIO_PIN_RESET);
 337              		.loc 1 110 3 view .LVU106
 338 0094 2000     		movs	r0, r4
 109:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 339              		.loc 1 109 15 view .LVU107
 340 0096 3780     		strh	r7, [r6]
 110:Core/Src/main.c ****   HAL_GPIO_WritePin(SlaveDevice_Port, SlaveDevice_Pin, GPIO_PIN_RESET);
 341              		.loc 1 110 3 is_stmt 1 view .LVU108
 342 0098 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
 343              	.LVL19:
 111:Core/Src/main.c ****   HAL_Delay(1);
 344              		.loc 1 111 3 view .LVU109
 345 009c A020     		movs	r0, #160
 346 009e 0022     		movs	r2, #0
 347 00a0 0821     		movs	r1, #8
 348 00a2 C005     		lsls	r0, r0, #23
 349 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 350              	.LVL20:
 112:Core/Src/main.c ****   NRF905_ILDE_Mode();
 351              		.loc 1 112 3 view .LVU110
 352 00a8 0120     		movs	r0, #1
 353 00aa FFF7FEFF 		bl	HAL_Delay
 354              	.LVL21:
 113:Core/Src/main.c ****   HAL_Delay(1);
 355              		.loc 1 113 3 view .LVU111
 356 00ae FFF7FEFF 		bl	NRF905_ILDE_Mode
 357              	.LVL22:
 114:Core/Src/main.c ****   NRF905_Config_t.AUTO_RETRAN = 0 ;
 358              		.loc 1 114 3 view .LVU112
 359 00b2 0120     		movs	r0, #1
ARM GAS  /tmp/ccd56jqd.s 			page 13


 360 00b4 FFF7FEFF 		bl	HAL_Delay
 361              	.LVL23:
 115:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 0;
 362              		.loc 1 115 3 view .LVU113
 115:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 0;
 363              		.loc 1 115 31 is_stmt 0 view .LVU114
 364 00b8 2022     		movs	r2, #32
 118:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = 0;
 365              		.loc 1 118 26 view .LVU115
 366 00ba 4021     		movs	r1, #64
 115:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 0;
 367              		.loc 1 115 31 view .LVU116
 368 00bc 8948     		ldr	r0, .L19+16
 369 00be 9046     		mov	r8, r2
 370 00c0 4378     		ldrb	r3, [r0, #1]
 371 00c2 9343     		bics	r3, r2
 372 00c4 4370     		strb	r3, [r0, #1]
 116:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 373              		.loc 1 116 3 is_stmt 1 view .LVU117
 116:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 374              		.loc 1 116 27 is_stmt 0 view .LVU118
 375 00c6 0378     		ldrb	r3, [r0]
 376 00c8 0770     		strb	r7, [r0]
 117:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = 0;
 377              		.loc 1 117 3 is_stmt 1 view .LVU119
 117:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = 0;
 378              		.loc 1 117 27 is_stmt 0 view .LVU120
 379 00ca 4378     		ldrb	r3, [r0, #1]
 380 00cc 1F3A     		subs	r2, r2, #31
 381 00ce 9343     		bics	r3, r2
 382 00d0 4370     		strb	r3, [r0, #1]
 118:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = 0;
 383              		.loc 1 118 3 is_stmt 1 view .LVU121
 118:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = 0;
 384              		.loc 1 118 26 is_stmt 0 view .LVU122
 385 00d2 437A     		ldrb	r3, [r0, #9]
 386 00d4 8B43     		bics	r3, r1
 387 00d6 4372     		strb	r3, [r0, #9]
 119:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = 0;
 388              		.loc 1 119 3 is_stmt 1 view .LVU123
 119:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = 0;
 389              		.loc 1 119 28 is_stmt 0 view .LVU124
 390 00d8 7F23     		movs	r3, #127
 391 00da 417A     		ldrb	r1, [r0, #9]
 392 00dc 0B40     		ands	r3, r1
 120:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = 0;
 393              		.loc 1 120 29 view .LVU125
 394 00de 0221     		movs	r1, #2
 119:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = 0;
 395              		.loc 1 119 28 view .LVU126
 396 00e0 4372     		strb	r3, [r0, #9]
 120:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = 0;
 397              		.loc 1 120 3 is_stmt 1 view .LVU127
 120:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = 0;
 398              		.loc 1 120 29 is_stmt 0 view .LVU128
 399 00e2 4378     		ldrb	r3, [r0, #1]
 400 00e4 8C46     		mov	ip, r1
ARM GAS  /tmp/ccd56jqd.s 			page 14


 401 00e6 8B43     		bics	r3, r1
 402 00e8 4370     		strb	r3, [r0, #1]
 121:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0;
 403              		.loc 1 121 3 is_stmt 1 view .LVU129
 121:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0;
 404              		.loc 1 121 26 is_stmt 0 view .LVU130
 405 00ea 4378     		ldrb	r3, [r0, #1]
 406 00ec 0A31     		adds	r1, r1, #10
 407 00ee 8B43     		bics	r3, r1
 408 00f0 4370     		strb	r3, [r0, #1]
 122:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = 0;
 409              		.loc 1 122 3 is_stmt 1 view .LVU131
 122:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = 0;
 410              		.loc 1 122 30 is_stmt 0 view .LVU132
 411 00f2 4379     		ldrb	r3, [r0, #5]
 412 00f4 4771     		strb	r7, [r0, #5]
 413 00f6 8379     		ldrb	r3, [r0, #6]
 414 00f8 8771     		strb	r7, [r0, #6]
 415 00fa C379     		ldrb	r3, [r0, #7]
 416 00fc C771     		strb	r7, [r0, #7]
 417 00fe 037A     		ldrb	r3, [r0, #8]
 418 0100 0772     		strb	r7, [r0, #8]
 123:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  0;
 419              		.loc 1 123 3 is_stmt 1 view .LVU133
 123:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  0;
 420              		.loc 1 123 26 is_stmt 0 view .LVU134
 421 0102 8378     		ldrb	r3, [r0, #2]
 422 0104 0539     		subs	r1, r1, #5
 423 0106 8B43     		bics	r3, r1
 424 0108 8A46     		mov	r10, r1
 127:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 50;
 425              		.loc 1 127 31 view .LVU135
 426 010a 4146     		mov	r1, r8
 123:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  0;
 427              		.loc 1 123 26 view .LVU136
 428 010c 8370     		strb	r3, [r0, #2]
 124:Core/Src/main.c ****   NRF905_Config_t.XOF = 0;
 429              		.loc 1 124 3 is_stmt 1 view .LVU137
 124:Core/Src/main.c ****   NRF905_Config_t.XOF = 0;
 430              		.loc 1 124 25 is_stmt 0 view .LVU138
 431 010e C378     		ldrb	r3, [r0, #3]
 432 0110 3F37     		adds	r7, r7, #63
 433 0112 BB43     		bics	r3, r7
 434 0114 C370     		strb	r3, [r0, #3]
 125:Core/Src/main.c **** 
 435              		.loc 1 125 3 is_stmt 1 view .LVU139
 125:Core/Src/main.c **** 
 436              		.loc 1 125 23 is_stmt 0 view .LVU140
 437 0116 437A     		ldrb	r3, [r0, #9]
 124:Core/Src/main.c ****   NRF905_Config_t.XOF = 0;
 438              		.loc 1 124 25 view .LVU141
 439 0118 B946     		mov	r9, r7
 125:Core/Src/main.c **** 
 440              		.loc 1 125 23 view .LVU142
 441 011a 073F     		subs	r7, r7, #7
 442 011c BB43     		bics	r3, r7
 443 011e 4372     		strb	r3, [r0, #9]
ARM GAS  /tmp/ccd56jqd.s 			page 15


 127:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 50;
 444              		.loc 1 127 3 is_stmt 1 view .LVU143
 127:Core/Src/main.c ****   NRF905_Config_t.CH_NO_1 = 50;
 445              		.loc 1 127 31 is_stmt 0 view .LVU144
 446 0120 4378     		ldrb	r3, [r0, #1]
 447 0122 8B43     		bics	r3, r1
 448 0124 4370     		strb	r3, [r0, #1]
 128:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 449              		.loc 1 128 3 is_stmt 1 view .LVU145
 128:Core/Src/main.c ****   NRF905_Config_t.CH_NO_2 = 0;
 450              		.loc 1 128 27 is_stmt 0 view .LVU146
 451 0126 0378     		ldrb	r3, [r0]
 452 0128 3223     		movs	r3, #50
 453 012a 0370     		strb	r3, [r0]
 129:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = CRC_CHECK_ENABLE;
 454              		.loc 1 129 3 is_stmt 1 view .LVU147
 129:Core/Src/main.c ****   NRF905_Config_t.CRC_EN = CRC_CHECK_ENABLE;
 455              		.loc 1 129 27 is_stmt 0 view .LVU148
 456 012c 4378     		ldrb	r3, [r0, #1]
 457 012e 9343     		bics	r3, r2
 458 0130 4370     		strb	r3, [r0, #1]
 130:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = CRC_MODE_16bit;
 459              		.loc 1 130 3 is_stmt 1 view .LVU149
 130:Core/Src/main.c ****   NRF905_Config_t.CRC_MODE = CRC_MODE_16bit;
 460              		.loc 1 130 26 is_stmt 0 view .LVU150
 461 0132 4023     		movs	r3, #64
 462 0134 427A     		ldrb	r2, [r0, #9]
 463 0136 1A43     		orrs	r2, r3
 464 0138 4272     		strb	r2, [r0, #9]
 131:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = FREQ_433MHz ;
 465              		.loc 1 131 3 is_stmt 1 view .LVU151
 131:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = FREQ_433MHz ;
 466              		.loc 1 131 28 is_stmt 0 view .LVU152
 467 013a 427A     		ldrb	r2, [r0, #9]
 468 013c 9046     		mov	r8, r2
 469 013e 8022     		movs	r2, #128
 470 0140 4146     		mov	r1, r8
 471 0142 5242     		rsbs	r2, r2, #0
 472 0144 0A43     		orrs	r2, r1
 132:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = PWR_10dBm;
 473              		.loc 1 132 29 view .LVU153
 474 0146 6146     		mov	r1, ip
 131:Core/Src/main.c ****   NRF905_Config_t.HFREQ_PLL = FREQ_433MHz ;
 475              		.loc 1 131 28 view .LVU154
 476 0148 4272     		strb	r2, [r0, #9]
 132:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = PWR_10dBm;
 477              		.loc 1 132 3 is_stmt 1 view .LVU155
 132:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = PWR_10dBm;
 478              		.loc 1 132 29 is_stmt 0 view .LVU156
 479 014a 4278     		ldrb	r2, [r0, #1]
 480 014c 8A43     		bics	r2, r1
 133:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0xE7E7E7E7;
 481              		.loc 1 133 26 view .LVU157
 482 014e 0C21     		movs	r1, #12
 483 0150 8C46     		mov	ip, r1
 484 0152 6146     		mov	r1, ip
 132:Core/Src/main.c ****   NRF905_Config_t.PA_PWR = PWR_10dBm;
ARM GAS  /tmp/ccd56jqd.s 			page 16


 485              		.loc 1 132 29 view .LVU158
 486 0154 4270     		strb	r2, [r0, #1]
 133:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0xE7E7E7E7;
 487              		.loc 1 133 3 is_stmt 1 view .LVU159
 133:Core/Src/main.c ****   NRF905_Config_t.RX_ADDRESS = 0xE7E7E7E7;
 488              		.loc 1 133 26 is_stmt 0 view .LVU160
 489 0156 4278     		ldrb	r2, [r0, #1]
 490 0158 0A43     		orrs	r2, r1
 491 015a 4270     		strb	r2, [r0, #1]
 134:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = TX_ADDR_WIDTH_4Byte ;
 492              		.loc 1 134 3 is_stmt 1 view .LVU161
 134:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = TX_ADDR_WIDTH_4Byte ;
 493              		.loc 1 134 30 is_stmt 0 view .LVU162
 494 015c 4279     		ldrb	r2, [r0, #5]
 495 015e 1922     		movs	r2, #25
 496 0160 5242     		rsbs	r2, r2, #0
 497 0162 4271     		strb	r2, [r0, #5]
 498 0164 8179     		ldrb	r1, [r0, #6]
 499 0166 8271     		strb	r2, [r0, #6]
 500 0168 C179     		ldrb	r1, [r0, #7]
 501 016a C271     		strb	r2, [r0, #7]
 502 016c 017A     		ldrb	r1, [r0, #8]
 135:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  sizeof(P);
 503              		.loc 1 135 26 view .LVU163
 504 016e 5146     		mov	r1, r10
 134:Core/Src/main.c ****   NRF905_Config_t.RX_AFW = TX_ADDR_WIDTH_4Byte ;
 505              		.loc 1 134 30 view .LVU164
 506 0170 0272     		strb	r2, [r0, #8]
 135:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  sizeof(P);
 507              		.loc 1 135 3 is_stmt 1 view .LVU165
 135:Core/Src/main.c ****   NRF905_Config_t.RX_PW =  sizeof(P);
 508              		.loc 1 135 26 is_stmt 0 view .LVU166
 509 0172 8278     		ldrb	r2, [r0, #2]
 510 0174 8A43     		bics	r2, r1
 511 0176 0421     		movs	r1, #4
 512 0178 8C46     		mov	ip, r1
 513 017a 6146     		mov	r1, ip
 514 017c 0A43     		orrs	r2, r1
 515 017e 8270     		strb	r2, [r0, #2]
 136:Core/Src/main.c ****   NRF905_Config_t.RX_RED_PWR = RED_PWR_DISABLE;
 516              		.loc 1 136 3 is_stmt 1 view .LVU167
 136:Core/Src/main.c ****   NRF905_Config_t.RX_RED_PWR = RED_PWR_DISABLE;
 517              		.loc 1 136 25 is_stmt 0 view .LVU168
 518 0180 4A46     		mov	r2, r9
 519 0182 C178     		ldrb	r1, [r0, #3]
 520 0184 9143     		bics	r1, r2
 521 0186 1822     		movs	r2, #24
 522 0188 9046     		mov	r8, r2
 523 018a 4246     		mov	r2, r8
 524 018c 1143     		orrs	r1, r2
 525 018e C170     		strb	r1, [r0, #3]
 137:Core/Src/main.c ****   NRF905_Config_t.TX_AFW = TX_ADDR_WIDTH_4Byte;
 526              		.loc 1 137 3 is_stmt 1 view .LVU169
 137:Core/Src/main.c ****   NRF905_Config_t.TX_AFW = TX_ADDR_WIDTH_4Byte;
 527              		.loc 1 137 30 is_stmt 0 view .LVU170
 528 0190 1021     		movs	r1, #16
 529 0192 4278     		ldrb	r2, [r0, #1]
ARM GAS  /tmp/ccd56jqd.s 			page 17


 530 0194 8A43     		bics	r2, r1
 531 0196 4270     		strb	r2, [r0, #1]
 138:Core/Src/main.c ****   NRF905_Config_t.TX_PW = sizeof(P);
 532              		.loc 1 138 3 is_stmt 1 view .LVU171
 138:Core/Src/main.c ****   NRF905_Config_t.TX_PW = sizeof(P);
 533              		.loc 1 138 26 is_stmt 0 view .LVU172
 534 0198 8278     		ldrb	r2, [r0, #2]
 535 019a 6031     		adds	r1, r1, #96
 536 019c 8A43     		bics	r2, r1
 537 019e 1A43     		orrs	r2, r3
 538 01a0 8270     		strb	r2, [r0, #2]
 139:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_EN = OUT_CLOCK_DISABLE;
 539              		.loc 1 139 3 is_stmt 1 view .LVU173
 139:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_EN = OUT_CLOCK_DISABLE;
 540              		.loc 1 139 25 is_stmt 0 view .LVU174
 541 01a2 4A46     		mov	r2, r9
 542 01a4 0379     		ldrb	r3, [r0, #4]
 543 01a6 9343     		bics	r3, r2
 544 01a8 4246     		mov	r2, r8
 545 01aa 1343     		orrs	r3, r2
 140:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_FREQ =  OUT_CLOCK_FREQ_4MHz;
 546              		.loc 1 140 29 view .LVU175
 547 01ac 6246     		mov	r2, ip
 139:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_EN = OUT_CLOCK_DISABLE;
 548              		.loc 1 139 25 view .LVU176
 549 01ae 0371     		strb	r3, [r0, #4]
 140:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_FREQ =  OUT_CLOCK_FREQ_4MHz;
 550              		.loc 1 140 3 is_stmt 1 view .LVU177
 140:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_FREQ =  OUT_CLOCK_FREQ_4MHz;
 551              		.loc 1 140 29 is_stmt 0 view .LVU178
 552 01b0 437A     		ldrb	r3, [r0, #9]
 553 01b2 1343     		orrs	r3, r2
 141:Core/Src/main.c ****   NRF905_Config_t.XOF = CRYSTAL_OSC_FREQ_8MHz;
 554              		.loc 1 141 31 view .LVU179
 555 01b4 0322     		movs	r2, #3
 140:Core/Src/main.c ****   NRF905_Config_t.UP_CLK_FREQ =  OUT_CLOCK_FREQ_4MHz;
 556              		.loc 1 140 29 view .LVU180
 557 01b6 4372     		strb	r3, [r0, #9]
 141:Core/Src/main.c ****   NRF905_Config_t.XOF = CRYSTAL_OSC_FREQ_8MHz;
 558              		.loc 1 141 3 is_stmt 1 view .LVU181
 141:Core/Src/main.c ****   NRF905_Config_t.XOF = CRYSTAL_OSC_FREQ_8MHz;
 559              		.loc 1 141 31 is_stmt 0 view .LVU182
 560 01b8 437A     		ldrb	r3, [r0, #9]
 561 01ba 9343     		bics	r3, r2
 142:Core/Src/main.c ****   if (NRF905_Init(&NRF905_Config_t ) == 0)
 562              		.loc 1 142 23 view .LVU183
 563 01bc 0822     		movs	r2, #8
 141:Core/Src/main.c ****   NRF905_Config_t.XOF = CRYSTAL_OSC_FREQ_8MHz;
 564              		.loc 1 141 31 view .LVU184
 565 01be 4372     		strb	r3, [r0, #9]
 142:Core/Src/main.c ****   if (NRF905_Init(&NRF905_Config_t ) == 0)
 566              		.loc 1 142 3 is_stmt 1 view .LVU185
 142:Core/Src/main.c ****   if (NRF905_Init(&NRF905_Config_t ) == 0)
 567              		.loc 1 142 23 is_stmt 0 view .LVU186
 568 01c0 437A     		ldrb	r3, [r0, #9]
 569 01c2 BB43     		bics	r3, r7
 570 01c4 1343     		orrs	r3, r2
ARM GAS  /tmp/ccd56jqd.s 			page 18


 571 01c6 4372     		strb	r3, [r0, #9]
 143:Core/Src/main.c ****     {
 572              		.loc 1 143 3 is_stmt 1 view .LVU187
 143:Core/Src/main.c ****     {
 573              		.loc 1 143 7 is_stmt 0 view .LVU188
 574 01c8 FFF7FEFF 		bl	NRF905_Init
 575              	.LVL24:
 143:Core/Src/main.c ****     {
 576              		.loc 1 143 6 view .LVU189
 577 01cc 0028     		cmp	r0, #0
 578 01ce 00D1     		bne	.L7
 579              	.L8:
 145:Core/Src/main.c ****     }
 580              		.loc 1 145 7 is_stmt 1 discriminator 1 view .LVU190
 145:Core/Src/main.c ****     }
 581              		.loc 1 145 18 discriminator 1 view .LVU191
 145:Core/Src/main.c ****     }
 582              		.loc 1 145 13 discriminator 1 view .LVU192
 145:Core/Src/main.c ****     }
 583              		.loc 1 145 7 discriminator 1 view .LVU193
 145:Core/Src/main.c ****     }
 584              		.loc 1 145 18 discriminator 1 view .LVU194
 145:Core/Src/main.c ****     }
 585              		.loc 1 145 13 discriminator 1 view .LVU195
 586 01d0 FEE7     		b	.L8
 587              	.L7:
 147:Core/Src/main.c ****   HAL_ADCEx_Calibration_Start(&hadc, 0);
 588              		.loc 1 147 3 view .LVU196
 589 01d2 454F     		ldr	r7, .L19+20
 590 01d4 3800     		movs	r0, r7
 591 01d6 FFF7FEFF 		bl	HAL_RTCEx_DeactivateWakeUpTimer
 592              	.LVL25:
 148:Core/Src/main.c ****   HAL_ADC_Start(&hadc);
 593              		.loc 1 148 3 view .LVU197
 594 01da 0021     		movs	r1, #0
 595 01dc 2000     		movs	r0, r4
 596 01de FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 597              	.LVL26:
 149:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 2);
 598              		.loc 1 149 3 view .LVU198
 599 01e2 2000     		movs	r0, r4
 600 01e4 FFF7FEFF 		bl	HAL_ADC_Start
 601              	.LVL27:
 150:Core/Src/main.c ****   while (flg_adc_end == 1) {}
 602              		.loc 1 150 3 view .LVU199
 603 01e8 0222     		movs	r2, #2
 604 01ea 2000     		movs	r0, r4
 605 01ec 04A9     		add	r1, sp, #16
 606 01ee FFF7FEFF 		bl	HAL_ADC_Start_DMA
 607              	.LVL28:
 151:Core/Src/main.c ****   flg_adc_end = 0;
 608              		.loc 1 151 3 view .LVU200
 609              	.L9:
 151:Core/Src/main.c ****   flg_adc_end = 0;
 610              		.loc 1 151 29 discriminator 1 view .LVU201
 151:Core/Src/main.c ****   flg_adc_end = 0;
 611              		.loc 1 151 9 discriminator 1 view .LVU202
ARM GAS  /tmp/ccd56jqd.s 			page 19


 151:Core/Src/main.c ****   flg_adc_end = 0;
 612              		.loc 1 151 22 is_stmt 0 discriminator 1 view .LVU203
 613 01f2 3388     		ldrh	r3, [r6]
 151:Core/Src/main.c ****   flg_adc_end = 0;
 614              		.loc 1 151 9 discriminator 1 view .LVU204
 615 01f4 012B     		cmp	r3, #1
 616 01f6 FCD0     		beq	.L9
 152:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 617              		.loc 1 152 3 is_stmt 1 view .LVU205
 152:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 618              		.loc 1 152 15 is_stmt 0 view .LVU206
 619 01f8 0023     		movs	r3, #0
 153:Core/Src/main.c ****   if (initBME280(&dev_bme) == 1)
 620              		.loc 1 153 3 view .LVU207
 621 01fa 2000     		movs	r0, r4
 152:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc);
 622              		.loc 1 152 15 view .LVU208
 623 01fc 3380     		strh	r3, [r6]
 153:Core/Src/main.c ****   if (initBME280(&dev_bme) == 1)
 624              		.loc 1 153 3 is_stmt 1 view .LVU209
 625 01fe FFF7FEFF 		bl	HAL_ADC_Stop_DMA
 626              	.LVL29:
 154:Core/Src/main.c ****     { 
 627              		.loc 1 154 3 view .LVU210
 154:Core/Src/main.c ****     { 
 628              		.loc 1 154 7 is_stmt 0 view .LVU211
 629 0202 3A4E     		ldr	r6, .L19+24
 630 0204 3000     		movs	r0, r6
 631 0206 FFF7FEFF 		bl	initBME280
 632              	.LVL30:
 154:Core/Src/main.c ****     { 
 633              		.loc 1 154 6 view .LVU212
 634 020a 0128     		cmp	r0, #1
 635 020c 54D0     		beq	.L17
 636              	.L10:
 159:Core/Src/main.c ****   P.press = dev_bme.data.pressure;
 637              		.loc 1 159 3 is_stmt 1 view .LVU213
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 638              		.loc 1 163 30 is_stmt 0 view .LVU214
 639 020e 6A46     		mov	r2, sp
 159:Core/Src/main.c ****   P.press = dev_bme.data.pressure;
 640              		.loc 1 159 10 view .LVU215
 641 0210 374C     		ldr	r4, .L19+28
 642 0212 F36E     		ldr	r3, [r6, #108]
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 643              		.loc 1 163 17 view .LVU216
 644 0214 3748     		ldr	r0, .L19+32
 159:Core/Src/main.c ****   P.press = dev_bme.data.pressure;
 645              		.loc 1 159 10 view .LVU217
 646 0216 6360     		str	r3, [r4, #4]
 160:Core/Src/main.c ****   P.temp = dev_bme.data.temperature;
 647              		.loc 1 160 3 is_stmt 1 view .LVU218
 160:Core/Src/main.c ****   P.temp = dev_bme.data.temperature;
 648              		.loc 1 160 11 is_stmt 0 view .LVU219
 649 0218 736E     		ldr	r3, [r6, #100]
 650 021a E360     		str	r3, [r4, #12]
 161:Core/Src/main.c ****   P.count = j;
ARM GAS  /tmp/ccd56jqd.s 			page 20


 651              		.loc 1 161 3 is_stmt 1 view .LVU220
 162:Core/Src/main.c ****   t = (vref_cal * 3000) / adc[0];
 652              		.loc 1 162 3 view .LVU221
 161:Core/Src/main.c ****   P.count = j;
 653              		.loc 1 161 10 is_stmt 0 view .LVU222
 654 021c B36E     		ldr	r3, [r6, #104]
 655 021e A360     		str	r3, [r4, #8]
 162:Core/Src/main.c ****   t = (vref_cal * 3000) / adc[0];
 656              		.loc 1 162 11 view .LVU223
 657 0220 039B     		ldr	r3, [sp, #12]
 658 0222 2361     		str	r3, [r4, #16]
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 659              		.loc 1 163 3 is_stmt 1 view .LVU224
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 660              		.loc 1 163 17 is_stmt 0 view .LVU225
 661 0224 2B88     		ldrh	r3, [r5]
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 662              		.loc 1 163 30 view .LVU226
 663 0226 118A     		ldrh	r1, [r2, #16]
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 664              		.loc 1 163 17 view .LVU227
 665 0228 5843     		muls	r0, r3
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 666              		.loc 1 163 30 view .LVU228
 667 022a 89B2     		uxth	r1, r1
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 668              		.loc 1 163 25 view .LVU229
 669 022c FFF7FEFF 		bl	__aeabi_idiv
 670              	.LVL31:
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 671              		.loc 1 163 5 view .LVU230
 672 0230 FFF7FEFF 		bl	__aeabi_i2f
 673              	.LVL32:
 164:Core/Src/main.c ****   j++;
 674              		.loc 1 164 16 view .LVU231
 675 0234 6B46     		mov	r3, sp
 163:Core/Src/main.c ****   P.vbat = (adc[1] * t )/4096;
 676              		.loc 1 163 5 view .LVU232
 677 0236 0590     		str	r0, [sp, #20]
 164:Core/Src/main.c ****   j++;
 678              		.loc 1 164 3 is_stmt 1 view .LVU233
 164:Core/Src/main.c ****   j++;
 679              		.loc 1 164 16 is_stmt 0 view .LVU234
 680 0238 588A     		ldrh	r0, [r3, #18]
 164:Core/Src/main.c ****   j++;
 681              		.loc 1 164 20 view .LVU235
 682 023a 059D     		ldr	r5, [sp, #20]
 164:Core/Src/main.c ****   j++;
 683              		.loc 1 164 16 view .LVU236
 684 023c 80B2     		uxth	r0, r0
 164:Core/Src/main.c ****   j++;
 685              		.loc 1 164 20 view .LVU237
 686 023e FFF7FEFF 		bl	__aeabi_i2f
 687              	.LVL33:
 688 0242 291C     		adds	r1, r5, #0
 689 0244 FFF7FEFF 		bl	__aeabi_fmul
 690              	.LVL34:
ARM GAS  /tmp/ccd56jqd.s 			page 21


 164:Core/Src/main.c ****   j++;
 691              		.loc 1 164 25 view .LVU238
 692 0248 E621     		movs	r1, #230
 693 024a 8905     		lsls	r1, r1, #22
 694 024c FFF7FEFF 		bl	__aeabi_fmul
 695              	.LVL35:
 164:Core/Src/main.c ****   j++;
 696              		.loc 1 164 10 view .LVU239
 697 0250 FFF7FEFF 		bl	__aeabi_f2uiz
 698              	.LVL36:
 165:Core/Src/main.c ****   NRF905_Transmitter_Mode();
 699              		.loc 1 165 4 view .LVU240
 700 0254 039B     		ldr	r3, [sp, #12]
 164:Core/Src/main.c ****   j++;
 701              		.loc 1 164 10 view .LVU241
 702 0256 A082     		strh	r0, [r4, #20]
 165:Core/Src/main.c ****   NRF905_Transmitter_Mode();
 703              		.loc 1 165 3 is_stmt 1 view .LVU242
 165:Core/Src/main.c ****   NRF905_Transmitter_Mode();
 704              		.loc 1 165 4 is_stmt 0 view .LVU243
 705 0258 0133     		adds	r3, r3, #1
 706 025a 0393     		str	r3, [sp, #12]
 166:Core/Src/main.c ****   HAL_Delay(1);
 707              		.loc 1 166 3 is_stmt 1 view .LVU244
 708 025c FFF7FEFF 		bl	NRF905_Transmitter_Mode
 709              	.LVL37:
 167:Core/Src/main.c ****   k = sizeof(P);
 710              		.loc 1 167 3 view .LVU245
 711 0260 0120     		movs	r0, #1
 712 0262 FFF7FEFF 		bl	HAL_Delay
 713              	.LVL38:
 168:Core/Src/main.c ****   WriteDataToSend(0xE7E7E7E6, &P, k);
 714              		.loc 1 168 3 view .LVU246
 168:Core/Src/main.c ****   WriteDataToSend(0xE7E7E7E6, &P, k);
 715              		.loc 1 168 5 is_stmt 0 view .LVU247
 716 0266 6B46     		mov	r3, sp
 717 0268 1822     		movs	r2, #24
 718 026a DA80     		strh	r2, [r3, #6]
 169:Core/Src/main.c ****   NRF905_StartSend();
 719              		.loc 1 169 3 is_stmt 1 view .LVU248
 720 026c DA88     		ldrh	r2, [r3, #6]
 721 026e 2100     		movs	r1, r4
 722 0270 D2B2     		uxtb	r2, r2
 723 0272 2148     		ldr	r0, .L19+36
 724 0274 FFF7FEFF 		bl	WriteDataToSend
 725              	.LVL39:
 170:Core/Src/main.c ****   NRF905_ILDE_Mode();
 726              		.loc 1 170 3 view .LVU249
 727 0278 FFF7FEFF 		bl	NRF905_StartSend
 728              	.LVL40:
 171:Core/Src/main.c ****   if (P.vbat <2000) {HAL_GPIO_WritePin(StepUP_EN_Port, StepUP_EN_Pin, GPIO_PIN_SET);} else {HAL_GPI
 729              		.loc 1 171 3 view .LVU250
 730 027c FFF7FEFF 		bl	NRF905_ILDE_Mode
 731              	.LVL41:
 172:Core/Src/main.c ****   GPIO_Stop();
 732              		.loc 1 172 3 view .LVU251
 172:Core/Src/main.c ****   GPIO_Stop();
ARM GAS  /tmp/ccd56jqd.s 			page 22


 733              		.loc 1 172 6 is_stmt 0 view .LVU252
 734 0280 FA23     		movs	r3, #250
 735 0282 A28A     		ldrh	r2, [r4, #20]
 736 0284 DB00     		lsls	r3, r3, #3
 737 0286 9A42     		cmp	r2, r3
 738 0288 1DD3     		bcc	.L18
 172:Core/Src/main.c ****   GPIO_Stop();
 739              		.loc 1 172 93 is_stmt 1 discriminator 2 view .LVU253
 740 028a A020     		movs	r0, #160
 741 028c 0022     		movs	r2, #0
 742 028e 0221     		movs	r1, #2
 743 0290 C005     		lsls	r0, r0, #23
 744 0292 FFF7FEFF 		bl	HAL_GPIO_WritePin
 745              	.LVL42:
 746              	.L12:
 173:Core/Src/main.c ****   HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 300, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 747              		.loc 1 173 3 view .LVU254
 748 0296 FFF7FEFF 		bl	GPIO_Stop
 749              	.LVL43:
 174:Core/Src/main.c ****   HAL_PWR_EnterSTANDBYMode();
 750              		.loc 1 174 3 view .LVU255
 751 029a 9621     		movs	r1, #150
 752 029c 0422     		movs	r2, #4
 753 029e 4900     		lsls	r1, r1, #1
 754 02a0 3800     		movs	r0, r7
 755 02a2 FFF7FEFF 		bl	HAL_RTCEx_SetWakeUpTimer_IT
 756              	.LVL44:
 175:Core/Src/main.c ****   }
 757              		.loc 1 175 3 view .LVU256
 758 02a6 FFF7FEFF 		bl	HAL_PWR_EnterSTANDBYMode
 759              	.LVL45:
 176:Core/Src/main.c **** 
 760              		.loc 1 176 3 is_stmt 0 view .LVU257
 761 02aa 0020     		movs	r0, #0
 762 02ac 06B0     		add	sp, sp, #24
 763              		@ sp needed
 764 02ae 1CBC     		pop	{r2, r3, r4}
 765 02b0 9046     		mov	r8, r2
 766 02b2 9946     		mov	r9, r3
 767 02b4 A246     		mov	r10, r4
 768 02b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 769              	.L17:
 156:Core/Src/main.c **** 	    GetData_BME280(&dev_bme); 
 770              		.loc 1 156 7 is_stmt 1 view .LVU258
 771 02b8 3000     		movs	r0, r6
 772 02ba FFF7FEFF 		bl	GetCalibData_BME280
 773              	.LVL46:
 157:Core/Src/main.c ****     }
 774              		.loc 1 157 6 view .LVU259
 775 02be 3000     		movs	r0, r6
 776 02c0 FFF7FEFF 		bl	GetData_BME280
 777              	.LVL47:
 778 02c4 A3E7     		b	.L10
 779              	.L18:
 172:Core/Src/main.c ****   GPIO_Stop();
 780              		.loc 1 172 22 discriminator 1 view .LVU260
 781 02c6 A020     		movs	r0, #160
ARM GAS  /tmp/ccd56jqd.s 			page 23


 782 02c8 0122     		movs	r2, #1
 783 02ca 0221     		movs	r1, #2
 784 02cc C005     		lsls	r0, r0, #23
 785 02ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 786              	.LVL48:
 787 02d2 E0E7     		b	.L12
 788              	.L20:
 789              		.align	2
 790              	.L19:
 791 02d4 00700040 		.word	1073770496
 792 02d8 7800F81F 		.word	536346744
 793 02dc 00040050 		.word	1342178304
 794 02e0 00000000 		.word	hadc
 795 02e4 00000000 		.word	NRF905_Config_t
 796 02e8 00000000 		.word	hrtc
 797 02ec 00000000 		.word	.LANCHOR0
 798 02f0 00000000 		.word	P
 799 02f4 B80B0000 		.word	3000
 800 02f8 E6E7E7E7 		.word	-404232218
 801              		.cfi_endproc
 802              	.LFE34:
 804              		.section	.text.SPI_GET_DAT,"ax",%progbits
 805              		.align	1
 806              		.p2align 2,,3
 807              		.global	SPI_GET_DAT
 808              		.syntax unified
 809              		.code	16
 810              		.thumb_func
 811              		.fpu softvfp
 813              	SPI_GET_DAT:
 814              	.LVL49:
 815              	.LFB36:
 227:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 816              		.loc 1 227 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 820              		.loc 1 228 2 view .LVU262
 227:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 821              		.loc 1 227 1 is_stmt 0 view .LVU263
 822 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 823              	.LCFI5:
 824              		.cfi_def_cfa_offset 20
 825              		.cfi_offset 4, -20
 826              		.cfi_offset 5, -16
 827              		.cfi_offset 6, -12
 828              		.cfi_offset 7, -8
 829              		.cfi_offset 14, -4
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 830              		.loc 1 228 2 view .LVU264
 831 0002 8027     		movs	r7, #128
 832 0004 A026     		movs	r6, #160
 227:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 833              		.loc 1 227 1 view .LVU265
 834 0006 C646     		mov	lr, r8
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
ARM GAS  /tmp/ccd56jqd.s 			page 24


 835              		.loc 1 228 2 view .LVU266
 836 0008 BF00     		lsls	r7, r7, #2
 837 000a F605     		lsls	r6, r6, #23
 227:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 838              		.loc 1 227 1 view .LVU267
 839 000c 00B5     		push	{lr}
 840              	.LCFI6:
 841              		.cfi_def_cfa_offset 24
 842              		.cfi_offset 8, -24
 227:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_RESET);
 843              		.loc 1 227 1 view .LVU268
 844 000e 0500     		movs	r5, r0
 845 0010 0C00     		movs	r4, r1
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 846              		.loc 1 228 2 view .LVU269
 847 0012 3000     		movs	r0, r6
 848              	.LVL50:
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 849              		.loc 1 228 2 view .LVU270
 850 0014 3900     		movs	r1, r7
 851              	.LVL51:
 228:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, ADDR, 1, 10);
 852              		.loc 1 228 2 view .LVU271
 853 0016 0022     		movs	r2, #0
 854 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 855              	.LVL52:
 229:Core/Src/main.c **** 	HAL_SPI_Receive(&hspi1, data, 1, 10);
 856              		.loc 1 229 2 is_stmt 1 view .LVU272
 857 001c 0A4B     		ldr	r3, .L22
 858 001e 2900     		movs	r1, r5
 859 0020 9846     		mov	r8, r3
 860 0022 0122     		movs	r2, #1
 861 0024 4046     		mov	r0, r8
 862 0026 0A23     		movs	r3, #10
 863 0028 FFF7FEFF 		bl	HAL_SPI_Transmit
 864              	.LVL53:
 230:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 865              		.loc 1 230 2 view .LVU273
 866 002c 0A23     		movs	r3, #10
 867 002e 2100     		movs	r1, r4
 868 0030 4046     		mov	r0, r8
 869 0032 0122     		movs	r2, #1
 870 0034 FFF7FEFF 		bl	HAL_SPI_Receive
 871              	.LVL54:
 231:Core/Src/main.c **** }
 872              		.loc 1 231 2 view .LVU274
 873 0038 3900     		movs	r1, r7
 874 003a 3000     		movs	r0, r6
 875 003c 0122     		movs	r2, #1
 876 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 877              	.LVL55:
 232:Core/Src/main.c **** 
 878              		.loc 1 232 1 is_stmt 0 view .LVU275
 879              		@ sp needed
 880              	.LVL56:
 881              	.LVL57:
 232:Core/Src/main.c **** 
ARM GAS  /tmp/ccd56jqd.s 			page 25


 882              		.loc 1 232 1 view .LVU276
 883 0042 04BC     		pop	{r2}
 884 0044 9046     		mov	r8, r2
 885 0046 F0BD     		pop	{r4, r5, r6, r7, pc}
 886              	.L23:
 887              		.align	2
 888              	.L22:
 889 0048 00000000 		.word	hspi1
 890              		.cfi_endproc
 891              	.LFE36:
 893              		.section	.text.SPI_SET_DAT,"ax",%progbits
 894              		.align	1
 895              		.p2align 2,,3
 896              		.global	SPI_SET_DAT
 897              		.syntax unified
 898              		.code	16
 899              		.thumb_func
 900              		.fpu softvfp
 902              	SPI_SET_DAT:
 903              	.LVL58:
 904              	.LFB37:
 235:Core/Src/main.c **** 	uint8_t addr;
 905              		.loc 1 235 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 8
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 236:Core/Src/main.c **** 	addr = *(uint8_t *)ADDR;
 909              		.loc 1 236 2 view .LVU278
 237:Core/Src/main.c **** 	addr = addr & 0x7f;
 910              		.loc 1 237 2 view .LVU279
 238:Core/Src/main.c **** 
 911              		.loc 1 238 2 view .LVU280
 235:Core/Src/main.c **** 	uint8_t addr;
 912              		.loc 1 235 1 is_stmt 0 view .LVU281
 913 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 914              	.LCFI7:
 915              		.cfi_def_cfa_offset 20
 916              		.cfi_offset 4, -20
 917              		.cfi_offset 5, -16
 918              		.cfi_offset 6, -12
 919              		.cfi_offset 7, -8
 920              		.cfi_offset 14, -4
 921 0002 C646     		mov	lr, r8
 238:Core/Src/main.c **** 
 922              		.loc 1 238 7 view .LVU282
 923 0004 0723     		movs	r3, #7
 235:Core/Src/main.c **** 	uint8_t addr;
 924              		.loc 1 235 1 view .LVU283
 925 0006 00B5     		push	{lr}
 926              	.LCFI8:
 927              		.cfi_def_cfa_offset 24
 928              		.cfi_offset 8, -24
 929 0008 82B0     		sub	sp, sp, #8
 930              	.LCFI9:
 931              		.cfi_def_cfa_offset 32
 238:Core/Src/main.c **** 
 932              		.loc 1 238 7 view .LVU284
ARM GAS  /tmp/ccd56jqd.s 			page 26


 933 000a 6B44     		add	r3, r3, sp
 934 000c 9846     		mov	r8, r3
 238:Core/Src/main.c **** 
 935              		.loc 1 238 14 view .LVU285
 936 000e 7F23     		movs	r3, #127
 937 0010 0278     		ldrb	r2, [r0]
 240:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 938              		.loc 1 240 2 view .LVU286
 939 0012 8026     		movs	r6, #128
 940 0014 A025     		movs	r5, #160
 238:Core/Src/main.c **** 
 941              		.loc 1 238 14 view .LVU287
 942 0016 1340     		ands	r3, r2
 238:Core/Src/main.c **** 
 943              		.loc 1 238 7 view .LVU288
 944 0018 4246     		mov	r2, r8
 235:Core/Src/main.c **** 	uint8_t addr;
 945              		.loc 1 235 1 view .LVU289
 946 001a 0C00     		movs	r4, r1
 240:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 947              		.loc 1 240 2 view .LVU290
 948 001c B600     		lsls	r6, r6, #2
 949 001e ED05     		lsls	r5, r5, #23
 950 0020 3100     		movs	r1, r6
 951              	.LVL59:
 240:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 952              		.loc 1 240 2 view .LVU291
 953 0022 2800     		movs	r0, r5
 954              	.LVL60:
 238:Core/Src/main.c **** 
 955              		.loc 1 238 7 view .LVU292
 956 0024 1370     		strb	r3, [r2]
 240:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 957              		.loc 1 240 2 is_stmt 1 view .LVU293
 958 0026 0022     		movs	r2, #0
 959 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 960              	.LVL61:
 241:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, data, 1, 10);
 961              		.loc 1 241 2 view .LVU294
 962 002c 0A4F     		ldr	r7, .L25
 963 002e 4146     		mov	r1, r8
 964 0030 0A23     		movs	r3, #10
 965 0032 0122     		movs	r2, #1
 966 0034 3800     		movs	r0, r7
 967 0036 FFF7FEFF 		bl	HAL_SPI_Transmit
 968              	.LVL62:
 242:Core/Src/main.c **** 	HAL_GPIO_WritePin(CS_BME_Port, CS_BME_Pin, GPIO_PIN_SET);
 969              		.loc 1 242 2 view .LVU295
 970 003a 0A23     		movs	r3, #10
 971 003c 2100     		movs	r1, r4
 972 003e 0122     		movs	r2, #1
 973 0040 3800     		movs	r0, r7
 974 0042 FFF7FEFF 		bl	HAL_SPI_Transmit
 975              	.LVL63:
 243:Core/Src/main.c **** }
 976              		.loc 1 243 2 view .LVU296
 977 0046 0122     		movs	r2, #1
ARM GAS  /tmp/ccd56jqd.s 			page 27


 978 0048 3100     		movs	r1, r6
 979 004a 2800     		movs	r0, r5
 980 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 981              	.LVL64:
 244:Core/Src/main.c **** 
 982              		.loc 1 244 1 is_stmt 0 view .LVU297
 983 0050 02B0     		add	sp, sp, #8
 984              		@ sp needed
 985              	.LVL65:
 244:Core/Src/main.c **** 
 986              		.loc 1 244 1 view .LVU298
 987 0052 04BC     		pop	{r2}
 988 0054 9046     		mov	r8, r2
 989 0056 F0BD     		pop	{r4, r5, r6, r7, pc}
 990              	.L26:
 991              		.align	2
 992              	.L25:
 993 0058 00000000 		.word	hspi1
 994              		.cfi_endproc
 995              	.LFE37:
 997              		.section	.text.flash_read,"ax",%progbits
 998              		.align	1
 999              		.p2align 2,,3
 1000              		.global	flash_read
 1001              		.syntax unified
 1002              		.code	16
 1003              		.thumb_func
 1004              		.fpu softvfp
 1006              	flash_read:
 1007              	.LVL66:
 1008              	.LFB38:
 247:Core/Src/main.c ****     return (*(__IO uint16_t*) address);
 1009              		.loc 1 247 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		@ link register save eliminated.
 1014              		.loc 1 248 5 view .LVU300
 1015              		.loc 1 248 13 is_stmt 0 view .LVU301
 1016 0000 0088     		ldrh	r0, [r0]
 1017              	.LVL67:
 249:Core/Src/main.c **** }
 1018              		.loc 1 249 1 view .LVU302
 1019              		@ sp needed
 248:Core/Src/main.c **** }
 1020              		.loc 1 248 13 view .LVU303
 1021 0002 80B2     		uxth	r0, r0
 1022              		.loc 1 249 1 view .LVU304
 1023 0004 7047     		bx	lr
 1024              		.cfi_endproc
 1025              	.LFE38:
 1027 0006 C046     		.section	.text.Error_Handler,"ax",%progbits
 1028              		.align	1
 1029              		.p2align 2,,3
 1030              		.global	Error_Handler
 1031              		.syntax unified
 1032              		.code	16
ARM GAS  /tmp/ccd56jqd.s 			page 28


 1033              		.thumb_func
 1034              		.fpu softvfp
 1036              	Error_Handler:
 1037              	.LFB39:
 250:Core/Src/main.c **** /* USER CODE END 4 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 254:Core/Src/main.c ****   * @retval None
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c **** void Error_Handler(void)
 257:Core/Src/main.c **** {
 1038              		.loc 1 257 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 258:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 259:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 262:Core/Src/main.c **** }
 1043              		.loc 1 262 1 view .LVU306
 1044              		@ sp needed
 1045 0000 7047     		bx	lr
 1046              		.cfi_endproc
 1047              	.LFE39:
 1049              		.global	dev_bme
 1050              		.comm	P,24,4
 1051              		.comm	NRF905_Config_t,10,4
 1052              		.comm	hrtc,36,4
 1053 0002 C046     		.section	.bss.dev_bme,"aw",%nobits
 1054              		.align	2
 1055              		.set	.LANCHOR0,. + 0
 1058              	dev_bme:
 1059 0000 00000000 		.space	112
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1060              		.text
 1061              	.Letext0:
 1062              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1063              		.file 3 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 1064              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 1065              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 1066              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 1067              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 1068              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 1069              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 1070              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 1071              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h"
 1072              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rtc.h"
 1073              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h"
 1074              		.file 14 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 1075              		.file 15 "Core/Inc/main.h"
 1076              		.file 16 "Core/Inc/spi.h"
ARM GAS  /tmp/ccd56jqd.s 			page 29


 1077              		.file 17 "Core/Inc/rtc.h"
 1078              		.file 18 "Core/Inc/adc.h"
 1079              		.file 19 "Core/Inc/bme280_defs.h"
 1080              		.file 20 "Core/Inc/nrf905.h"
 1081              		.file 21 "Core/Inc/gpio.h"
 1082              		.file 22 "Core/Inc/dma.h"
 1083              		.file 23 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc_ex.h"
 1084              		.file 24 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rtc_ex.h"
 1085              		.file 25 "Core/Inc/bme280.h"
 1086              		.file 26 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr.h"
 1087              		.file 27 "<built-in>"
ARM GAS  /tmp/ccd56jqd.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccd56jqd.s:16     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccd56jqd.s:25     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccd56jqd.s:150    .text.SystemClock_Config:0000000000000078 $d
     /tmp/ccd56jqd.s:161    .text.startup.main:0000000000000000 $t
     /tmp/ccd56jqd.s:169    .text.startup.main:0000000000000000 main
     /tmp/ccd56jqd.s:791    .text.startup.main:00000000000002d4 $d
                            *COM*:000000000000000a NRF905_Config_t
                            *COM*:0000000000000024 hrtc
                            *COM*:0000000000000018 P
     /tmp/ccd56jqd.s:805    .text.SPI_GET_DAT:0000000000000000 $t
     /tmp/ccd56jqd.s:813    .text.SPI_GET_DAT:0000000000000000 SPI_GET_DAT
     /tmp/ccd56jqd.s:889    .text.SPI_GET_DAT:0000000000000048 $d
     /tmp/ccd56jqd.s:894    .text.SPI_SET_DAT:0000000000000000 $t
     /tmp/ccd56jqd.s:902    .text.SPI_SET_DAT:0000000000000000 SPI_SET_DAT
     /tmp/ccd56jqd.s:993    .text.SPI_SET_DAT:0000000000000058 $d
     /tmp/ccd56jqd.s:998    .text.flash_read:0000000000000000 $t
     /tmp/ccd56jqd.s:1006   .text.flash_read:0000000000000000 flash_read
     /tmp/ccd56jqd.s:1028   .text.Error_Handler:0000000000000000 $t
     /tmp/ccd56jqd.s:1036   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccd56jqd.s:1058   .bss.dev_bme:0000000000000000 dev_bme
     /tmp/ccd56jqd.s:1054   .bss.dev_bme:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_uidiv
__aeabi_idiv
__aeabi_i2f
__aeabi_fmul
__aeabi_f2uiz
HAL_Init
GPIO_Init
MX_SPI1_Init
MX_DMA_Init
MX_ADC_Init
MX_RTC_Init
HAL_GPIO_WritePin
HAL_ADCEx_Calibration_Start
HAL_ADC_Start_DMA
HAL_ADC_Stop_DMA
HAL_Delay
NRF905_ILDE_Mode
NRF905_Init
HAL_RTCEx_DeactivateWakeUpTimer
HAL_ADC_Start
initBME280
NRF905_Transmitter_Mode
WriteDataToSend
NRF905_StartSend
GPIO_Stop
HAL_RTCEx_SetWakeUpTimer_IT
HAL_PWR_EnterSTANDBYMode
GetCalibData_BME280
ARM GAS  /tmp/ccd56jqd.s 			page 31


GetData_BME280
hadc
HAL_SPI_Transmit
HAL_SPI_Receive
hspi1
