/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  reg [28:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [6:0] celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  wire [8:0] celloutsig_0_7z;
  reg [41:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [11:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_0_16z = ~celloutsig_0_0z;
  assign celloutsig_0_39z = ~((celloutsig_0_20z | celloutsig_0_16z) & (celloutsig_0_13z | celloutsig_0_25z[1]));
  assign celloutsig_0_42z = ~((celloutsig_0_39z | celloutsig_0_6z[2]) & (celloutsig_0_18z | celloutsig_0_59z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | in_data[140]) & (celloutsig_1_3z[3] | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_6z | celloutsig_1_8z));
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_10z[2]) & (celloutsig_0_11z | celloutsig_0_11z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_4z[11]) & (celloutsig_0_2z[8] | celloutsig_0_1z));
  assign celloutsig_0_46z = celloutsig_0_59z | ~(celloutsig_0_42z);
  assign celloutsig_0_51z = celloutsig_0_46z | ~(celloutsig_0_46z);
  assign celloutsig_0_67z = celloutsig_0_59z | ~(celloutsig_0_51z);
  assign celloutsig_1_14z = celloutsig_1_9z | ~(celloutsig_1_0z);
  assign celloutsig_0_13z = celloutsig_0_0z | ~(celloutsig_0_9z[12]);
  assign celloutsig_0_18z = celloutsig_0_5z[10] | ~(celloutsig_0_6z[4]);
  assign celloutsig_0_69z = in_data[29:23] / { 1'h1, celloutsig_0_24z[10:6], celloutsig_0_18z };
  assign celloutsig_1_15z = { in_data[119], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_2z[11:3] / { 1'h1, in_data[175:173], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_25z = { celloutsig_0_10z[12:8], celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[7:5], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_2z = { in_data[46:42], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[93:87], in_data[0] };
  assign celloutsig_0_17z = { celloutsig_0_5z[10:9], celloutsig_0_1z } == celloutsig_0_7z[8:6];
  assign celloutsig_0_3z = in_data[28:23] >= { celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[138:134] >= { celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[145:136], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z } >= { in_data[120:107], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } >= { celloutsig_1_2z[5:4], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[122:113], celloutsig_1_7z };
  assign celloutsig_0_21z = { celloutsig_0_2z[5:3], celloutsig_0_0z } >= celloutsig_0_6z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_6z[4:2], celloutsig_0_59z } < celloutsig_0_9z[35:32];
  assign celloutsig_0_14z = { in_data[49:46], celloutsig_0_6z } < { celloutsig_0_5z[9:2], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[16:13] < in_data[30:27];
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[178:175] : { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_3z ? in_data[23:11] : in_data[85:73];
  assign celloutsig_0_24z = celloutsig_0_5z[6] ? { celloutsig_0_23z[3:0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_17z } : { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_28z = celloutsig_0_9z[10] ? { celloutsig_0_25z[4], celloutsig_0_11z, celloutsig_0_21z } : celloutsig_0_9z[19:17];
  assign celloutsig_0_68z = | celloutsig_0_27z[3:1];
  assign celloutsig_1_0z = | in_data[173:155];
  assign celloutsig_1_1z = | { in_data[158:154], celloutsig_1_0z };
  assign celloutsig_0_59z = | { celloutsig_0_4z[14:9], celloutsig_0_6z };
  assign celloutsig_0_19z = | { celloutsig_0_7z[4:3], celloutsig_0_5z };
  assign celloutsig_0_20z = | { celloutsig_0_9z[21:11], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_4z[18:15], celloutsig_0_3z };
  assign celloutsig_0_70z = { celloutsig_0_6z[1:0], celloutsig_0_67z, celloutsig_0_18z } >> { celloutsig_0_68z, celloutsig_0_28z };
  assign celloutsig_0_23z = { celloutsig_0_6z[4:2], celloutsig_0_19z, celloutsig_0_12z } >> celloutsig_0_2z[4:0];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } ^ { celloutsig_0_4z[17:8], celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[88:80] ^ { celloutsig_0_2z[4:1], celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_9z[4:2], celloutsig_0_19z, celloutsig_0_15z } ^ { celloutsig_0_2z[8:5], celloutsig_0_18z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 29'h00000000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[66:60], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_2z = { in_data[165:155], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 42'h00000000000;
    else if (clkin_data[0]) celloutsig_0_9z = { in_data[71:31], celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[33] & in_data[38]) | (in_data[67] & in_data[46]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z[8] & celloutsig_1_4z) | (celloutsig_1_4z & in_data[129]));
  assign { out_data[136:128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
