abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 4267157894
[95394] is replaced by [95484] with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit result/c1908_1_0_756_37.3.blif
time = 2148820 us
--------------- round 2 ---------------
seed = 532418495
[95364] is replaced by [95350] with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit result/c1908_2_0_754_37.3.blif
time = 4152195 us
--------------- round 3 ---------------
seed = 3118930031
[95410] is replaced by [95380] with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit result/c1908_3_0_752_37.3.blif
time = 6147783 us
--------------- round 4 ---------------
seed = 2880104973
[95278] is replaced by [95292] with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit result/c1908_4_0_750_37.3.blif
time = 8128170 us
--------------- round 5 ---------------
seed = 114174143
[95150] is replaced by [95158] with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit result/c1908_5_0_748_37.3.blif
time = 10100622 us
--------------- round 6 ---------------
seed = 3111971510
[96034] is replaced by [96028] with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit result/c1908_6_0_746_37.3.blif
time = 12069432 us
--------------- round 7 ---------------
seed = 2160430365
[96037] is replaced by [96028] with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit result/c1908_7_0_744_37.3.blif
time = 14025824 us
--------------- round 8 ---------------
seed = 2105297994
[95450] is replaced by [95466] with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit result/c1908_8_0_742_37.3.blif
time = 15984947 us
--------------- round 9 ---------------
seed = 3221178307
[96675] is replaced by [96830] with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit result/c1908_9_0_741_37.3.blif
time = 17936067 us
--------------- round 10 ---------------
seed = 3440355871
[95140] is replaced by [96852] with estimated error 6e-05
error = 6e-05
area = 738
delay = 37.3
#gates = 280
output circuit result/c1908_10_6e-05_738_37.3.blif
time = 19860992 us
--------------- round 11 ---------------
seed = 321753541
[95116] is replaced by one with estimated error 0.00135
error = 0.00135
area = 725
delay = 37.3
#gates = 276
output circuit result/c1908_11_0.00135_725_37.3.blif
time = 21784577 us
--------------- round 12 ---------------
seed = 1344945110
[95915] is replaced by [96028] with estimated error 0.00125
error = 0.00125
area = 722
delay = 37.3
#gates = 275
output circuit result/c1908_12_0.00125_722_37.3.blif
time = 23663449 us
--------------- round 13 ---------------
seed = 3768686687
[96066] is replaced by G871 with estimated error 0.00735
error = 0.00735
area = 686
delay = 37.3
#gates = 263
output circuit result/c1908_13_0.00735_686_37.3.blif
time = 25527057 us
--------------- round 14 ---------------
seed = 747542851
[96450] is replaced by [95891] with estimated error 0.00796
error = 0.00796
area = 684
delay = 37.3
#gates = 262
output circuit result/c1908_14_0.00796_684_37.3.blif
time = 27268758 us
--------------- round 15 ---------------
seed = 1248627267
exceed error bound
