
---------- Begin Simulation Statistics ----------
final_tick                                 7991409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110045                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706976                       # Number of bytes of host memory used
host_op_rate                                   194911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.62                       # Real time elapsed on the host
host_tick_rate                               29313778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007991                       # Number of seconds simulated
sim_ticks                                  7991409000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12666459                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12032376                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.532761                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.532761                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38280737                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21561570                       # number of floating regfile writes
system.cpu.idleCycles                          144393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20348                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3210429                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.354366                       # Inst execution rate
system.cpu.iew.exec_refs                      8175322                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1384182                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  194659                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6811127                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1762                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1397399                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54065202                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6791140                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27215                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53612220                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1362                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 45703                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18265                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47713                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12980                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72265053                       # num instructions consuming a value
system.cpu.iew.wb_count                      53594964                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580608                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41957672                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.353286                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53601943                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52264841                       # number of integer regfile reads
system.cpu.int_regfile_writes                26763118                       # number of integer regfile writes
system.cpu.ipc                               1.877016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.877016                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            916782      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28148105     52.48%     54.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2100      0.00%     54.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                105857      0.20%     54.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1321696      2.46%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3030      0.01%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2645056      4.93%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7304      0.01%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640884      4.92%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2685      0.01%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390916      8.19%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196036      4.09%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074684      5.73%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1953236      3.64%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1377401      2.57%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4845124      9.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8276      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53639436                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22894969                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45789892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22889959                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22978687                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      457076                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008521                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  454175     99.37%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     76      0.02%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     38      0.01%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.01%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1548      0.34%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   881      0.19%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               114      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              191      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30284761                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77787846                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30705005                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          32015736                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   54065178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53639436                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          929070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3365                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1884826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15838426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.386665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.031935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              891823      5.63%      5.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2109972     13.32%     18.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3180798     20.08%     39.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2631605     16.62%     55.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2589793     16.35%     72.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1388658      8.77%     80.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1692851     10.69%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1009923      6.38%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              343003      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15838426                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.356069                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3950                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1880                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6811127                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1397399                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18099427                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15982819                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72355                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            526                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3325422                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1974107                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18584                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1002860                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  991416                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.858864                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  444464                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          448514                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             440967                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7547                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1178                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          905451                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17469                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15711809                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.381915                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.878742                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1651367     10.51%     10.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4615574     29.38%     39.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2245591     14.29%     54.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1363968      8.68%     62.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          456202      2.90%     65.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894264      5.69%     71.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          455577      2.90%     74.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326374      8.44%     82.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2702892     17.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15711809                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2702892                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7663327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7663327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7663327                       # number of overall hits
system.cpu.dcache.overall_hits::total         7663327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46120                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46120                       # number of overall misses
system.cpu.dcache.overall_misses::total         46120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2955086991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2955086991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2955086991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2955086991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7709447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7709447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7709447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7709447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005982                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64073.872311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64073.872311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64073.872311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64073.872311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               650                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.646154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30203                       # number of writebacks
system.cpu.dcache.writebacks::total             30203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12077                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2326621491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2326621491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2326621491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2326621491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004416                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004416                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68343.609288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68343.609288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68343.609288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68343.609288                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33530                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6325776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6325776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    809334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    809334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6342358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6342358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48808.014715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48808.014715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12071                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12071                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    210671000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    210671000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46701.618266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46701.618266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2145752491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2145752491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72643.797515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72643.797515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2115950491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2115950491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71649.413890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71649.413890                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.982410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7697370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.113918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.982410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15452936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15452936                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1848796                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7138950                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2942238                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3890177                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18265                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               974428                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1623                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               54279158                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7747                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6790131                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1384249                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           643                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1377                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3727735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30588040                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3325422                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1876847                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12086462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   39684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  529                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3785                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3653220                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5027                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15838426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.447789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.555408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6647121     41.97%     41.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   786673      4.97%     46.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1122261      7.09%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   338047      2.13%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   671977      4.24%     60.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   344611      2.18%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   243573      1.54%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   783496      4.95%     69.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4900667     30.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15838426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208062                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.913808                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3649782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3649782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3649782                       # number of overall hits
system.cpu.icache.overall_hits::total         3649782                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3438                       # number of overall misses
system.cpu.icache.overall_misses::total          3438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203996000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203996000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203996000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203996000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3653220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3653220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3653220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3653220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000941                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000941                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000941                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000941                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59335.660268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59335.660268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59335.660268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59335.660268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          802                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.466667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2135                       # number of writebacks
system.cpu.icache.writebacks::total              2135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          791                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          791                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2647                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2647                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2647                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2647                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159875500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159875500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60398.753306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60398.753306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60398.753306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60398.753306                       # average overall mshr miss latency
system.cpu.icache.replacements                   2135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3649782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3649782                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3653220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3653220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59335.660268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59335.660268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60398.753306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60398.753306                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.979395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3652429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2647                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1379.837174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.979395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7309087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7309087                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3653806                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           805                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      447169                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   91066                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 162                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  30368                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   89                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7991409000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18265                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2977789                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  321714                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2987                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5695226                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6822445                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               54189930                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3418                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5565975                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    814                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 362508                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            61332483                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   123541284                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53707168                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38342530                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1541613                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15743252                       # count of insts added to the skid buffer
system.cpu.rob.reads                         67041766                       # The number of ROB reads
system.cpu.rob.writes                       108210174                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2248                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2740                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 492                       # number of overall hits
system.l2.overall_hits::.cpu.data                2248                       # number of overall hits
system.l2.overall_hits::total                    2740                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31794                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2151                       # number of overall misses
system.l2.overall_misses::.cpu.data             31794                       # number of overall misses
system.l2.overall_misses::total                 33945                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2251392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2402023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2251392000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2402023000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36685                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36685                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.813848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.933964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925310                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.813848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.933964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925310                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70028.358903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70811.851293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70762.203565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70028.358903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70811.851293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70762.203565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21100                       # number of writebacks
system.l2.writebacks::total                     21100                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128651250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1926219250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2054870500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128651250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1926219250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2054870500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.813848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.933964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.813848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.933964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925310                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59809.972106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60584.363402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60535.292385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59809.972106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60584.363402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60535.292385                       # average overall mshr miss latency
system.l2.replacements                          25760                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30203                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2130                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2130                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2130                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2130                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   349                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29182                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2067855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2067855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70860.650401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70860.650401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1769354250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1769354250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60631.699335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60631.699335                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.813848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.813848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70028.358903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70028.358903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128651250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128651250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.813848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59809.972106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59809.972106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    183536500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    183536500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.579029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.579029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70266.653905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70266.653905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.579029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.579029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60055.513017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60055.513017                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7774.433607                       # Cycle average of tags in use
system.l2.tags.total_refs                       72340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.130655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.749088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       459.516445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7313.168075                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.056093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.892721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    612680                       # Number of tag accesses
system.l2.tags.data_accesses                   612680                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001031639500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19900                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21100                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33945                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.319699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.299282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.250961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1188     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.75%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.590150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.570580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              246     20.53%     20.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.17%     20.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              947     79.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2172480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7991304500                       # Total gap between requests
system.mem_ctrls.avgGap                     145177.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       137664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2034432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1348672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 17226499.106728237122                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 254577384.288552880287                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 168765232.764334797859                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2151                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     57668250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    877077250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 181997232250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26809.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27586.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8625461.24                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       137664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2172480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       137664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       137664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2151                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     17226499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    254625436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271851935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     17226499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17226499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    168981465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       168981465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    168981465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     17226499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    254625436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       440833400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33939                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21073                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               298389250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          934745500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8791.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27541.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29225                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18456                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   480.235744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   327.719766                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   356.367816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1009     13.77%     13.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1655     22.58%     36.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          795     10.85%     47.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          624      8.51%     55.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          740     10.10%     65.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          331      4.52%     70.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          329      4.49%     74.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          615      8.39%     83.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1232     16.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2172096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1348672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.803883                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              168.765233                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26639340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14155350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122493840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55358100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2503744380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    960285120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4313296770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.741711                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2466210000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5258439000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25704000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13662000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119830620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54642960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2517567450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    948644640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4310672310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.413301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2436052500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5288596500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21100                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29182                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        93126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        93126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  93126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3522880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3522880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3522880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35895250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42431250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29531                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2647                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       305792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4111680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4417472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25764                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008663                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61909     99.13%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    541      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62450                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7991409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68515500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51063999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
