{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 08:33:22 2009 " "Info: Processing started: Tue Nov 24 08:33:22 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"cpu\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources." {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN 29" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|wr~13 " "Info: Destination \"mem_unit:inst3\|wr~13\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 15 -1 0 } }  } 0}  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "id_unit:inst2\|mem_wr~67 Global clock " "Info: Automatically promoted some destinations of signal \"id_unit:inst2\|mem_wr~67\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[15\] " "Info: Destination \"data_bus\[15\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[14\] " "Info: Destination \"data_bus\[14\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[13\] " "Info: Destination \"data_bus\[13\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[12\] " "Info: Destination \"data_bus\[12\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[11\] " "Info: Destination \"data_bus\[11\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[10\] " "Info: Destination \"data_bus\[10\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[9\] " "Info: Destination \"data_bus\[9\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[8\] " "Info: Destination \"data_bus\[8\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[7\] " "Info: Destination \"data_bus\[7\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_bus\[6\] " "Info: Destination \"data_bus\[6\]\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "id_unit.vhd" "" { Text "D:/lm/cpu/id_unit.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[15\]~1957 " "Info: Destination \"mem_unit:inst3\|addr_bus\[15\]~1957\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[14\]~1960 " "Info: Destination \"mem_unit:inst3\|addr_bus\[14\]~1960\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[13\]~1963 " "Info: Destination \"mem_unit:inst3\|addr_bus\[13\]~1963\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[12\]~1966 " "Info: Destination \"mem_unit:inst3\|addr_bus\[12\]~1966\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[11\]~1969 " "Info: Destination \"mem_unit:inst3\|addr_bus\[11\]~1969\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[10\]~1972 " "Info: Destination \"mem_unit:inst3\|addr_bus\[10\]~1972\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[9\]~1975 " "Info: Destination \"mem_unit:inst3\|addr_bus\[9\]~1975\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[8\]~1978 " "Info: Destination \"mem_unit:inst3\|addr_bus\[8\]~1978\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[7\]~1981 " "Info: Destination \"mem_unit:inst3\|addr_bus\[7\]~1981\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mem_unit:inst3\|addr_bus\[6\]~1984 " "Info: Destination \"mem_unit:inst3\|addr_bus\[6\]~1984\" may be non-global or may not use global clock" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -128 -200 -32 -112 "reset" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -128 -200 -32 -112 "reset" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { reset } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { reset } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.964 ns register register " "Info: Estimated most critical path is register to register delay of 15.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exe_unit:inst1\|reg:inst2\|reg_bank\[4\]\[8\] 1 REG LAB_X12_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y7; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[4\]\[8\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { exe_unit:inst1|reg:inst2|reg_bank[4][8] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.114 ns) 2.269 ns exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1090 2 COMB LAB_X14_Y12 1 " "Info: 2: + IC(2.155 ns) + CELL(0.114 ns) = 2.269 ns; Loc. = LAB_X14_Y12; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1090'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.269 ns" { exe_unit:inst1|reg:inst2|reg_bank[4][8] exe_unit:inst1|reg:inst2|sr_out[8]~1090 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.590 ns) 3.712 ns exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1091 3 COMB LAB_X15_Y10 1 " "Info: 3: + IC(0.853 ns) + CELL(0.590 ns) = 3.712 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1091'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.443 ns" { exe_unit:inst1|reg:inst2|sr_out[8]~1090 exe_unit:inst1|reg:inst2|sr_out[8]~1091 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.442 ns) 5.102 ns exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1094 4 COMB LAB_X16_Y12 1 " "Info: 4: + IC(0.948 ns) + CELL(0.442 ns) = 5.102 ns; Loc. = LAB_X16_Y12; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1094'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.390 ns" { exe_unit:inst1|reg:inst2|sr_out[8]~1091 exe_unit:inst1|reg:inst2|sr_out[8]~1094 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.292 ns) 5.766 ns exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1097 5 COMB LAB_X16_Y12 5 " "Info: 5: + IC(0.372 ns) + CELL(0.292 ns) = 5.766 ns; Loc. = LAB_X16_Y12; Fanout = 5; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[8\]~1097'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.664 ns" { exe_unit:inst1|reg:inst2|sr_out[8]~1094 exe_unit:inst1|reg:inst2|sr_out[8]~1097 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.292 ns) 7.557 ns exe_unit:inst1\|alu:inst\|addsub_b\[8\]~1240 6 COMB LAB_X11_Y16 3 " "Info: 6: + IC(1.499 ns) + CELL(0.292 ns) = 7.557 ns; Loc. = LAB_X11_Y16; Fanout = 3; COMB Node = 'exe_unit:inst1\|alu:inst\|addsub_b\[8\]~1240'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.791 ns" { exe_unit:inst1|reg:inst2|sr_out[8]~1097 exe_unit:inst1|alu:inst|addsub_b[8]~1240 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/lm/cpu/alu.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.423 ns) 9.248 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~567 7 COMB LAB_X10_Y14 2 " "Info: 7: + IC(1.268 ns) + CELL(0.423 ns) = 9.248 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~567'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.691 ns" { exe_unit:inst1|alu:inst|addsub_b[8]~1240 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.326 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~562 8 COMB LAB_X10_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.078 ns) = 9.326 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~562'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.078 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.404 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~557 9 COMB LAB_X10_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.078 ns) = 9.404 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~557'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.078 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 9.675 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~552 10 COMB LAB_X10_Y14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.271 ns) = 9.675 ns; Loc. = LAB_X10_Y14; Fanout = 4; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~552'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.271 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~552 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.354 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~525 11 COMB LAB_X10_Y14 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 10.354 ns; Loc. = LAB_X10_Y14; Fanout = 3; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~525'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.679 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~552 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.074 ns) + CELL(0.590 ns) 11.018 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~605 12 COMB LAB_X10_Y14 2 " "Info: 12: + IC(0.074 ns) + CELL(0.590 ns) = 11.018 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~605'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.664 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~605 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.442 ns) 12.408 ns exe_unit:inst1\|alu:inst\|alu_o\[15\]~2218 13 COMB LAB_X9_Y16 3 " "Info: 13: + IC(0.948 ns) + CELL(0.442 ns) = 12.408 ns; Loc. = LAB_X9_Y16; Fanout = 3; COMB Node = 'exe_unit:inst1\|alu:inst\|alu_o\[15\]~2218'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.390 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~605 exe_unit:inst1|alu:inst|alu_o[15]~2218 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/lm/cpu/alu.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.590 ns) 13.704 ns exe_unit:inst1\|reg:inst2\|reg_bank~6703 14 COMB LAB_X6_Y16 15 " "Info: 14: + IC(0.706 ns) + CELL(0.590 ns) = 13.704 ns; Loc. = LAB_X6_Y16; Fanout = 15; COMB Node = 'exe_unit:inst1\|reg:inst2\|reg_bank~6703'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.296 ns" { exe_unit:inst1|alu:inst|alu_o[15]~2218 exe_unit:inst1|reg:inst2|reg_bank~6703 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.115 ns) 15.964 ns exe_unit:inst1\|reg:inst2\|reg_bank\[7\]\[15\] 15 REG LAB_X11_Y8 3 " "Info: 15: + IC(2.145 ns) + CELL(0.115 ns) = 15.964 ns; Loc. = LAB_X11_Y8; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[7\]\[15\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.260 ns" { exe_unit:inst1|reg:inst2|reg_bank~6703 exe_unit:inst1|reg:inst2|reg_bank[7][15] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.996 ns 31.30 % " "Info: Total cell delay = 4.996 ns ( 31.30 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.968 ns 68.70 % " "Info: Total interconnect delay = 10.968 ns ( 68.70 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "15.964 ns" { exe_unit:inst1|reg:inst2|reg_bank[4][8] exe_unit:inst1|reg:inst2|sr_out[8]~1090 exe_unit:inst1|reg:inst2|sr_out[8]~1091 exe_unit:inst1|reg:inst2|sr_out[8]~1094 exe_unit:inst1|reg:inst2|sr_out[8]~1097 exe_unit:inst1|alu:inst|addsub_b[8]~1240 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~552 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~605 exe_unit:inst1|alu:inst|alu_o[15]~2218 exe_unit:inst1|reg:inst2|reg_bank~6703 exe_unit:inst1|reg:inst2|reg_bank[7][15] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 21 " "Info: Average interconnect usage is 9% of the available device resources. Peak interconnect usage is 21%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: The following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "id_unit:inst2\|mem_wr~67 " "Info: The following pins have the same output enable: id_unit:inst2\|mem_wr~67" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[15\] LVTTL " "Info: Type bidirectional pin data_bus\[15\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[15\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[15] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[14\] LVTTL " "Info: Type bidirectional pin data_bus\[14\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[14\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[14] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[13\] LVTTL " "Info: Type bidirectional pin data_bus\[13\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[13\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[13] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[12\] LVTTL " "Info: Type bidirectional pin data_bus\[12\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[12\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[12] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[11\] LVTTL " "Info: Type bidirectional pin data_bus\[11\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[11\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[11] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[10\] LVTTL " "Info: Type bidirectional pin data_bus\[10\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[10\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[10] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[9\] LVTTL " "Info: Type bidirectional pin data_bus\[9\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[9\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[9] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[8\] LVTTL " "Info: Type bidirectional pin data_bus\[8\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[8] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[7\] LVTTL " "Info: Type bidirectional pin data_bus\[7\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[7] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[6\] LVTTL " "Info: Type bidirectional pin data_bus\[6\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[6] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[5\] LVTTL " "Info: Type bidirectional pin data_bus\[5\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[5] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[4\] LVTTL " "Info: Type bidirectional pin data_bus\[4\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[4] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[3\] LVTTL " "Info: Type bidirectional pin data_bus\[3\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[3] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[2\] LVTTL " "Info: Type bidirectional pin data_bus\[2\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[2] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[1\] LVTTL " "Info: Type bidirectional pin data_bus\[1\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[1] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data_bus\[0\] LVTTL " "Info: Type bidirectional pin data_bus\[0\] uses the LVTTL I/O standard" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[0] } "NODE_NAME" } "" } } { "D:/lm/cpu/cpu.fld" "" { Floorplan "D:/lm/cpu/cpu.fld" "" "" { data_bus[0] } "NODE_NAME" } }  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 08:34:06 2009 " "Info: Processing ended: Tue Nov 24 08:34:06 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Info: Elapsed time: 00:00:45" {  } {  } 0}  } {  } 0}
