![ëŒ€í•œìƒê³µíšŒì˜ì†Œ](https://img.shields.io/badge/ëŒ€í•œìƒê³µíšŒì˜ì†Œ_ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°-003366?style=flat&logo=git&logoColor=1E90FF)
![ê³¼ì •: AI ì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„ 2ê¸°](https://img.shields.io/badge/ê³¼ì •-AI%20ì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„%202ê¸°-FFD700?style=flat&logo=github&logoColor=FFD700)
![ê³¼ëª©: SoC(System On Chip) ì„¤ê³„](https://img.shields.io/badge/ê³¼ëª©-SoC(System%20On%20Chip)%20ì„¤ê³„-4CAF50?style=flat&logo=databricks&logoColor=white)

---
## ğŸ’» ê¸°ìˆ  ìŠ¤íƒ (Tech Stack)

### ğŸ“• ì–¸ì–´ (Languages)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-HDL-008B8B?style=flat&logo=verilog&logoColor=white)
![Assembly Language](https://img.shields.io/badge/Assembly-Language-444444?style=flat&logo=gnubash&logoColor=white)
![C](https://img.shields.io/badge/C-Programming%20Language-00599C?style=flat&logo=c&logoColor=white)

---

### ğŸ”§ íˆ´ (Tools)
![Visual Studio Code](https://img.shields.io/badge/Editor-VS%20Code-007ACC?style=flat&logo=visualstudiocode&logoColor=white)
![Synopsys Verdi](https://img.shields.io/badge/Synopsys-Verdi-663399?style=flat&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx-Vivado-FF8C00?style=flat&logo=xilinx&logoColor=white)

---

### âš™ï¸ ê°œë°œí™˜ê²½ (Development Environment)
![Linux](https://img.shields.io/badge/Linux-Ubuntu%20%7C%20Kernel-FCC624?style=flat&logo=linux&logoColor=black)
![MobaXterm](https://img.shields.io/badge/ê°œë°œí™˜ê²½(íˆ´):%20MobaXterm-2E8B57?style=flat&logo=windows-terminal&logoColor=white)
![Compiler Explorer](https://img.shields.io/badge/ê°œë°œí™˜ê²½(íˆ´):%20Compiler%20Explorer-4682B4?style=flat&logo=github&logoColor=white)
![RISC-V Online Assembler](https://img.shields.io/badge/ê°œë°œí™˜ê²½(íˆ´):%20RISC--V%20Online%20Assembler-FF4500?style=flat&logo=riscv&logoColor=white)

---

### ğŸ« êµìœ¡ ì •ë³´ (Education Info)
- êµìœ¡ëª…: ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°  
- ê³¼ì •: AI ì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„ 2ê¸°  
- ê³¼ëª©: SoC(System On Chip) ì„¤ê³„.

---

### ğŸ“Œ í”„ë¡œì íŠ¸ ì •ë³´ (Project Info)
- **í”„ë¡œì íŠ¸ ì£¼ì œ**: RISC-V RV32I ê¸°ë°˜ Multi Cycle CPU ì„¤ê³„.
- **ì§„í–‰ ê¸°ê°„**: 25.08.12 ~ 25.08.25
- **êµ¬ì„±ì›**: ìµœì§€ìš°  
---------------------------------------------------
- **Project Title**: RISC-V RV32I based Multi Cycle CPU Design.
- **Duration**: 25.08.12 ~ 25.08.25
- **Members**: Choi Jiwoo

---

