set_trig_ovl_sx_reg              00000000
set_trig_ovl_dx_reg              00000000
set_trig_thr0_thr_reg_00 ffffffffffffffff
set_trig_thr0_thr_reg_01 ffffffffffffffff
set_trig_thr0_thr_reg_02 ffffffffffffffff
set_trig_thr0_thr_reg_03 ffffffffffffffff
set_trig_thr0_thr_reg_04 ffffffffffffffff
set_trig_thr0_thr_reg_05 ffffffffffffffff
set_trig_thr0_thr_reg_06 ffffffffffffffff
set_trig_thr0_thr_reg_07 ffffffffffffffff
set_trig_thr0_thr_reg_08 ffffffffffffffff
set_trig_thr0_thr_reg_09 ffffffffffffffff
set_trig_thr0_thr_reg_10 ffffffffffffffff
set_trig_thr0_thr_reg_11 ffffffffffffffff
set_trig_thr0_thr_reg_12 ffffffffffffffff
set_trig_thr0_thr_reg_13 ffffffffffffffff
set_trig_thr0_thr_reg_14 ffffffffffffffff
set_trig_thr0_thr_reg_15 ffffffffffffffff
set_trig_thr0_thr_reg_16 ffffffffffffffff
set_trig_thr0_thr_reg_17 ffffffffffffffff
set_trig_thr0_thr_reg_18 ffffffffffffffff
set_trig_thr0_thr_reg_19 ffffffffffffffff
set_trig_thr0_thr_reg_20 ffffffffffffffff
set_trig_thr0_thr_reg_21 ffffffffffffffff
set_trig_thr0_thr_reg_22 ffffffffffffffff
set_trig_thr0_thr_reg_23 ffffffffffffffff
set_trig_thr0_thr_reg_24 ffffffffffffffff
set_trig_thr0_thr_reg_25 ffffffffffffffff
set_trig_thr0_thr_reg_26 ffffffffffffffff
set_trig_thr0_thr_reg_27 ffffffffffffffff
set_trig_thr0_thr_reg_28 ffffffffffffffff
set_trig_thr0_thr_reg_29 ffffffffffffffff
set_trig_thr0_thr_reg_30 ffffffffffffffff
set_trig_thr0_thr_reg_31 ffffffffffffffff
set_trig_thr1_thr_reg_00  000000000001ff00
set_trig_thr1_thr_reg_01  000000000001fe00
set_trig_thr1_thr_reg_02  000000000003fc00
set_trig_thr1_thr_reg_03  00000000000ff000
set_trig_thr1_thr_reg_04  00000000001fe000
set_trig_thr1_thr_reg_05  00000000003fc000
set_trig_thr1_thr_reg_06  00000000007f8000
set_trig_thr1_thr_reg_07  0000000000ff0000
set_trig_thr1_thr_reg_08  0000000001fe0000
set_trig_thr1_thr_reg_09  0000000003fc0000
set_trig_thr1_thr_reg_10  0000000007f80000
set_trig_thr1_thr_reg_11  000000000ff00000
set_trig_thr1_thr_reg_12  000000001fe00000
set_trig_thr1_thr_reg_13  000000003fc00000
set_trig_thr1_thr_reg_14  000000007f800000
set_trig_thr1_thr_reg_15  00000000ff000000
set_trig_thr1_thr_reg_16  00000000fe000000
set_trig_thr1_thr_reg_17  00000000fc000000
set_trig_thr1_thr_reg_18  00000000f0000000
set_trig_thr1_thr_reg_19  00000000e0000000
set_trig_thr1_thr_reg_20  00000000c0000000
set_trig_thr1_thr_reg_21  00000000c0000000
set_trig_thr1_thr_reg_22  0000000080000000
set_trig_thr1_thr_reg_23  0000000000000000
set_trig_thr1_thr_reg_24  0000000000000000
set_trig_thr1_thr_reg_25  0000000000000000
set_trig_thr1_thr_reg_26  0000000000000000
set_trig_thr1_thr_reg_27  0000000000000000
set_trig_thr1_thr_reg_28  0000000000000000
set_trig_thr1_thr_reg_29  0000000000000000
set_trig_thr1_thr_reg_30  0000000000000000
set_trig_thr1_thr_reg_31  0000000000000000
set_trig_thr2_thr_reg_00  0000000000007e00
set_trig_thr2_thr_reg_01  000000000001fc00
set_trig_thr2_thr_reg_02  000000000003f800
set_trig_thr2_thr_reg_03  000000000003e000
set_trig_thr2_thr_reg_04  00000000000fc000
set_trig_thr2_thr_reg_05  00000000001f8000
set_trig_thr2_thr_reg_06  00000000003f0000
set_trig_thr2_thr_reg_07  00000000007e0000
set_trig_thr2_thr_reg_08  0000000000fc0000
set_trig_thr2_thr_reg_09  0000000001f80000
set_trig_thr2_thr_reg_10  0000000003f00000
set_trig_thr2_thr_reg_11  0000000007e00000
set_trig_thr2_thr_reg_12  000000000fc00000
set_trig_thr2_thr_reg_13  000000001f800000
set_trig_thr2_thr_reg_14  000000003f000000
set_trig_thr2_thr_reg_15  000000007e000000
set_trig_thr2_thr_reg_16  00000000fc000000
set_trig_thr2_thr_reg_17  00000000f8000000
set_trig_thr2_thr_reg_18  00000000e0000000
set_trig_thr2_thr_reg_19  00000000e0000000
set_trig_thr2_thr_reg_20  00000000c0000000
set_trig_thr2_thr_reg_21  0000000080000000
set_trig_thr2_thr_reg_22  0000000000000000
set_trig_thr2_thr_reg_23  0000000000000000
set_trig_thr2_thr_reg_24  0000000000000000
set_trig_thr2_thr_reg_25  0000000000000000
set_trig_thr2_thr_reg_26  0000000000000000
set_trig_thr2_thr_reg_27  0000000000000000
set_trig_thr2_thr_reg_28  0000000000000000
set_trig_thr2_thr_reg_29  0000000000000000
set_trig_thr2_thr_reg_30  0000000000000000
set_trig_thr2_thr_reg_31  0000000000000000
