// Seed: 1851726321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_1 = id_1;
  always @(negedge id_2 or posedge 1) id_3 = id_2;
endmodule
