#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 24 11:07:17 2023
# Process ID: 25468
# Current directory: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3316 C:\Users\bogdi\OneDrive\Desktop\SCS\Lab6\6.1\FIFO_buffer_IP_Core\FIFO_buffer_IP_Core.xpr
# Log file: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/vivado.log
# Journal file: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core\vivado.jou
# Running On: DESKTOP-OT8PN98, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17058 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1130.945 ; gain = 314.234
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_stimulus_file'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_stimulus_file' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim/temperature.csv'
INFO: [SIM-utils-43] Exported 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim/temperature.csv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_stimulus_file_vlog.prj"
"xvhdl --incr --relax -prj testbench_stimulus_file_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_stimulus_file_behav xil_defaultlib.testbench_stimulus_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_stimulus_file_behav xil_defaultlib.testbench_stimulus_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/6.1/FIFO_buffer_IP_Core/FIFO_buffer_IP_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_stimulus_file_behav -key {Behavioral:sim_1:Functional:testbench_stimulus_file} -tclbatch {testbench_stimulus_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench_stimulus_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1700ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench_stimulus_file.dut.fifo_in_t1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench_stimulus_file/dut/fifo_in_t1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_26  Scope: testbench_stimulus_file.dut.fifo_in_t1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench_stimulus_file.dut.fifo_in_t2.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench_stimulus_file/dut/fifo_in_t2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_26  Scope: testbench_stimulus_file.dut.fifo_in_t2.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench_stimulus_file.dut.fifo_in_t3.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench_stimulus_file/dut/fifo_in_t3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_26  Scope: testbench_stimulus_file.dut.fifo_in_t3.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench_stimulus_file.dut.fifo_in_t4.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench_stimulus_file/dut/fifo_in_t4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_26  Scope: testbench_stimulus_file.dut.fifo_in_t4.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench_stimulus_file.dut.fifo_out.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench_stimulus_file/dut/fifo_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_26  Scope: testbench_stimulus_file.dut.fifo_out.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Note: Values measured at time t = 12/04/2022 13:00 successfully read
Time: 130 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:01 successfully read
Time: 150 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:02 successfully read
Time: 170 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:03 successfully read
Time: 190 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:04 successfully read
Time: 210 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:05 successfully read
Time: 230 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:06 successfully read
Time: 250 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:07 successfully read
Time: 270 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:08 successfully read
Time: 290 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:09 successfully read
Time: 310 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:10 successfully read
Time: 330 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:11 successfully read
Time: 350 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:12 successfully read
Time: 370 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:13 successfully read
Time: 390 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:14 successfully read
Time: 410 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:15 successfully read
Time: 430 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:16 successfully read
Time: 450 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:17 successfully read
Time: 470 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:18 successfully read
Time: 490 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:19 successfully read
Time: 510 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:20 successfully read
Time: 530 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:21 successfully read
Time: 550 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:22 successfully read
Time: 570 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:23 successfully read
Time: 590 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:24 successfully read
Time: 610 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:25 successfully read
Time: 630 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:26 successfully read
Time: 650 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:27 successfully read
Time: 670 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:28 successfully read
Time: 690 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:29 successfully read
Time: 710 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:30 successfully read
Time: 730 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:31 successfully read
Time: 750 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:32 successfully read
Time: 770 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:33 successfully read
Time: 790 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:34 successfully read
Time: 810 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:35 successfully read
Time: 830 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:36 successfully read
Time: 850 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:37 successfully read
Time: 870 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:38 successfully read
Time: 890 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:39 successfully read
Time: 910 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:40 successfully read
Time: 930 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:41 successfully read
Time: 950 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:42 successfully read
Time: 970 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:43 successfully read
Time: 990 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:44 successfully read
Time: 1010 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
Note: Values measured at time t = 12/04/2022 13:45 successfully read
Time: 1030 ns  Iteration: 0  Process: /testbench_stimulus_file/line__58  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.277 ; gain = 48.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_stimulus_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1700ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1218.277 ; gain = 48.074
run all
Note: execution finished...
Time: 2150 ns  Iteration: 0  Process: /testbench_stimulus_file/line__105  File: C:/Users/bogdi/OneDrive/Desktop/SCS/Lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv: file does not exist.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.883 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 20544 KB (Peak: 20544 KB), Simulation CPU Usage: 15453 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 11:17:08 2023...
