Analysis & Synthesis report for ov5640_pip
Sat Sep 17 12:12:38 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|config_step
 11. State Machine - |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|config_step
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
 69. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_pip
 70. Parameter Settings for User Entity Instance: clock_pll:u_clock_pll|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: VGA_Controller:u1
 72. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 76. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 81. altpll Parameter Settings by Entity Instance
 82. dcfifo Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"
 84. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"
 85. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"
 86. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
 87. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
 88. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
 89. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
 90. Port Connectivity Checks: "Sdram_Control_4Port:u6"
 91. Port Connectivity Checks: "VGA_Controller:u1"
 92. Port Connectivity Checks: "CMOS_Capture:u2_CMOS_Capture"
 93. Port Connectivity Checks: "CMOS_Capture:u1_CMOS_Capture"
 94. Port Connectivity Checks: "cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1"
 95. Port Connectivity Checks: "cmos2_reg_config:cmos2_reg_config_inst"
 96. Port Connectivity Checks: "cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"
 97. Port Connectivity Checks: "cmos1_reg_config:cmos1_reg_config_inst"
 98. Port Connectivity Checks: "clock_pll:u_clock_pll"
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 17 12:12:38 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov5640_pip                                ;
; Top-level Entity Name              ; ov5640_pip                                ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,152                                     ;
;     Total combinational functions  ; 1,775                                     ;
;     Dedicated logic registers      ; 987                                       ;
; Total registers                    ; 987                                       ;
; Total pins                         ; 86                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 65,536                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; ov5640_pip         ; ov5640_pip         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; rtl/cmos/cmos2_reg_config.v                   ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos2_reg_config.v                   ;         ;
; rtl/cmos/cmos1_reg_config.v                   ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos1_reg_config.v                   ;         ;
; rtl/cmos/i2c_com.v                            ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v                            ;         ;
; rtl/cmos/CMOS_Capture.v                       ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/CMOS_Capture.v                       ;         ;
; rtl/ov5640_pip.v                              ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v                              ;         ;
; rtl/Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v           ;         ;
; rtl/Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; rtl/Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File   ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; rtl/Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; rtl/Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/control_interface.v   ;         ;
; rtl/Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/command.v             ;         ;
; rtl/VGA_Param.h                               ; yes             ; User Unspecified File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Param.h                               ;         ;
; rtl/VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v                          ;         ;
; rtl/Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Reset_Delay.v                             ;         ;
; clock_pll.v                                   ; yes             ; User Wizard-Generated File   ; E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v                                   ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal121.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                            ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/clock_pll_altpll.v                         ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/clock_pll_altpll.v                         ;         ;
; db/sdram_pll_altpll.v                         ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/sdram_pll_altpll.v                         ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_7bo1.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf                            ;         ;
; db/a_gray2bin_7ib.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_gray2bin_7ib.tdf                         ;         ;
; db/a_graycounter_677.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_677.tdf                      ;         ;
; db/a_graycounter_2lc.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_2lc.tdf                      ;         ;
; db/altsyncram_6i51.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/altsyncram_6i51.tdf                        ;         ;
; db/dffpipe_re9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_re9.tdf                            ;         ;
; db/alt_synch_pipe_sld.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_sld.tdf                     ;         ;
; db/dffpipe_se9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_se9.tdf                            ;         ;
; db/alt_synch_pipe_tld.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_tld.tdf                     ;         ;
; db/dffpipe_te9.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_te9.tdf                            ;         ;
; db/cmpr_o76.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/db/cmpr_o76.tdf                               ;         ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,152 ;
;                                             ;       ;
; Total combinational functions               ; 1775  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1172  ;
;     -- 3 input functions                    ; 251   ;
;     -- <=2 input functions                  ; 352   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1557  ;
;     -- arithmetic mode                      ; 218   ;
;                                             ;       ;
; Total registers                             ; 987   ;
;     -- Dedicated logic registers            ; 987   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 86    ;
; Total memory bits                           ; 65536 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out                             ; 599   ;
; Total fan-out                               ; 11254 ;
; Average fan-out                             ; 3.73  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_pip                                      ; 1775 (15)         ; 987 (6)      ; 65536       ; 0            ; 0       ; 0         ; 86   ; 0            ; |ov5640_pip                                                                                                                                                   ;              ;
;    |CMOS_Capture:u1_CMOS_Capture|                ; 21 (21)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture                                                                                                                      ;              ;
;    |CMOS_Capture:u2_CMOS_Capture|                ; 21 (21)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture                                                                                                                      ;              ;
;    |Reset_Delay:u2|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Reset_Delay:u2                                                                                                                                    ;              ;
;    |Sdram_Control_4Port:u6|                      ; 706 (215)         ; 741 (138)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6                                                                                                                            ;              ;
;       |Sdram_FIFO:read_fifo1|                    ; 90 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 90 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 90 (15)           ; 125 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                   ;              ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                        ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13  ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                        ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16  ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                          ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                          ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                           ;              ;
;                |dffpipe_re9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp                                ;              ;
;                |dffpipe_re9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp                                ;              ;
;       |Sdram_FIFO:read_fifo2|                    ; 95 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 95 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 95 (20)           ; 125 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                   ;              ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                        ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13  ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                        ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16  ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                          ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                          ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                           ;              ;
;                |dffpipe_re9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp                                ;              ;
;                |dffpipe_re9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp                                ;              ;
;       |Sdram_FIFO:write_fifo1|                   ; 91 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 91 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 91 (15)           ; 125 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                  ;              ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                         ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                          ;              ;
;                |dffpipe_re9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp                               ;              ;
;                |dffpipe_re9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp                               ;              ;
;       |Sdram_FIFO:write_fifo2|                   ; 91 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 91 (0)            ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_7bo1:auto_generated|         ; 91 (15)           ; 125 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated                                                  ;              ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ;              ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;              ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ;              ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;              ;
;                |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                |cmpr_o76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp                         ;              ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:wrfull_eq_comp                          ;              ;
;                |dffpipe_re9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp                               ;              ;
;                |dffpipe_re9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp                               ;              ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                       ;              ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                               ;              ;
;             |Sdram_PLL_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                               ;              ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|command:command1                                                                                                           ;              ;
;       |control_interface:control1|               ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1                                                                                                 ;              ;
;    |VGA_Controller:u1|                           ; 76 (76)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|VGA_Controller:u1                                                                                                                                 ;              ;
;    |clock_pll:u_clock_pll|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clock_pll                                                                                                                             ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clock_pll|altpll:altpll_component                                                                                                     ;              ;
;          |clock_pll_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                     ;              ;
;    |cmos1_reg_config:cmos1_reg_config_inst|      ; 461 (424)         ; 63 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst                                                                                                            ;              ;
;       |i2c_com:u1|                               ; 37 (37)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1                                                                                                 ;              ;
;    |cmos2_reg_config:cmos2_reg_config_inst|      ; 442 (404)         ; 47 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst                                                                                                            ;              ;
;       |i2c_com:u1|                               ; 38 (38)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1                                                                                                 ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2  ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1   ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1 ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2 ; E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |ov5640_pip|clock_pll:u_clock_pll                         ; E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|config_step ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01              ;
+----------------+----------------+----------------+-----------------------------+
; config_step.00 ; 0              ; 0              ; 0                           ;
; config_step.01 ; 1              ; 0              ; 1                           ;
; config_step.10 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|config_step ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01              ;
+----------------+----------------+----------------+-----------------------------+
; config_step.00 ; 0              ; 0              ; 0                           ;
; config_step.01 ; 1              ; 0              ; 1                           ;
; config_step.10 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                       ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[31]                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[27..30]                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_data[23..26]                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[31]                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[27..30]                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_data[23..26]                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9,10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9,10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9,10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9,10] ; Lost fanout                                                            ;
; Reset_Delay:u2|oRST_2                                                                                                             ; Merged with Reset_Delay:u2|oRST_1                                      ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                            ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                            ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                              ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                                ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                     ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[15]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[15]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[14]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[14]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[13]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[13]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[12]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[12]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[11]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[11]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[10]                                                                          ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[10]   ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[9]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[9]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[8]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[8]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[7]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[7]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[6]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[6]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[5]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[5]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[4]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[4]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[3]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[3]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[2]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[2]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[1]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[1]    ;
; cmos2_reg_config:cmos2_reg_config_inst|clock_20k_cnt[0]                                                                           ; Merged with cmos1_reg_config:cmos1_reg_config_inst|clock_20k_cnt[0]    ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:u1|oCoord_X[0]                                                                                                     ; Lost fanout                                                            ;
; VGA_Controller:u1|oCoord_Y[0]                                                                                                     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; Total Number of Removed Registers = 148                                                                                           ;                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                              ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7], ;
;                                             ; due to stuck port data_in ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],         ;
;                                             ;                           ; Sdram_Control_4Port:u6|mLENGTH[8]                                   ;
; Sdram_Control_4Port:u6|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u6|CKE                                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 987   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 700   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 412   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[2]                                                                          ; 12      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[3]                                                                          ; 16      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[4]                                                                          ; 7       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[5]                                                                          ; 7       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[2]                                                                          ; 13      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[3]                                                                          ; 15      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[4]                                                                          ; 7       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[5]                                                                          ; 7       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[1]                                                                          ; 12      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[0]                                                                          ; 14      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[1]                                                                          ; 12      ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[0]                                                                          ; 13      ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|sclk                                                                                  ; 2       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|sclk                                                                                  ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|reg_sdat                                                                              ; 4       ;
; cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|reg_sdat                                                                              ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 34                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|command:command1|SA[9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1|timer[5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|command:command1|command_delay[4]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|rRD2_ADDR[9]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|rRD1_ADDR[20]                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|rWR2_ADDR[19]                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|rWR1_ADDR[15]                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|command:command1|rp_done                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|mADDR[16]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|CMD[0]                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|mRD                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|mWR                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u6|ST[5]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ov5640_pip|VGA_Controller:u1|oVGA_R[0]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ov5640_pip|cmos2_reg_config:cmos2_reg_config_inst|config_step             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|config_step             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_pip ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PIP_X          ; 310   ; Signed Integer                                    ;
; PIP_Y          ; 230   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_pll:u_clock_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------+
; Parameter Name                ; Value                       ; Type                         ;
+-------------------------------+-----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                      ;
; LOCK_LOW                      ; 1                           ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                      ;
; BANDWIDTH                     ; 0                           ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 12                          ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 25                          ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; VCO_MIN                       ; 0                           ; Untyped                      ;
; VCO_MAX                       ; 0                           ; Untyped                      ;
; VCO_CENTER                    ; 0                           ; Untyped                      ;
; PFD_MIN                       ; 0                           ; Untyped                      ;
; PFD_MAX                       ; 0                           ; Untyped                      ;
; M_INITIAL                     ; 0                           ; Untyped                      ;
; M                             ; 0                           ; Untyped                      ;
; N                             ; 1                           ; Untyped                      ;
; M2                            ; 1                           ; Untyped                      ;
; N2                            ; 1                           ; Untyped                      ;
; SS                            ; 1                           ; Untyped                      ;
; C0_HIGH                       ; 0                           ; Untyped                      ;
; C1_HIGH                       ; 0                           ; Untyped                      ;
; C2_HIGH                       ; 0                           ; Untyped                      ;
; C3_HIGH                       ; 0                           ; Untyped                      ;
; C4_HIGH                       ; 0                           ; Untyped                      ;
; C5_HIGH                       ; 0                           ; Untyped                      ;
; C6_HIGH                       ; 0                           ; Untyped                      ;
; C7_HIGH                       ; 0                           ; Untyped                      ;
; C8_HIGH                       ; 0                           ; Untyped                      ;
; C9_HIGH                       ; 0                           ; Untyped                      ;
; C0_LOW                        ; 0                           ; Untyped                      ;
; C1_LOW                        ; 0                           ; Untyped                      ;
; C2_LOW                        ; 0                           ; Untyped                      ;
; C3_LOW                        ; 0                           ; Untyped                      ;
; C4_LOW                        ; 0                           ; Untyped                      ;
; C5_LOW                        ; 0                           ; Untyped                      ;
; C6_LOW                        ; 0                           ; Untyped                      ;
; C7_LOW                        ; 0                           ; Untyped                      ;
; C8_LOW                        ; 0                           ; Untyped                      ;
; C9_LOW                        ; 0                           ; Untyped                      ;
; C0_INITIAL                    ; 0                           ; Untyped                      ;
; C1_INITIAL                    ; 0                           ; Untyped                      ;
; C2_INITIAL                    ; 0                           ; Untyped                      ;
; C3_INITIAL                    ; 0                           ; Untyped                      ;
; C4_INITIAL                    ; 0                           ; Untyped                      ;
; C5_INITIAL                    ; 0                           ; Untyped                      ;
; C6_INITIAL                    ; 0                           ; Untyped                      ;
; C7_INITIAL                    ; 0                           ; Untyped                      ;
; C8_INITIAL                    ; 0                           ; Untyped                      ;
; C9_INITIAL                    ; 0                           ; Untyped                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                      ;
; C0_PH                         ; 0                           ; Untyped                      ;
; C1_PH                         ; 0                           ; Untyped                      ;
; C2_PH                         ; 0                           ; Untyped                      ;
; C3_PH                         ; 0                           ; Untyped                      ;
; C4_PH                         ; 0                           ; Untyped                      ;
; C5_PH                         ; 0                           ; Untyped                      ;
; C6_PH                         ; 0                           ; Untyped                      ;
; C7_PH                         ; 0                           ; Untyped                      ;
; C8_PH                         ; 0                           ; Untyped                      ;
; C9_PH                         ; 0                           ; Untyped                      ;
; L0_HIGH                       ; 1                           ; Untyped                      ;
; L1_HIGH                       ; 1                           ; Untyped                      ;
; G0_HIGH                       ; 1                           ; Untyped                      ;
; G1_HIGH                       ; 1                           ; Untyped                      ;
; G2_HIGH                       ; 1                           ; Untyped                      ;
; G3_HIGH                       ; 1                           ; Untyped                      ;
; E0_HIGH                       ; 1                           ; Untyped                      ;
; E1_HIGH                       ; 1                           ; Untyped                      ;
; E2_HIGH                       ; 1                           ; Untyped                      ;
; E3_HIGH                       ; 1                           ; Untyped                      ;
; L0_LOW                        ; 1                           ; Untyped                      ;
; L1_LOW                        ; 1                           ; Untyped                      ;
; G0_LOW                        ; 1                           ; Untyped                      ;
; G1_LOW                        ; 1                           ; Untyped                      ;
; G2_LOW                        ; 1                           ; Untyped                      ;
; G3_LOW                        ; 1                           ; Untyped                      ;
; E0_LOW                        ; 1                           ; Untyped                      ;
; E1_LOW                        ; 1                           ; Untyped                      ;
; E2_LOW                        ; 1                           ; Untyped                      ;
; E3_LOW                        ; 1                           ; Untyped                      ;
; L0_INITIAL                    ; 1                           ; Untyped                      ;
; L1_INITIAL                    ; 1                           ; Untyped                      ;
; G0_INITIAL                    ; 1                           ; Untyped                      ;
; G1_INITIAL                    ; 1                           ; Untyped                      ;
; G2_INITIAL                    ; 1                           ; Untyped                      ;
; G3_INITIAL                    ; 1                           ; Untyped                      ;
; E0_INITIAL                    ; 1                           ; Untyped                      ;
; E1_INITIAL                    ; 1                           ; Untyped                      ;
; E2_INITIAL                    ; 1                           ; Untyped                      ;
; E3_INITIAL                    ; 1                           ; Untyped                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                      ;
; L0_PH                         ; 0                           ; Untyped                      ;
; L1_PH                         ; 0                           ; Untyped                      ;
; G0_PH                         ; 0                           ; Untyped                      ;
; G1_PH                         ; 0                           ; Untyped                      ;
; G2_PH                         ; 0                           ; Untyped                      ;
; G3_PH                         ; 0                           ; Untyped                      ;
; E0_PH                         ; 0                           ; Untyped                      ;
; E1_PH                         ; 0                           ; Untyped                      ;
; E2_PH                         ; 0                           ; Untyped                      ;
; E3_PH                         ; 0                           ; Untyped                      ;
; M_PH                          ; 0                           ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                      ;
; CBXI_PARAMETER                ; clock_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                               ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                            ;
; LOCK_HIGH                     ; 1                           ; Untyped                                            ;
; LOCK_LOW                      ; 1                           ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                            ;
; SKIP_VCO                      ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                            ;
; BANDWIDTH                     ; 0                           ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; VCO_MIN                       ; 0                           ; Untyped                                            ;
; VCO_MAX                       ; 0                           ; Untyped                                            ;
; VCO_CENTER                    ; 0                           ; Untyped                                            ;
; PFD_MIN                       ; 0                           ; Untyped                                            ;
; PFD_MAX                       ; 0                           ; Untyped                                            ;
; M_INITIAL                     ; 0                           ; Untyped                                            ;
; M                             ; 0                           ; Untyped                                            ;
; N                             ; 1                           ; Untyped                                            ;
; M2                            ; 1                           ; Untyped                                            ;
; N2                            ; 1                           ; Untyped                                            ;
; SS                            ; 1                           ; Untyped                                            ;
; C0_HIGH                       ; 0                           ; Untyped                                            ;
; C1_HIGH                       ; 0                           ; Untyped                                            ;
; C2_HIGH                       ; 0                           ; Untyped                                            ;
; C3_HIGH                       ; 0                           ; Untyped                                            ;
; C4_HIGH                       ; 0                           ; Untyped                                            ;
; C5_HIGH                       ; 0                           ; Untyped                                            ;
; C6_HIGH                       ; 0                           ; Untyped                                            ;
; C7_HIGH                       ; 0                           ; Untyped                                            ;
; C8_HIGH                       ; 0                           ; Untyped                                            ;
; C9_HIGH                       ; 0                           ; Untyped                                            ;
; C0_LOW                        ; 0                           ; Untyped                                            ;
; C1_LOW                        ; 0                           ; Untyped                                            ;
; C2_LOW                        ; 0                           ; Untyped                                            ;
; C3_LOW                        ; 0                           ; Untyped                                            ;
; C4_LOW                        ; 0                           ; Untyped                                            ;
; C5_LOW                        ; 0                           ; Untyped                                            ;
; C6_LOW                        ; 0                           ; Untyped                                            ;
; C7_LOW                        ; 0                           ; Untyped                                            ;
; C8_LOW                        ; 0                           ; Untyped                                            ;
; C9_LOW                        ; 0                           ; Untyped                                            ;
; C0_INITIAL                    ; 0                           ; Untyped                                            ;
; C1_INITIAL                    ; 0                           ; Untyped                                            ;
; C2_INITIAL                    ; 0                           ; Untyped                                            ;
; C3_INITIAL                    ; 0                           ; Untyped                                            ;
; C4_INITIAL                    ; 0                           ; Untyped                                            ;
; C5_INITIAL                    ; 0                           ; Untyped                                            ;
; C6_INITIAL                    ; 0                           ; Untyped                                            ;
; C7_INITIAL                    ; 0                           ; Untyped                                            ;
; C8_INITIAL                    ; 0                           ; Untyped                                            ;
; C9_INITIAL                    ; 0                           ; Untyped                                            ;
; C0_MODE                       ; BYPASS                      ; Untyped                                            ;
; C1_MODE                       ; BYPASS                      ; Untyped                                            ;
; C2_MODE                       ; BYPASS                      ; Untyped                                            ;
; C3_MODE                       ; BYPASS                      ; Untyped                                            ;
; C4_MODE                       ; BYPASS                      ; Untyped                                            ;
; C5_MODE                       ; BYPASS                      ; Untyped                                            ;
; C6_MODE                       ; BYPASS                      ; Untyped                                            ;
; C7_MODE                       ; BYPASS                      ; Untyped                                            ;
; C8_MODE                       ; BYPASS                      ; Untyped                                            ;
; C9_MODE                       ; BYPASS                      ; Untyped                                            ;
; C0_PH                         ; 0                           ; Untyped                                            ;
; C1_PH                         ; 0                           ; Untyped                                            ;
; C2_PH                         ; 0                           ; Untyped                                            ;
; C3_PH                         ; 0                           ; Untyped                                            ;
; C4_PH                         ; 0                           ; Untyped                                            ;
; C5_PH                         ; 0                           ; Untyped                                            ;
; C6_PH                         ; 0                           ; Untyped                                            ;
; C7_PH                         ; 0                           ; Untyped                                            ;
; C8_PH                         ; 0                           ; Untyped                                            ;
; C9_PH                         ; 0                           ; Untyped                                            ;
; L0_HIGH                       ; 1                           ; Untyped                                            ;
; L1_HIGH                       ; 1                           ; Untyped                                            ;
; G0_HIGH                       ; 1                           ; Untyped                                            ;
; G1_HIGH                       ; 1                           ; Untyped                                            ;
; G2_HIGH                       ; 1                           ; Untyped                                            ;
; G3_HIGH                       ; 1                           ; Untyped                                            ;
; E0_HIGH                       ; 1                           ; Untyped                                            ;
; E1_HIGH                       ; 1                           ; Untyped                                            ;
; E2_HIGH                       ; 1                           ; Untyped                                            ;
; E3_HIGH                       ; 1                           ; Untyped                                            ;
; L0_LOW                        ; 1                           ; Untyped                                            ;
; L1_LOW                        ; 1                           ; Untyped                                            ;
; G0_LOW                        ; 1                           ; Untyped                                            ;
; G1_LOW                        ; 1                           ; Untyped                                            ;
; G2_LOW                        ; 1                           ; Untyped                                            ;
; G3_LOW                        ; 1                           ; Untyped                                            ;
; E0_LOW                        ; 1                           ; Untyped                                            ;
; E1_LOW                        ; 1                           ; Untyped                                            ;
; E2_LOW                        ; 1                           ; Untyped                                            ;
; E3_LOW                        ; 1                           ; Untyped                                            ;
; L0_INITIAL                    ; 1                           ; Untyped                                            ;
; L1_INITIAL                    ; 1                           ; Untyped                                            ;
; G0_INITIAL                    ; 1                           ; Untyped                                            ;
; G1_INITIAL                    ; 1                           ; Untyped                                            ;
; G2_INITIAL                    ; 1                           ; Untyped                                            ;
; G3_INITIAL                    ; 1                           ; Untyped                                            ;
; E0_INITIAL                    ; 1                           ; Untyped                                            ;
; E1_INITIAL                    ; 1                           ; Untyped                                            ;
; E2_INITIAL                    ; 1                           ; Untyped                                            ;
; E3_INITIAL                    ; 1                           ; Untyped                                            ;
; L0_MODE                       ; BYPASS                      ; Untyped                                            ;
; L1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G0_MODE                       ; BYPASS                      ; Untyped                                            ;
; G1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G2_MODE                       ; BYPASS                      ; Untyped                                            ;
; G3_MODE                       ; BYPASS                      ; Untyped                                            ;
; E0_MODE                       ; BYPASS                      ; Untyped                                            ;
; E1_MODE                       ; BYPASS                      ; Untyped                                            ;
; E2_MODE                       ; BYPASS                      ; Untyped                                            ;
; E3_MODE                       ; BYPASS                      ; Untyped                                            ;
; L0_PH                         ; 0                           ; Untyped                                            ;
; L1_PH                         ; 0                           ; Untyped                                            ;
; G0_PH                         ; 0                           ; Untyped                                            ;
; G1_PH                         ; 0                           ; Untyped                                            ;
; G2_PH                         ; 0                           ; Untyped                                            ;
; G3_PH                         ; 0                           ; Untyped                                            ;
; E0_PH                         ; 0                           ; Untyped                                            ;
; E1_PH                         ; 0                           ; Untyped                                            ;
; E2_PH                         ; 0                           ; Untyped                                            ;
; E3_PH                         ; 0                           ; Untyped                                            ;
; M_PH                          ; 0                           ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; CBXI_PARAMETER                ; Sdram_PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                     ;
+-------------------------------+-----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_7bo1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_7bo1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7bo1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7bo1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                   ;
; Entity Instance               ; clock_pll:u_clock_pll|altpll:altpll_component                       ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"                                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"                                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oCoord_X   ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oCoord_Y   ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oVGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; oVGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u2_CMOS_Capture"   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_XCLK     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_VALID    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u1_CMOS_Capture"   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_XCLK     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_VALID    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos2_reg_config:cmos2_reg_config_inst|i2c_com:u1"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "cmos2_reg_config:cmos2_reg_config_inst" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; reg_index ; Output ; Info     ; Explicitly unconnected             ;
; clock_20k ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "cmos1_reg_config:cmos1_reg_config_inst" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; reg_index ; Output ; Info     ; Explicitly unconnected             ;
; clock_20k ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clock_pll:u_clock_pll"   ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Sep 17 12:12:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_pip -c ov5640_pip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos/cmos2_reg_config.v
    Info (12023): Found entity 1: cmos2_reg_config
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos/cmos1_reg_config.v
    Info (12023): Found entity 1: cmos1_reg_config
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_pip.v
    Info (12023): Found entity 1: ov5640_pip
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mirror_col_2x.v
    Info (12023): Found entity 1: Mirror_Col_2X
Info (12021): Found 1 design units, including 1 entities, in source file rtl/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file rtl/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file clock_pll.v
    Info (12023): Found entity 1: clock_pll
Warning (10236): Verilog HDL Implicit Net warning at cmos2_reg_config.v(25): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at cmos2_reg_config.v(28): created implicit net for "tr_end"
Warning (10236): Verilog HDL Implicit Net warning at cmos1_reg_config.v(25): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at cmos1_reg_config.v(28): created implicit net for "tr_end"
Warning (10236): Verilog HDL Implicit Net warning at ov5640_pip.v(241): created implicit net for "VGA_BLANK"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_2X.v(56): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_2X.v(63): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_2X.v(70): instance has no name
Info (12127): Elaborating entity "ov5640_pip" for the top level hierarchy
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(24): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "clock_pll" for hierarchy "clock_pll:u_clock_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_pll:u_clock_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clock_pll:u_clock_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "clock_pll:u_clock_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v
    Info (12023): Found entity 1: clock_pll_altpll
Info (12128): Elaborating entity "clock_pll_altpll" for hierarchy "clock_pll:u_clock_pll|altpll:altpll_component|clock_pll_altpll:auto_generated"
Info (12128): Elaborating entity "cmos1_reg_config" for hierarchy "cmos1_reg_config:cmos1_reg_config_inst"
Info (12128): Elaborating entity "i2c_com" for hierarchy "cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "cmos2_reg_config" for hierarchy "cmos2_reg_config:cmos2_reg_config_inst"
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u1_CMOS_Capture"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(52): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(97): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(123): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(374): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(422): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(423): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(412)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(412)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: Sdram_PLL_altpll
Info (12128): Elaborating entity "Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7bo1.tdf
    Info (12023): Found entity 1: dcfifo_7bo1
Info (12128): Elaborating entity "dcfifo_7bo1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6i51.tdf
    Info (12023): Found entity 1: altsyncram_6i51
Info (12128): Elaborating entity "altsyncram_6i51" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|altsyncram_6i51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|dffpipe_re9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_se9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7bo1:auto_generated|cmpr_o76:rdempty_eq_comp"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2334 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2182 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Sat Sep 17 12:12:38 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


