// Seed: 2421792726
module module_0 #(
    parameter id_3 = 32'd82
) (
    id_1,
    id_2
);
  output wire id_2;
  output tri0 id_1;
  module_2 modCall_1 ();
  assign id_1 = -1;
  wire _id_3;
  assign module_1.id_2 = 0;
  wire [-1 : id_3] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    output tri1 id_0
);
  wire [1 : -1] _id_2;
  wire id_3;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic [-1 : id_2] id_4;
  ;
endmodule
module module_2;
endmodule
module module_3 (
    input tri id_0,
    output wor id_1
    , id_16,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    output tri id_8,
    input uwire id_9,
    output wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input tri1 id_14
);
  module_2 modCall_1 ();
  logic [1 : 1] id_17;
endmodule
