digraph "CFG for 'suffix_requires_dir_check' function" {
	label="CFG for 'suffix_requires_dir_check' function";

	Node0x1831ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i8*, align 8\l  store i8* %0, i8** %3, align 8, !tbaa !723\l  call void @llvm.dbg.declare(metadata i8** %3, metadata !722, metadata\l... !DIExpression()), !dbg !727\l  br label %4, !dbg !728\l}"];
	Node0x1831ff0 -> Node0x18a5a40;
	Node0x18a5a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%4:\l4:                                                \l  %5 = load i8*, i8** %3, align 8, !dbg !729, !tbaa !723\l  %6 = load i8, i8* %5, align 1, !dbg !729, !tbaa !730\l  %7 = sext i8 %6 to i32, !dbg !729\l  %8 = icmp eq i32 %7, 47, !dbg !729\l  br i1 %8, label %9, label %47, !dbg !728\l|{<s0>T|<s1>F}}"];
	Node0x18a5a40:s0 -> Node0x18a5b20;
	Node0x18a5a40:s1 -> Node0x18a5ee0;
	Node0x18a5b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%9:\l9:                                                \l  br label %10, !dbg !731\l}"];
	Node0x18a5b20 -> Node0x18a5b70;
	Node0x18a5b70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i8*, i8** %3, align 8, !dbg !733, !tbaa !723\l  %12 = getelementptr inbounds i8, i8* %11, i32 1, !dbg !733\l  store i8* %12, i8** %3, align 8, !dbg !733, !tbaa !723\l  br label %13, !dbg !734\l}"];
	Node0x18a5b70 -> Node0x18a5bc0;
	Node0x18a5bc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = load i8*, i8** %3, align 8, !dbg !735, !tbaa !723\l  %15 = load i8, i8* %14, align 1, !dbg !735, !tbaa !730\l  %16 = sext i8 %15 to i32, !dbg !735\l  %17 = icmp eq i32 %16, 47, !dbg !735\l  br i1 %17, label %10, label %18, !dbg !734, !llvm.loop !736\l|{<s0>T|<s1>F}}"];
	Node0x18a5bc0:s0 -> Node0x18a5b70;
	Node0x18a5bc0:s1 -> Node0x18a5c10;
	Node0x18a5c10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%18:\l18:                                               \l  %19 = load i8*, i8** %3, align 8, !dbg !740, !tbaa !723\l  %20 = getelementptr inbounds i8, i8* %19, i32 1, !dbg !740\l  store i8* %20, i8** %3, align 8, !dbg !740, !tbaa !723\l  %21 = load i8, i8* %19, align 1, !dbg !741, !tbaa !730\l  %22 = sext i8 %21 to i32, !dbg !741\l  switch i32 %22, label %23 [\l    i32 0, label %24\l    i32 46, label %25\l  ], !dbg !742\l|{<s0>def|<s1>0|<s2>46}}"];
	Node0x18a5c10:s0 -> Node0x18a5c60;
	Node0x18a5c10:s1 -> Node0x18a5cb0;
	Node0x18a5c10:s2 -> Node0x18a5d00;
	Node0x18a5c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%23:\l23:                                               \l  store i1 false, i1* %2, align 1, !dbg !743\l  br label %48, !dbg !743\l}"];
	Node0x18a5c60 -> Node0x18a5f30;
	Node0x18a5cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%24:\l24:                                               \l  store i1 true, i1* %2, align 1, !dbg !745\l  br label %48, !dbg !745\l}"];
	Node0x18a5cb0 -> Node0x18a5f30;
	Node0x18a5d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%25:\l25:                                               \l  %26 = load i8*, i8** %3, align 8, !dbg !746, !tbaa !723\l  %27 = load i8, i8* %26, align 1, !dbg !748, !tbaa !730\l  %28 = icmp ne i8 %27, 0, !dbg !748\l  br i1 %28, label %29, label %45, !dbg !749\l|{<s0>T|<s1>F}}"];
	Node0x18a5d00:s0 -> Node0x18a5d50;
	Node0x18a5d00:s1 -> Node0x18a5e40;
	Node0x18a5d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%29:\l29:                                               \l  %30 = load i8*, i8** %3, align 8, !dbg !750, !tbaa !723\l  %31 = load i8, i8* %30, align 1, !dbg !751, !tbaa !730\l  %32 = sext i8 %31 to i32, !dbg !751\l  %33 = icmp eq i32 %32, 46, !dbg !752\l  br i1 %33, label %34, label %46, !dbg !753\l|{<s0>T|<s1>F}}"];
	Node0x18a5d50:s0 -> Node0x18a5da0;
	Node0x18a5d50:s1 -> Node0x18a5e90;
	Node0x18a5da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  %35 = load i8*, i8** %3, align 8, !dbg !754, !tbaa !723\l  %36 = getelementptr inbounds i8, i8* %35, i64 1, !dbg !754\l  %37 = load i8, i8* %36, align 1, !dbg !754, !tbaa !730\l  %38 = icmp ne i8 %37, 0, !dbg !754\l  br i1 %38, label %39, label %45, !dbg !755\l|{<s0>T|<s1>F}}"];
	Node0x18a5da0:s0 -> Node0x18a5df0;
	Node0x18a5da0:s1 -> Node0x18a5e40;
	Node0x18a5df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%39:\l39:                                               \l  %40 = load i8*, i8** %3, align 8, !dbg !756, !tbaa !723\l  %41 = getelementptr inbounds i8, i8* %40, i64 1, !dbg !756\l  %42 = load i8, i8* %41, align 1, !dbg !756, !tbaa !730\l  %43 = sext i8 %42 to i32, !dbg !756\l  %44 = icmp eq i32 %43, 47, !dbg !756\l  br i1 %44, label %45, label %46, !dbg !757\l|{<s0>T|<s1>F}}"];
	Node0x18a5df0:s0 -> Node0x18a5e40;
	Node0x18a5df0:s1 -> Node0x18a5e90;
	Node0x18a5e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%45:\l45:                                               \l  store i1 true, i1* %2, align 1, !dbg !758\l  br label %48, !dbg !758\l}"];
	Node0x18a5e40 -> Node0x18a5f30;
	Node0x18a5e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%46:\l46:                                               \l  br label %4, !dbg !728, !llvm.loop !759\l}"];
	Node0x18a5e90 -> Node0x18a5a40;
	Node0x18a5ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%47:\l47:                                               \l  store i1 false, i1* %2, align 1, !dbg !761\l  br label %48, !dbg !761\l}"];
	Node0x18a5ee0 -> Node0x18a5f30;
	Node0x18a5f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%48:\l48:                                               \l  %49 = load i1, i1* %2, align 1, !dbg !762\l  ret i1 %49, !dbg !762\l}"];
}
