set(ALTERA_VERILOG_SYN_SRC_FILES 
	fifo.v
)

set(ALTERA_VHDL_SYN_SRC_FILES )
	
set(ALTERA_VERILOG_SYN_SRC_FILES 	${ALTERA_VERILOG_SYN_SRC_FILES}	PARENT_SCOPE)
set(ALTERA_VHDL_SYN_SRC_FILES 		${ALTERA_VHDL_SYN_SRC_FILES} 	PARENT_SCOPE)
