xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Vivado/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
Lab_ADC_ADC_FSM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_ADC_FSM_0_0/sim/Lab_ADC_ADC_FSM_0_0.vhd,
Lab_ADC_CLK_DIVIDER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_CLK_DIVIDER_0_0/sim/Lab_ADC_CLK_DIVIDER_0_0.vhd,
Lab_ADC_Edge_Detector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_0_0/sim/Lab_ADC_Edge_Detector_0_0.vhd,
Lab_ADC_Edge_Detector_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_1_0/sim/Lab_ADC_Edge_Detector_1_0.vhd,
Lab_ADC_PreEmphasisFilter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_PreEmphasisFilter_0_0/sim/Lab_ADC_PreEmphasisFilter_0_0.vhd,
Lab_ADC_RAM_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_RAM_Controller_0_0/sim/Lab_ADC_RAM_Controller_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../../Lab_ADC_Finalized.srcs/sources_1/bd/Lab_ADC/ipshared/c001/simulation/blk_mem_gen_v8_4.v,
Lab_ADC_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_0_0/sim/Lab_ADC_blk_mem_gen_0_0.v,
Lab_ADC_threshold_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/ip/Lab_ADC_threshold_0_0/sim/Lab_ADC_threshold_0_0.vhd,
Lab_ADC.vhd,vhdl,xil_defaultlib,../../../bd/Lab_ADC/sim/Lab_ADC.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
