{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:39:58 2020 " "Info: Processing started: Mon Nov 30 23:39:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog_Final.v(23) " "Warning (10268): Verilog HDL information at Verilog_Final.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Final " "Info: Found entity 1: Verilog_Final" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 screen_map " "Info: Found entity 2: screen_map" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 321 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_Final " "Info: Elaborating entity \"Verilog_Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_screen_row Verilog_Final.v(5) " "Warning (10036): Verilog HDL or VHDL warning at Verilog_Final.v(5): object \"reg_screen_row\" assigned a value but never read" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(45) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(45): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(48) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(48): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(60) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(60): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(65) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(65): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "screen_state Verilog_Final.v(76) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(76): variable \"screen_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(78) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(78): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(78) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(78): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(151) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(151): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(152) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(152): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(153) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(153): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(154) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(154): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(155) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(155): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(162) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(162): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(163) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(163): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(164) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(164): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(165) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(165): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(166) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(166): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(172) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(172): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(173) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(173): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(174) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(174): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(175) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(175): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(176) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(176): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(182) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(182): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(183) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(183): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(184) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(184): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(185) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(185): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(186) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(186): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(192) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(192): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(193) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(193): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(194) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(194): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(195) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(195): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(196) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(196): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(202) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(202): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(203) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(203): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(204) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(204): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(205) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(205): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(206) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(206): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(99) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(99): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(99) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(99): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_col Verilog_Final.v(73) " "Warning (10240): Verilog HDL Always Construct warning at Verilog_Final.v(73): inferring latch(es) for variable \"screen_col\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[0\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[0\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[1\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[1\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[2\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[2\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[3\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[3\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[4\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[4\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[5\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[5\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[6\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[6\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[7\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[7\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[8\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[8\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[9\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[9\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[10\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[10\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[11\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[11\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[12\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[12\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[13\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[13\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[14\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[14\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[15\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[15\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[16\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[16\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[17\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[17\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[18\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[18\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[19\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[19\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[20\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[20\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[21\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[21\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[22\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[22\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[23\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[23\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[24\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[24\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[25\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[25\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[26\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[26\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[27\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[27\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[28\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[28\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[29\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[29\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[30\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[30\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[31\] Verilog_Final.v(73) " "Info (10041): Inferred latch for \"screen_col\[31\]\" at Verilog_Final.v(73)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LFSR_5bit.v 1 1 " "Warning: Using design file LFSR_5bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_5bit " "Info: Found entity 1: LFSR_5bit" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/LFSR_5bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_5bit LFSR_5bit:M1 " "Info: Elaborating entity \"LFSR_5bit\" for hierarchy \"LFSR_5bit:M1\"" {  } { { "Verilog_Final.v" "M1" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "drop_random.v 1 1 " "Warning: Using design file drop_random.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drop_random " "Info: Found entity 1: drop_random" {  } { { "drop_random.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/drop_random.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drop_random drop_random:M2 " "Info: Elaborating entity \"drop_random\" for hierarchy \"drop_random:M2\"" {  } { { "Verilog_Final.v" "M2" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "Verilog_Final.v" "Add0" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "Verilog_Final.v" "Add1" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add2\"" {  } { { "Verilog_Final.v" "Add2" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "Verilog_Final.v" "Add3" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "Verilog_Final.v" "Add4" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add5\"" {  } { { "Verilog_Final.v" "Add5" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add6\"" {  } { { "Verilog_Final.v" "Add6" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add7\"" {  } { { "Verilog_Final.v" "Add7" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add8\"" {  } { { "Verilog_Final.v" "Add8" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add9 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add9\"" {  } { { "Verilog_Final.v" "Add9" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add10\"" {  } { { "Verilog_Final.v" "Add10" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add11 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add11\"" {  } { { "Verilog_Final.v" "Add11" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add12\"" {  } { { "Verilog_Final.v" "Add12" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 152 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add13 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add13\"" {  } { { "Verilog_Final.v" "Add13" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add14 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add14\"" {  } { { "Verilog_Final.v" "Add14" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 154 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add15 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add15\"" {  } { { "Verilog_Final.v" "Add15" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add11\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add11 " "Info: Instantiated megafunction \"lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add11\|addcore:adder lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add11\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add11\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add11\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add11\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add11\|altshift:result_ext_latency_ffs lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add11\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add12\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 152 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add12 " "Info: Instantiated megafunction \"lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 152 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add13 " "Info: Instantiated megafunction \"lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add13\|addcore:adder lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add13\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add13\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add13\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add13\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add13\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add13\|altshift:result_ext_latency_ffs lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add13\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add13\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add14 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add14\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 154 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add14 " "Info: Instantiated megafunction \"lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 154 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add15\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add15 " "Info: Instantiated megafunction \"lpm_add_sub:Add15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add15\|addcore:adder lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add15\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add15\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add15\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add15\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add15\|altshift:result_ext_latency_ffs lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add15\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add15\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 41 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:40:13 2020 " "Info: Processing ended: Mon Nov 30 23:40:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
