#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  8 22:18:21 2025
# Process ID: 18284
# Current directory: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15276 C:\Users\adria\OneDrive\Documents\Adriaan\Werk Goedjies\BTT\fw\AD4134\fw\1_led_blink.xpr
# Log file: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/vivado.log
# Journal file: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/btt_sccv2_fw/fw' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores', nor could it be found using path 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/btt_sccv2_fw/cores'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1102.281 ; gain = 0.000
open_bd_design {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - spi_gpio_write
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - spi_gpio_read
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - scc_config
Adding component instance block -- xilinx.com:module_ref:spi:1.0 - ad5270_spi_core
Adding component instance block -- xilinx.com:module_ref:i2c_expander:1.0 - i2c_expander_0
Adding component instance block -- xilinx.com:module_ref:dac_controller:1.0 - dac_controller_0
Successfully read diagram <system> from block design file <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.730 ; gain = 17.449
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/dac_controller.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/dac_controller.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/dac_controller.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/i2c_expander.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/i2c_expander.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/i2c_expander.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/scc_config.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/scc_config.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/scc_config.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/spi.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/spi.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/spi.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/i2c_expander_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/i2c_expander_tb.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/i2c_expander_tb.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/spi_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/spi_tb.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/spi_tb.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.vhd}}
file delete -force {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/i2c_expander_tb_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/i2c_expander_tb_behav.wcfg}}
update_module_reference system_dac_controller_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'dac_controller'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
delete_bd_objs [get_bd_nets spi_gpio_write_gpio_io_o] [get_bd_nets spi_0_axi_gpio_out] [get_bd_nets spi_0_sclk] [get_bd_nets spi_0_csn] [get_bd_nets spi_0_mosi] [get_bd_nets ad5270_miso_1] [get_bd_cells ad5270_spi_core]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2] [get_bd_nets scc_config_gpio_io_o] [get_bd_nets i2c_expander_0_scl] [get_bd_nets Net] [get_bd_cells i2c_expander_0]
delete_bd_objs [get_bd_cells dac_controller_0]
delete_bd_objs [get_bd_ports ad5270_cs]
delete_bd_objs [get_bd_ports ad5270_miso]
delete_bd_objs [get_bd_ports ad5270_mosi]
delete_bd_objs [get_bd_ports ad5270_sclk]
delete_bd_objs [get_bd_ports scl_0]
delete_bd_objs [get_bd_ports sda_0]
delete_bd_objs [get_bd_intf_nets PS_Subsystem_M02_AXI_0] [get_bd_cells spi_gpio_read]
delete_bd_objs [get_bd_intf_nets PS_Subsystem_M01_AXI_0] [get_bd_cells spi_gpio_write]
delete_bd_objs [get_bd_intf_nets PS_Subsystem_M03_AXI_0] [get_bd_cells scc_config]
delete_bd_objs [get_bd_intf_nets PS_Subsystem/Conn4] [get_bd_intf_pins PS_Subsystem/M03_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_Subsystem/Conn3] [get_bd_intf_pins PS_Subsystem/M02_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_Subsystem/Conn2] [get_bd_intf_pins PS_Subsystem/M01_AXI_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells PS_Subsystem/axi_interconnect_0]
endgroup
save_bd_design
Wrote  : <C:\Users\adria\OneDrive\Documents\Adriaan\Werk Goedjies\BTT\fw\AD4134\fw\1_led_blink.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_6761b5c2.ui> 
make_wrapper -files [get_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/system.bd}}] -top
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\adria\OneDrive\Documents\Adriaan\Werk Goedjies\BTT\fw\AD4134\fw\1_led_blink.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_6761b5c2.ui> 
VHDL Output written to : c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_6761b5c2.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.078 ; gain = 140.074
add_files -norecurse {{c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.vhd}}
close [ open {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/ad4134_slave.vhd} w ]
add_files {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/ad4134_slave.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ad4134_slave ad4134_slave_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property location {4.5 1066 487} [get_bd_cells ad4134_slave_0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd}}
update_compile_order -fileset sim_1
update_module_reference system_ad4134_slave_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ad4134_slave_0_0 from ad4134_slave_v1_0 1.0 to ad4134_slave_v1_0 1.0
Wrote  : <C:\Users\adria\OneDrive\Documents\Adriaan\Werk Goedjies\BTT\fw\AD4134\fw\1_led_blink.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/bd/system/ui/bd_6761b5c2.ui> 
update_compile_order -fileset sources_1
set_property top ad4134_slave_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ad4134_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xilinx_vip -prj ad4134_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ad4134_slave_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sources_1/new/ad4134_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ad4134_slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ad4134_slave_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xelab -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.ad4134_slave [ad4134_slave_default]
Compiling architecture behav of entity xil_defaultlib.ad4134_slave_tb
Built simulation snapshot ad4134_slave_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/adria/OneDrive/Documents/Adriaan/Werk -notrace
couldn't read file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  8 22:42:43 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ad4134_slave_tb_behav -key {Behavioral:sim_1:Functional:ad4134_slave_tb} -tclbatch {ad4134_slave_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ad4134_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
ERROR: Index -1 out of bound 31 downto 0
Time: 2110 ns  Iteration: 3  Process: /ad4134_slave_tb/stim_proc
  File: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd

HDL Line: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd:79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ad4134_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1600.977 ; gain = 10.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ad4134_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xilinx_vip -prj ad4134_slave_tb_vlog.prj"
"xvhdl --incr --relax -prj ad4134_slave_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ad4134_slave_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xelab -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.ad4134_slave [ad4134_slave_default]
Compiling architecture behav of entity xil_defaultlib.ad4134_slave_tb
Built simulation snapshot ad4134_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ad4134_slave_tb_behav -key {Behavioral:sim_1:Functional:ad4134_slave_tb} -tclbatch {ad4134_slave_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ad4134_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Failure: Simulation finished.
Time: 2510 ns  Iteration: 0  Process: /ad4134_slave_tb/stim_proc  File: C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd
$finish called at time : 2510 ns : File "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ad4134_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1614.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ad4134_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xilinx_vip -prj ad4134_slave_tb_vlog.prj"
"xvhdl --incr --relax -prj ad4134_slave_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ad4134_slave_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xelab -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.ad4134_slave [ad4134_slave_default]
Compiling architecture behav of entity xil_defaultlib.ad4134_slave_tb
Built simulation snapshot ad4134_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ad4134_slave_tb_behav -key {Behavioral:sim_1:Functional:ad4134_slave_tb} -tclbatch {ad4134_slave_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ad4134_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ad4134_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.367 ; gain = 16.930
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/ad4134_slave_tb/uut/shift_reg0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ad4134_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xilinx_vip -prj ad4134_slave_tb_vlog.prj"
"xvhdl --incr --relax -prj ad4134_slave_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.sim/sim_1/behav/xsim'
"xelab -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ad4134_slave_tb_behav xil_defaultlib.ad4134_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1686.430 ; gain = 8.188
add_bp {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd} 77
remove_bps -file {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd} -line 77
add_bp {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd} 69
remove_bps -file {C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/AD4134/fw/1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd} -line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  8 23:02:51 2025...
