# ä»•æ§˜æ›¸ã‚¯ã‚¤ãƒƒã‚¯ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹

é »ç¹ã«å‚ç…§ã™ã‚‹ä»•æ§˜æ›¸ã®é‡è¦ãªã‚»ã‚¯ã‚·ãƒ§ãƒ³ã‚’ã‚¯ã‚¤ãƒƒã‚¯ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ã¨ã—ã¦ã¾ã¨ã‚ã¾ã—ãŸã€‚

---

## ğŸ“˜ UEFI Specification 2.10

### ä¸»è¦ãªç« æ§‹æˆ

| ç«  | ã‚¿ã‚¤ãƒˆãƒ« | å†…å®¹ |
|---|---------|------|
| **2** | Overview | UEFI ã®æ¦‚è¦ã¨ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ |
| **3** | Boot Manager | ãƒ–ãƒ¼ãƒˆãƒãƒãƒ¼ã‚¸ãƒ£ã®å‹•ä½œ |
| **4** | EFI System Table | ã‚·ã‚¹ãƒ†ãƒ ãƒ†ãƒ¼ãƒ–ãƒ«ã®æ§‹é€  |
| **6** | Protocol Handler Services | ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚µãƒ¼ãƒ“ã‚¹ |
| **7** | Services - Boot Services | ãƒ–ãƒ¼ãƒˆã‚µãƒ¼ãƒ“ã‚¹ |
| **8** | Services - Runtime Services | ãƒ©ãƒ³ã‚¿ã‚¤ãƒ ã‚µãƒ¼ãƒ“ã‚¹ |
| **12** | Protocols - Console Support | ã‚³ãƒ³ã‚½ãƒ¼ãƒ«å…¥å‡ºåŠ›ãƒ—ãƒ­ãƒˆã‚³ãƒ« |
| **13** | Protocols - Media Access | ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã‚¢ã‚¯ã‚»ã‚¹ãƒ—ãƒ­ãƒˆã‚³ãƒ« |
| **14** | Protocols - PCI Bus Support | PCI ãƒã‚¹ãƒ—ãƒ­ãƒˆã‚³ãƒ« |
| **15** | Protocols - SCSI Driver Models | SCSI/SATA ãƒ—ãƒ­ãƒˆã‚³ãƒ« |
| **32** | Secure Boot and Driver Signing | Secure Boot ã®ä»•æ§˜ |

### é‡è¦ãªæ§‹é€ ä½“

#### EFI_SYSTEM_TABLE

```c
typedef struct {
  EFI_TABLE_HEADER                 Hdr;
  CHAR16                           *FirmwareVendor;
  UINT32                           FirmwareRevision;
  EFI_HANDLE                       ConsoleInHandle;
  EFI_SIMPLE_TEXT_INPUT_PROTOCOL   *ConIn;
  EFI_HANDLE                       ConsoleOutHandle;
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL  *ConOut;
  EFI_HANDLE                       StandardErrorHandle;
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL  *StdErr;
  EFI_RUNTIME_SERVICES             *RuntimeServices;
  EFI_BOOT_SERVICES                *BootServices;
  UINTN                            NumberOfTableEntries;
  EFI_CONFIGURATION_TABLE          *ConfigurationTable;
} EFI_SYSTEM_TABLE;
```

**å‚ç…§**: UEFI Spec 2.10, Section 4.3

#### EFI_BOOT_SERVICES

ä¸»è¦ãªã‚µãƒ¼ãƒ“ã‚¹é–¢æ•°:

| ã‚µãƒ¼ãƒ“ã‚¹ | èª¬æ˜ | å‚ç…§ |
|---------|------|------|
| `AllocatePool()` | ãƒ¡ãƒ¢ãƒªå‰²ã‚Šå½“ã¦ | 7.2 |
| `FreePool()` | ãƒ¡ãƒ¢ãƒªè§£æ”¾ | 7.2 |
| `InstallProtocolInterface()` | ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ« | 7.3 |
| `LocateProtocol()` | ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ¤œç´¢ | 7.3 |
| `LoadImage()` | ã‚¤ãƒ¡ãƒ¼ã‚¸ãƒ­ãƒ¼ãƒ‰ | 7.4 |
| `StartImage()` | ã‚¤ãƒ¡ãƒ¼ã‚¸å®Ÿè¡Œ | 7.4 |
| `Exit()` | ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³çµ‚äº† | 7.4 |

**å‚ç…§**: UEFI Spec 2.10, Section 7

#### EFI_RUNTIME_SERVICES

ä¸»è¦ãªã‚µãƒ¼ãƒ“ã‚¹é–¢æ•°:

| ã‚µãƒ¼ãƒ“ã‚¹ | èª¬æ˜ | å‚ç…§ |
|---------|------|------|
| `GetVariable()` | UEFI å¤‰æ•°å–å¾— | 8.2 |
| `SetVariable()` | UEFI å¤‰æ•°è¨­å®š | 8.2 |
| `GetTime()` | æ™‚åˆ»å–å¾— | 8.3 |
| `SetTime()` | æ™‚åˆ»è¨­å®š | 8.3 |
| `ResetSystem()` | ã‚·ã‚¹ãƒ†ãƒ ãƒªã‚»ãƒƒãƒˆ | 8.4 |

**å‚ç…§**: UEFI Spec 2.10, Section 8

### ä¸»è¦ãªãƒ—ãƒ­ãƒˆã‚³ãƒ« GUID

```c
// Graphics Output Protocol
#define EFI_GRAPHICS_OUTPUT_PROTOCOL_GUID \
  {0x9042a9de,0x23dc,0x4a38,{0x96,0xfb,0x7a,0xde,0xd0,0x80,0x51,0x6a}}

// Simple File System Protocol
#define EFI_SIMPLE_FILE_SYSTEM_PROTOCOL_GUID \
  {0x0964e5b22,0x6459,0x11d2,{0x8e,0x39,0x00,0xa0,0xc9,0x69,0x72,0x3b}}

// Block I/O Protocol
#define EFI_BLOCK_IO_PROTOCOL_GUID \
  {0x964e5b21,0x6459,0x11d2,{0x8e,0x39,0x00,0xa0,0xc9,0x69,0x72,0x3b}}

// USB I/O Protocol
#define EFI_USB_IO_PROTOCOL_GUID \
  {0x2B2F68D6,0x0CD2,0x44cf,{0x8E,0x8B,0xBB,0xA2,0x0B,0x1B,0x5B,0x75}}
```

**å‚ç…§**: UEFI Spec 2.10, Appendix A

### Secure Boot é–¢é€£

#### å¤‰æ•°å

| å¤‰æ•°å | èª¬æ˜ | å‚ç…§ |
|--------|------|------|
| `PK` | Platform Key | 32.3.1 |
| `KEK` | Key Exchange Key | 32.3.2 |
| `db` | è¨±å¯ã•ã‚ŒãŸãƒ‡ãƒ¼ã‚¿ãƒ™ãƒ¼ã‚¹ | 32.3.3 |
| `dbx` | ç¦æ­¢ã•ã‚ŒãŸãƒ‡ãƒ¼ã‚¿ãƒ™ãƒ¼ã‚¹ | 32.3.4 |
| `SecureBoot` | Secure Boot çŠ¶æ…‹ | 32.4.1 |

**å‚ç…§**: UEFI Spec 2.10, Section 32

---

## ğŸ“— ACPI Specification 6.5

### ä¸»è¦ãªç« æ§‹æˆ

| ç«  | ã‚¿ã‚¤ãƒˆãƒ« | å†…å®¹ |
|---|---------|------|
| **5** | ACPI Software Programming Model | ACPI ã®æ¦‚è¦ |
| **6** | Configuration | ã‚·ã‚¹ãƒ†ãƒ è¨­å®š |
| **9** | ACPI-Defined Devices | ACPI ãƒ‡ãƒã‚¤ã‚¹ |
| **17** | Waking and Sleeping | é›»æºç®¡ç† |
| **19** | PCI Express Support | PCIe ã‚µãƒãƒ¼ãƒˆ |

### ä¸»è¦ãªãƒ†ãƒ¼ãƒ–ãƒ«

#### RSDP (Root System Description Pointer)

```c
typedef struct {
  CHAR8   Signature[8];     // "RSD PTR "
  UINT8   Checksum;
  CHAR8   OemId[6];
  UINT8   Revision;
  UINT32  RsdtAddress;
  // ACPI 2.0+
  UINT32  Length;
  UINT64  XsdtAddress;
  UINT8   ExtendedChecksum;
  UINT8   Reserved[3];
} ACPI_RSDP;
```

**å‚ç…§**: ACPI Spec 6.5, Section 5.2.5

#### RSDT/XSDT (Root/Extended System Description Table)

```c
typedef struct {
  ACPI_TABLE_HEADER Header;
  UINT32            TableOffsetEntry[n];  // RSDTã®å ´åˆ
  // UINT64         TableOffsetEntry[n];  // XSDTã®å ´åˆ
} ACPI_RSDT_XSDT;
```

**å‚ç…§**: ACPI Spec 6.5, Section 5.2.7, 5.2.8

#### FADT (Fixed ACPI Description Table)

ä¸»è¦ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰:

| ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ | èª¬æ˜ | ã‚ªãƒ•ã‚»ãƒƒãƒˆ |
|----------|------|-----------|
| `FIRMWARE_CTRL` | FACS ã‚¢ãƒ‰ãƒ¬ã‚¹ | 36 |
| `DSDT` | DSDT ã‚¢ãƒ‰ãƒ¬ã‚¹ | 40 |
| `PM1a_EVT_BLK` | PM1a ã‚¤ãƒ™ãƒ³ãƒˆãƒ–ãƒ­ãƒƒã‚¯ | 56 |
| `PM1a_CNT_BLK` | PM1a ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ«ãƒ–ãƒ­ãƒƒã‚¯ | 64 |

**å‚ç…§**: ACPI Spec 6.5, Section 5.2.9

#### MADT (Multiple APIC Description Table)

æ§‹é€ ä½“ã‚¿ã‚¤ãƒ—:

| Type | åå‰ | èª¬æ˜ |
|------|------|------|
| 0 | Processor Local APIC | CPU ã®ãƒ­ãƒ¼ã‚«ãƒ« APIC |
| 1 | I/O APIC | I/O APIC æƒ…å ± |
| 2 | Interrupt Source Override | å‰²ã‚Šè¾¼ã¿ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ |
| 9 | Processor Local x2APIC | x2APIC æƒ…å ± |

**å‚ç…§**: ACPI Spec 6.5, Section 5.2.12

#### DSDT/SSDT (Differentiated/Secondary System Description Table)

AML (ACPI Machine Language) ã‚’å«ã‚€ãƒ†ãƒ¼ãƒ–ãƒ«ã€‚

**å‚ç…§**: ACPI Spec 6.5, Section 5.2.11

### AML ã‚ªãƒšãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¸ãƒ§ãƒ³

```asl
OperationRegion (PCFG, PCI_Config, 0x00, 0x100)
Field (PCFG, DWordAcc, NoLock, Preserve) {
  VID,  16,  // Vendor ID
  DID,  16,  // Device ID
}
```

**å‚ç…§**: ACPI Spec 6.5, Section 19.6.86

### é›»æºçŠ¶æ…‹

| çŠ¶æ…‹ | åå‰ | èª¬æ˜ |
|------|------|------|
| **S0** | Working | å‹•ä½œä¸­ |
| **S1** | Sleep (CPUåœæ­¢ã€RAMæœ‰åŠ¹) | CPU åœæ­¢ã€ãƒ¡ãƒ¢ãƒªä¿æŒ |
| **S3** | Suspend to RAM | RAM ã®ã¿é€šé›» |
| **S4** | Suspend to Disk | ãƒ‡ã‚£ã‚¹ã‚¯ã«ä¿å­˜ |
| **S5** | Soft Off | å®Œå…¨åœæ­¢ |

**å‚ç…§**: ACPI Spec 6.5, Section 16

---

## ğŸ“• PI Specification 1.8 (Platform Initialization)

### ãƒ–ãƒ¼ãƒˆãƒ•ã‚§ãƒ¼ã‚º

| ãƒ•ã‚§ãƒ¼ã‚º | åå‰ | èª¬æ˜ | Volume |
|---------|------|------|--------|
| **SEC** | Security Phase | æœ€å°é™ã®åˆæœŸåŒ– | Volume 1 |
| **PEI** | Pre-EFI Initialization | ãƒ¡ãƒ¢ãƒªåˆæœŸåŒ– | Volume 1 |
| **DXE** | Driver Execution Environment | ãƒ‰ãƒ©ã‚¤ãƒå®Ÿè¡Œ | Volume 2 |
| **BDS** | Boot Device Selection | ãƒ–ãƒ¼ãƒˆãƒ‡ãƒã‚¤ã‚¹é¸æŠ | Volume 3 |
| **TSL** | Transient System Load | OS ãƒ­ãƒ¼ãƒ€å®Ÿè¡Œ | Volume 3 |
| **RT** | Runtime | OS å®Ÿè¡Œä¸­ | - |

**å‚ç…§**: PI Spec 1.8, Volume 1, Section 2

### PEI

#### PPI (PEIM-to-PEIM Interface)

ä¸»è¦ãª PPI:

| PPI | èª¬æ˜ | å‚ç…§ |
|-----|------|------|
| `EFI_PEI_CPU_IO_PPI` | CPU I/O ã‚¢ã‚¯ã‚»ã‚¹ | Vol.1, 8.3 |
| `EFI_PEI_PCI_CFG2_PPI` | PCI è¨­å®šã‚¢ã‚¯ã‚»ã‚¹ | Vol.1, 8.4 |
| `EFI_PEI_STALL_PPI` | é…å»¶ | Vol.1, 8.5 |
| `EFI_PEI_RESET2_PPI` | ã‚·ã‚¹ãƒ†ãƒ ãƒªã‚»ãƒƒãƒˆ | Vol.1, 8.7 |

**å‚ç…§**: PI Spec 1.8, Volume 1

#### HOB (Hand-Off Block)

ä¸»è¦ãª HOB ã‚¿ã‚¤ãƒ—:

| ã‚¿ã‚¤ãƒ— | èª¬æ˜ | å‚ç…§ |
|--------|------|------|
| `EFI_HOB_TYPE_HANDOFF` | æœ€åˆã® HOB | Vol.3, 4 |
| `EFI_HOB_TYPE_MEMORY_ALLOCATION` | ãƒ¡ãƒ¢ãƒªå‰²ã‚Šå½“ã¦ | Vol.3, 5 |
| `EFI_HOB_TYPE_RESOURCE_DESCRIPTOR` | ãƒªã‚½ãƒ¼ã‚¹è¨˜è¿° | Vol.3, 6 |
| `EFI_HOB_TYPE_GUID_EXTENSION` | GUID æ‹¡å¼µ | Vol.3, 7 |
| `EFI_HOB_TYPE_FV` | ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ãƒœãƒªãƒ¥ãƒ¼ãƒ  | Vol.3, 8 |
| `EFI_HOB_TYPE_CPU` | CPU æƒ…å ± | Vol.3, 9 |

**å‚ç…§**: PI Spec 1.8, Volume 3

### DXE

#### DXE Services

| ã‚µãƒ¼ãƒ“ã‚¹ | èª¬æ˜ | å‚ç…§ |
|---------|------|------|
| `AddMemorySpace()` | ãƒ¡ãƒ¢ãƒªç©ºé–“è¿½åŠ  | Vol.2, 7.2.1 |
| `AllocateMemorySpace()` | ãƒ¡ãƒ¢ãƒªå‰²ã‚Šå½“ã¦ | Vol.2, 7.2.2 |
| `GetMemorySpaceDescriptor()` | ãƒ¡ãƒ¢ãƒªè¨˜è¿°å­å–å¾— | Vol.2, 7.2.4 |
| `SetMemorySpaceAttributes()` | ãƒ¡ãƒ¢ãƒªå±æ€§è¨­å®š | Vol.2, 7.2.5 |

**å‚ç…§**: PI Spec 1.8, Volume 2

#### ãƒ‰ãƒ©ã‚¤ãƒã‚¿ã‚¤ãƒ—

| ã‚¿ã‚¤ãƒ— | èª¬æ˜ | å‚ç…§ |
|--------|------|------|
| **DXE Driver** | æ¨™æº–ãƒ‰ãƒ©ã‚¤ãƒ | Vol.2, 3 |
| **DXE Runtime Driver** | ãƒ©ãƒ³ã‚¿ã‚¤ãƒ ãƒ‰ãƒ©ã‚¤ãƒ | Vol.2, 3 |
| **UEFI Driver** | UEFI ãƒ‰ãƒ©ã‚¤ãƒ | Vol.2, 3 |
| **SMM Driver** | SMM ãƒ‰ãƒ©ã‚¤ãƒ | Vol.4 |

**å‚ç…§**: PI Spec 1.8, Volume 2

---

## ğŸ”§ Intel SDM (Software Developer's Manual)

### Volume 3: System Programming Guide

#### ä¸»è¦ãªç« 

| ç«  | ã‚¿ã‚¤ãƒˆãƒ« | å†…å®¹ |
|---|---------|------|
| **9** | Processor Management and Initialization | ãƒ—ãƒ­ã‚»ãƒƒã‚µç®¡ç†ã¨åˆæœŸåŒ– |
| **10** | Advanced Programmable Interrupt Controller (APIC) | APIC |
| **11** | Memory Cache Control | ã‚­ãƒ£ãƒƒã‚·ãƒ¥åˆ¶å¾¡ |
| **12** | Memory Type Range Registers (MTRRs) | MTRR |
| **34** | System Management Mode (SMM) | SMM |
| **35** | IntelÂ® VT-x | ä»®æƒ³åŒ– |

**å‚ç…§**: Intel SDM Vol.3

#### ãƒªã‚»ãƒƒãƒˆãƒ™ã‚¯ã‚¿

```
Physical Address: 0xFFFFFFF0 (4GB - 16 bytes)
Initial State:
  CS.Selector = 0xF000
  CS.Base     = 0xFFFF0000
  RIP         = 0xFFF0
  â†’ Linear Address = 0xFFFFFFF0
```

**å‚ç…§**: Intel SDM Vol.3, Section 9.1.4

#### CPU ãƒ¢ãƒ¼ãƒ‰

| ãƒ¢ãƒ¼ãƒ‰ | èª¬æ˜ | å‚ç…§ |
|--------|------|------|
| **Real Mode** | 16bit ãƒ¢ãƒ¼ãƒ‰ | 9.1 |
| **Protected Mode** | 32bit ä¿è­·ãƒ¢ãƒ¼ãƒ‰ | 9.8 |
| **Long Mode** | 64bit ãƒ¢ãƒ¼ãƒ‰ | 9.8.5 |
| **SMM** | System Management Mode | 34 |

**å‚ç…§**: Intel SDM Vol.3, Section 9

#### MSR (Model-Specific Register)

ä¸»è¦ãª MSR:

| MSR | åå‰ | ã‚¢ãƒ‰ãƒ¬ã‚¹ | èª¬æ˜ |
|-----|------|---------|------|
| `IA32_APIC_BASE` | APIC Base | 0x1B | APIC ãƒ™ãƒ¼ã‚¹ã‚¢ãƒ‰ãƒ¬ã‚¹ |
| `IA32_EFER` | Extended Feature Enable | 0xC0000080 | æ‹¡å¼µæ©Ÿèƒ½æœ‰åŠ¹åŒ– |
| `IA32_MTRR_*` | MTRR | 0x2FF- | ãƒ¡ãƒ¢ãƒªã‚¿ã‚¤ãƒ—è¨­å®š |
| `IA32_BIOS_SIGN_ID` | BIOS Signature | 0x8B | ãƒã‚¤ã‚¯ãƒ­ã‚³ãƒ¼ãƒ‰ãƒãƒ¼ã‚¸ãƒ§ãƒ³ |

**å‚ç…§**: Intel SDM Vol.4

#### GDT/IDT

```c
// GDT Entry
typedef struct {
  UINT16  LimitLow;
  UINT16  BaseLow;
  UINT8   BaseMid;
  UINT8   Access;
  UINT8   Granularity;
  UINT8   BaseHigh;
} GDT_ENTRY;

// IDT Entry (64bit)
typedef struct {
  UINT16  OffsetLow;
  UINT16  Selector;
  UINT8   IST;
  UINT8   Attributes;
  UINT16  OffsetMiddle;
  UINT32  OffsetHigh;
  UINT32  Reserved;
} IDT_ENTRY64;
```

**å‚ç…§**: Intel SDM Vol.3, Section 3.5

---

## ğŸ“™ PCI/PCIe Specifications

### PCI Configuration Space

#### ãƒ˜ãƒƒãƒ€ã‚¿ã‚¤ãƒ— 0 (ãƒ‡ãƒã‚¤ã‚¹)

| ã‚ªãƒ•ã‚»ãƒƒãƒˆ | ã‚µã‚¤ã‚º | ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ | èª¬æ˜ |
|-----------|-------|-----------|------|
| 0x00 | 2 | Vendor ID | ãƒ™ãƒ³ãƒ€ãƒ¼ ID |
| 0x02 | 2 | Device ID | ãƒ‡ãƒã‚¤ã‚¹ ID |
| 0x04 | 2 | Command | ã‚³ãƒãƒ³ãƒ‰ãƒ¬ã‚¸ã‚¹ã‚¿ |
| 0x06 | 2 | Status | ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ |
| 0x08 | 1 | Revision ID | ãƒªãƒ“ã‚¸ãƒ§ãƒ³ ID |
| 0x09 | 3 | Class Code | ã‚¯ãƒ©ã‚¹ã‚³ãƒ¼ãƒ‰ |
| 0x0C | 1 | Cache Line Size | ã‚­ãƒ£ãƒƒã‚·ãƒ¥ãƒ©ã‚¤ãƒ³ã‚µã‚¤ã‚º |
| 0x0D | 1 | Latency Timer | ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ã‚¿ã‚¤ãƒ |
| 0x0E | 1 | Header Type | ãƒ˜ãƒƒãƒ€ã‚¿ã‚¤ãƒ— |
| 0x0F | 1 | BIST | Built-in Self Test |
| 0x10-0x24 | 4*6 | BAR0-5 | Base Address Registers |
| 0x2C | 2 | Subsystem Vendor ID | ã‚µãƒ–ã‚·ã‚¹ãƒ†ãƒ ãƒ™ãƒ³ãƒ€ãƒ¼ ID |
| 0x2E | 2 | Subsystem Device ID | ã‚µãƒ–ã‚·ã‚¹ãƒ†ãƒ ãƒ‡ãƒã‚¤ã‚¹ ID |
| 0x3C | 1 | Interrupt Line | å‰²ã‚Šè¾¼ã¿ãƒ©ã‚¤ãƒ³ |
| 0x3D | 1 | Interrupt Pin | å‰²ã‚Šè¾¼ã¿ãƒ”ãƒ³ |

**å‚ç…§**: PCI Spec 3.0, Section 6.1

### PCIe Extended Configuration Space

- **Legacy PCI**: 256 bytes (0x00-0xFF)
- **PCIe**: 4096 bytes (0x000-0xFFF)

ä¸»è¦ãªæ‹¡å¼µã‚±ã‚¤ãƒ‘ãƒ“ãƒªãƒ†ã‚£:

| ID | åå‰ | èª¬æ˜ |
|----|------|------|
| 0x01 | Advanced Error Reporting (AER) | ã‚¨ãƒ©ãƒ¼å ±å‘Š |
| 0x03 | Device Serial Number | ãƒ‡ãƒã‚¤ã‚¹ã‚·ãƒªã‚¢ãƒ«ç•ªå· |
| 0x10 | SR-IOV | ã‚·ãƒ³ã‚°ãƒ«ãƒ«ãƒ¼ãƒˆ I/O ä»®æƒ³åŒ– |
| 0x0B | Vendor-Specific | ãƒ™ãƒ³ãƒ€ãƒ¼å›ºæœ‰ |

**å‚ç…§**: PCIe Spec 5.0, Section 7.6

---

## ğŸ““ USB Specifications

### USB 2.0

#### ãƒ‡ãƒã‚¤ã‚¹è¨˜è¿°å­

```c
typedef struct {
  UINT8   bLength;
  UINT8   bDescriptorType;
  UINT16  bcdUSB;
  UINT8   bDeviceClass;
  UINT8   bDeviceSubClass;
  UINT8   bDeviceProtocol;
  UINT8   bMaxPacketSize0;
  UINT16  idVendor;
  UINT16  idProduct;
  UINT16  bcdDevice;
  UINT8   iManufacturer;
  UINT8   iProduct;
  UINT8   iSerialNumber;
  UINT8   bNumConfigurations;
} USB_DEVICE_DESCRIPTOR;
```

**å‚ç…§**: USB 2.0 Spec, Section 9.6.1

### USB 3.x

#### ãƒ‡ãƒã‚¤ã‚¹ã‚¯ãƒ©ã‚¹

| Class | åå‰ | èª¬æ˜ |
|-------|------|------|
| 0x01 | Audio | ã‚ªãƒ¼ãƒ‡ã‚£ã‚ªãƒ‡ãƒã‚¤ã‚¹ |
| 0x03 | HID | Human Interface Device |
| 0x08 | Mass Storage | ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒ‡ãƒã‚¤ã‚¹ |
| 0x09 | Hub | USB ãƒãƒ– |
| 0x0A | CDC | é€šä¿¡ãƒ‡ãƒã‚¤ã‚¹ |

**å‚ç…§**: USB 3.2 Spec, Appendix D

---

## ğŸ“” TPM 2.0 Specification

### PCR (Platform Configuration Register)

| PCR | ç”¨é€” | èª¬æ˜ |
|-----|------|------|
| 0 | CRTM, BIOS | æœ€åˆã®ã‚³ãƒ¼ãƒ‰æ¸¬å®š |
| 1 | Platform Config | ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ è¨­å®š |
| 2 | Option ROM | ã‚ªãƒ—ã‚·ãƒ§ãƒ³ ROM |
| 3 | Option ROM Config | ã‚ªãƒ—ã‚·ãƒ§ãƒ³ ROM è¨­å®š |
| 4 | MBR | ãƒã‚¹ã‚¿ãƒ¼ãƒ–ãƒ¼ãƒˆãƒ¬ã‚³ãƒ¼ãƒ‰ |
| 5 | MBR Config | MBR è¨­å®š |
| 6 | State Transitions | çŠ¶æ…‹é·ç§» |
| 7 | Vendor Specific | ãƒ™ãƒ³ãƒ€ãƒ¼å›ºæœ‰ |

**å‚ç…§**: TCG PC Client Platform Firmware Profile, Section 2.3.4

### TPM ã‚³ãƒãƒ³ãƒ‰ä¾‹

```c
// TPM2_PCR_Extend
TPM_RC TPM2_PCR_Extend(
  TPMI_DH_PCR     pcrHandle,  // PCRç•ªå·
  TPML_DIGEST_VALUES *digests // ãƒãƒƒã‚·ãƒ¥å€¤
);

// TPM2_Quote
TPM_RC TPM2_Quote(
  TPMI_DH_OBJECT  signHandle,
  TPML_PCR_SELECTION *PCRselect,
  TPM2B_DATA      *qualifyingData,
  TPMT_SIG_SCHEME *inScheme,
  TPM2B_ATTEST    *quoted,
  TPMT_SIGNATURE  *signature
);
```

**å‚ç…§**: TPM 2.0 Library Spec, Part 3

---

## ğŸ” ã‚¯ã‚¤ãƒƒã‚¯æ¤œç´¢

### ã‚ˆãã‚ã‚‹è³ªå•ã¨å‚ç…§å…ˆ

| è³ªå• | ä»•æ§˜æ›¸ | ã‚»ã‚¯ã‚·ãƒ§ãƒ³ |
|------|--------|-----------|
| UEFI ã‚¢ãƒ—ãƒªã®æ›¸ãæ–¹ã¯ï¼Ÿ | UEFI Spec | 2.1, 4 |
| ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã®ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«æ–¹æ³•ã¯ï¼Ÿ | UEFI Spec | 6.3, 7.3 |
| ãƒ–ãƒ¼ãƒˆã‚ªãƒ—ã‚·ãƒ§ãƒ³ã®è¨­å®šã¯ï¼Ÿ | UEFI Spec | 3.1 |
| Secure Boot ã®å®Ÿè£…ã¯ï¼Ÿ | UEFI Spec | 32 |
| ACPI ãƒ†ãƒ¼ãƒ–ãƒ«ã®ä½œã‚Šæ–¹ã¯ï¼Ÿ | ACPI Spec | 5 |
| PEI ã§ã®åˆæœŸåŒ–æ‰‹é †ã¯ï¼Ÿ | PI Spec Vol.1 | 2, 3 |
| DXE ãƒ‰ãƒ©ã‚¤ãƒã®æ›¸ãæ–¹ã¯ï¼Ÿ | PI Spec Vol.2 | 3 |
| PCIe ã®åˆ—æŒ™æ–¹æ³•ã¯ï¼Ÿ | PCIe Spec | 7 |
| CPU ã®ãƒªã‚»ãƒƒãƒˆå¾Œã®å‹•ä½œã¯ï¼Ÿ | Intel SDM Vol.3 | 9.1 |
| SMM ã®ä½¿ã„æ–¹ã¯ï¼Ÿ | Intel SDM Vol.3 | 34 |

---

[ç›®æ¬¡ã«æˆ»ã‚‹](../SUMMARY.md)
