# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:36:30 on Oct 18,2025
# vlog -reportprogress 300 add_s_g.v "+acc" 
# -- Compiling module fa
# -- Compiling module rcas
# -- Compiling module rcas_tb
# 
# Top level modules:
# 	fa
# 	rcas_tb
# End time: 22:36:30 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rcas_tb 
# Start time: 22:36:31 on Oct 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fs(fast)
# a=76 b=17  bin=1 diff=59 bout=1 $time=0
# a=54 b=27  bin=1 diff=27 bout=1 $time=1
# a=66 b=11  bin=1 diff=55 bout=1 $time=2
# a=73 b=14  bin=1 diff=59 bout=1 $time=3
# a=93 b=20  bin=1 diff=73 bout=1 $time=4
# a=40 b=24  bin=1 diff=16 bout=1 $time=5
# a=85 b=13  bin=1 diff=72 bout=1 $time=6
# a=80 b=12  bin=1 diff=68 bout=1 $time=7
# a=61 b=27  bin=1 diff=34 bout=1 $time=8
# a=74 b=29  bin=1 diff=45 bout=1 $time=9
dbugdb rcas_tb
# invalid command name "dbugdb"
-dbugdb rcas_tb
# invalid command name "-dbugdb"
dbugdb -rcas_tb
# invalid command name "dbugdb"
dbugdb rcas_tb
# invalid command name "dbugdb"
vsim -debugdb rcas_tb
# End time: 22:42:49 on Oct 18,2025, Elapsed time: 0:06:18
# Errors: 4, Warnings: 0
# vsim -debugdb rcas_tb 
# Start time: 22:42:49 on Oct 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fs(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
env ..
# sim:/rcas_tb
env ..
# sim:/rcas_tb
env ..
# sim:/rcas_tb
env ..
# sim:/rcas_tb
env ..
# sim:/rcas_tb/RC/genblk1/genblk1/genblk1[17]/FS
env ..
# sim:/rcas_tb/RC/genblk1/genblk1/genblk1[17]
env ..
# sim:/rcas_tb/RC/genblk1/genblk1
env ..
# sim:/rcas_tb/RC/genblk1
env ..
# sim:/rcas_tb/RC
env ..
# sim:/rcas_tb
# End time: 22:45:52 on Oct 18,2025, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2
