<?xml version='1.0' encoding='UTF-8'?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <id>1</id>
  <title>Libre/Open blockchain / cryptographic ASICs</title>
  <updated>2026-01-19T04:10:27.631466+00:00</updated>
  <author>
    <name>ZmnSCPxj</name>
  </author>
  <timestamp>2021-02-13 06:10:00+00:00</timestamp>
  <generator uri="https://lkiesow.github.io/python-feedgen" version="0.9.0">python-feedgen</generator>
  <entry>
    <id>1</id>
    <title>Libre/Open blockchain / cryptographic ASICs</title>
    <updated>2026-01-19T04:10:27.631496+00:00</updated>
    <link href="https://gnusha.org/pi/bitcoindev/CAPweEDxRUaGDrezZqdM9dm9QrbQtxF_JZND84SQfgX_yQUuvLA@mail.gmail.com/T/#md78ba07a4d77a60e4386a8c5169c8883431ee946" rel="alternate"/>
    <summary>In an exploration of enhancing chip security and efficiency through design modifications, the discussion revolves around a specific implementation concerning scan mode functionality. The proposed method introduces a means to integrate a gating mechanism that is contingent upon the presence of a TESTMODE signal. This mechanism effectively employs a register (labeled as `gating`) that, following a reset where it is initially set to a high state, will only allow scan data extraction when in test mode. This is achieved by ensuring the `gating` register transitions to a low state outside of test mode, thereby blocking any unintended scan data extraction. Such a feature is crucial for mitigating risks associated with electrostatic discharge (ESD) noise, which could inadvertently affect the gating flip-flop and potentially lead to unauthorized data extraction.

The implementation details highlight that the output, driven by an AND gate, remains glitch-free under normal operating conditions. This is ensured by maintaining the `gating` register in a high state during test mode, preventing any unintended transitions that could compromise the output's integrity. To further optimize the circuitry, a suggestion is made to consider inverting the `gating` logic. This involves utilizing a NOR gate at the output instead of an AND gate, potentially offering benefits in terms of circuit size reduction depending on the technology used. However, the conversation also acknowledges the minimal impact of such optimizations given the already small footprint of the discussed circuit and the unlikely necessity of multiple instances within a single integrated circuit (IC). Despite large ICs occasionally requiring several scan chains, the practical need rarely exceeds six to eight chains, suggesting that the pursuit of extreme optimization may not be warranted in this context.

This discourse encapsulates a focused examination of a practical approach to safeguarding scan mode operations within IC designs, balancing between operational security measures and the pragmatic aspects of circuit optimization. It underscores the nuanced considerations involved in electronic design, particularly in tailoring solutions that address both functional requirements and potential vulnerabilities.</summary>
    <published>2021-02-13T06:10:00+00:00</published>
  </entry>
</feed>
