{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 17:31:38 2025 " "Info: Processing started: Fri Dec 05 17:31:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off toplevel_rv32i -c toplevel_rv32i --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off toplevel_rv32i -c toplevel_rv32i --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 register reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\] 38.08 MHz 26.258 ns Internal " "Info: Clock \"clock\" has Internal fmax of 38.08 MHz between source memory \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\]\" (period= 26.258 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.043 ns + Longest memory register " "Info: + Longest memory to register delay is 13.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y15 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[18\] 2 MEM M4K_X20_Y15 193 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y15; Fanout = 193; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.346 ns) 4.014 ns reg_file_rv32i:Blok_RegFile\|rs1\[28\]~266 3 COMB LCCOMB_X22_Y13_N22 1 " "Info: 3: + IC(1.818 ns) + CELL(0.346 ns) = 4.014 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'reg_file_rv32i:Blok_RegFile\|rs1\[28\]~266'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.154 ns) 6.167 ns reg_file_rv32i:Blok_RegFile\|rs1\[28\]~269 4 COMB LCCOMB_X13_Y14_N8 2 " "Info: 4: + IC(1.999 ns) + CELL(0.154 ns) = 6.167 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 2; COMB Node = 'reg_file_rv32i:Blok_RegFile\|rs1\[28\]~269'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 6.534 ns ALU_in1~43 5 COMB LCCOMB_X13_Y14_N28 3 " "Info: 5: + IC(0.213 ns) + CELL(0.154 ns) = 6.534 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 3; COMB Node = 'ALU_in1~43'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.228 ns) 7.013 ns ALU_in1~44 6 COMB LCCOMB_X13_Y14_N18 14 " "Info: 6: + IC(0.251 ns) + CELL(0.228 ns) = 7.013 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 14; COMB Node = 'ALU_in1~44'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { ALU_in1~43 ALU_in1~44 } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.378 ns) 8.097 ns alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~2 7 COMB LCCOMB_X14_Y10_N20 5 " "Info: 7: + IC(0.706 ns) + CELL(0.378 ns) = 8.097 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 5; COMB Node = 'alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 } "NODE_NAME" } } { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.228 ns) 9.366 ns alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~46 8 COMB LCCOMB_X14_Y18_N30 3 " "Info: 8: + IC(1.041 ns) + CELL(0.228 ns) = 9.366 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 3; COMB Node = 'alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~46'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 } "NODE_NAME" } } { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.272 ns) 9.891 ns alu_rv32i:Blok_ALU\|Mux7~0 9 COMB LCCOMB_X14_Y18_N12 1 " "Info: 9: + IC(0.253 ns) + CELL(0.272 ns) = 9.891 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 1; COMB Node = 'alu_rv32i:Blok_ALU\|Mux7~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 alu_rv32i:Blok_ALU|Mux7~0 } "NODE_NAME" } } { "alu_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.154 ns) 11.066 ns alu_rv32i:Blok_ALU\|Mux7~2 10 COMB LCCOMB_X22_Y21_N10 4 " "Info: 10: + IC(1.021 ns) + CELL(0.154 ns) = 11.066 ns; Loc. = LCCOMB_X22_Y21_N10; Fanout = 4; COMB Node = 'alu_rv32i:Blok_ALU\|Mux7~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { alu_rv32i:Blok_ALU|Mux7~0 alu_rv32i:Blok_ALU|Mux7~2 } "NODE_NAME" } } { "alu_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 11.341 ns mux_4to1_32bit:Blok_WBMux\|Mux7~0DUPLICATE 11 COMB LCCOMB_X22_Y21_N12 20 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 11.341 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 20; COMB Node = 'mux_4to1_32bit:Blok_WBMux\|Mux7~0DUPLICATE'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { alu_rv32i:Blok_ALU|Mux7~2 mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE } "NODE_NAME" } } { "mux_4to1_32bit.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/mux_4to1_32bit.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.309 ns) 13.043 ns reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\] 12 REG LCFF_X29_Y15_N19 2 " "Info: 12: + IC(1.393 ns) + CELL(0.309 ns) = 13.043 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.126 ns ( 31.63 % ) " "Info: Total cell delay = 4.126 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.917 ns ( 68.37 % ) " "Info: Total interconnect delay = 8.917 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.043 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 alu_rv32i:Blok_ALU|Mux7~0 alu_rv32i:Blok_ALU|Mux7~2 mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.043 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] {} reg_file_rv32i:Blok_RegFile|rs1[28]~266 {} reg_file_rv32i:Blok_RegFile|rs1[28]~269 {} ALU_in1~43 {} ALU_in1~44 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 {} alu_rv32i:Blok_ALU|Mux7~0 {} alu_rv32i:Blok_ALU|Mux7~2 {} mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE {} reg_file_rv32i:Blok_RegFile|rf[23][24] {} } { 0.000ns 0.000ns 1.818ns 1.999ns 0.213ns 0.251ns 0.706ns 1.041ns 0.253ns 1.021ns 0.222ns 1.393ns } { 0.000ns 1.850ns 0.346ns 0.154ns 0.154ns 0.228ns 0.378ns 0.228ns 0.272ns 0.154ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.140 ns - Smallest " "Info: - Smallest clock skew is 0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\] 3 REG LCFF_X29_Y15_N19 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'reg_file_rv32i:Blok_RegFile\|rf\[23\]\[24\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clock~clkctrl reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} reg_file_rv32i:Blok_RegFile|rf[23][24] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.334 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.481 ns) 2.334 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y15 32 " "Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.20 % ) " "Info: Total cell delay = 1.335 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 42.80 % ) " "Info: Total interconnect delay = 0.999 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} reg_file_rv32i:Blok_RegFile|rf[23][24] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 32 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.043 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 alu_rv32i:Blok_ALU|Mux7~0 alu_rv32i:Blok_ALU|Mux7~2 mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.043 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] {} reg_file_rv32i:Blok_RegFile|rs1[28]~266 {} reg_file_rv32i:Blok_RegFile|rs1[28]~269 {} ALU_in1~43 {} ALU_in1~44 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46 {} alu_rv32i:Blok_ALU|Mux7~0 {} alu_rv32i:Blok_ALU|Mux7~2 {} mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE {} reg_file_rv32i:Blok_RegFile|rf[23][24] {} } { 0.000ns 0.000ns 1.818ns 1.999ns 0.213ns 0.251ns 0.706ns 1.041ns 0.253ns 1.021ns 0.222ns 1.393ns } { 0.000ns 1.850ns 0.346ns 0.154ns 0.154ns 0.228ns 0.378ns 0.228ns 0.272ns 0.154ns 0.053ns 0.309ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl reg_file_rv32i:Blok_RegFile|rf[23][24] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} reg_file_rv32i:Blok_RegFile|rf[23][24] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ALU_output\[16\] instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 18.634 ns memory " "Info: tco from clock \"clock\" to destination pin \"ALU_output\[16\]\" through memory \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0\" is 18.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.334 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1118 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.481 ns) 2.334 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y15 32 " "Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.20 % ) " "Info: Total cell delay = 1.335 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 42.80 % ) " "Info: Total interconnect delay = 0.999 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.164 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y15 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[18\] 2 MEM M4K_X20_Y15 193 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y15; Fanout = 193; MEM Node = 'instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\|q_a\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] } "NODE_NAME" } } { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.346 ns) 4.014 ns reg_file_rv32i:Blok_RegFile\|rs1\[28\]~266 3 COMB LCCOMB_X22_Y13_N22 1 " "Info: 3: + IC(1.818 ns) + CELL(0.346 ns) = 4.014 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'reg_file_rv32i:Blok_RegFile\|rs1\[28\]~266'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.154 ns) 6.167 ns reg_file_rv32i:Blok_RegFile\|rs1\[28\]~269 4 COMB LCCOMB_X13_Y14_N8 2 " "Info: 4: + IC(1.999 ns) + CELL(0.154 ns) = 6.167 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 2; COMB Node = 'reg_file_rv32i:Blok_RegFile\|rs1\[28\]~269'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 } "NODE_NAME" } } { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 6.534 ns ALU_in1~43 5 COMB LCCOMB_X13_Y14_N28 3 " "Info: 5: + IC(0.213 ns) + CELL(0.154 ns) = 6.534 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 3; COMB Node = 'ALU_in1~43'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.228 ns) 7.013 ns ALU_in1~44 6 COMB LCCOMB_X13_Y14_N18 14 " "Info: 6: + IC(0.251 ns) + CELL(0.228 ns) = 7.013 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 14; COMB Node = 'ALU_in1~44'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { ALU_in1~43 ALU_in1~44 } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.378 ns) 8.097 ns alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~2DUPLICATE 7 COMB LCCOMB_X14_Y10_N22 2 " "Info: 7: + IC(0.706 ns) + CELL(0.378 ns) = 8.097 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~2DUPLICATE'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE } "NODE_NAME" } } { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 8.714 ns alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~4 8 COMB LCCOMB_X13_Y10_N28 3 " "Info: 8: + IC(0.345 ns) + CELL(0.272 ns) = 8.714 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 3; COMB Node = 'alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|ShiftRight0~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 } "NODE_NAME" } } { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(0.053 ns) 10.455 ns alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|Mux15~0 9 COMB LCCOMB_X23_Y15_N18 1 " "Info: 9: + IC(1.688 ns) + CELL(0.053 ns) = 10.455 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 1; COMB Node = 'alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\|Mux15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 } "NODE_NAME" } } { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.154 ns) 10.820 ns alu_rv32i:Blok_ALU\|Mux15~1 10 COMB LCCOMB_X23_Y15_N6 2 " "Info: 10: + IC(0.211 ns) + CELL(0.154 ns) = 10.820 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU\|Mux15~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 alu_rv32i:Blok_ALU|Mux15~1 } "NODE_NAME" } } { "alu_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.366 ns) 11.458 ns alu_rv32i:Blok_ALU\|Mux15~2 11 COMB LCCOMB_X23_Y15_N24 2 " "Info: 11: + IC(0.272 ns) + CELL(0.366 ns) = 11.458 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU\|Mux15~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { alu_rv32i:Blok_ALU|Mux15~1 alu_rv32i:Blok_ALU|Mux15~2 } "NODE_NAME" } } { "alu_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(2.164 ns) 16.164 ns ALU_output\[16\] 12 PIN PIN_U26 0 " "Info: 12: + IC(2.542 ns) + CELL(2.164 ns) = 16.164 ns; Loc. = PIN_U26; Fanout = 0; PIN Node = 'ALU_output\[16\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { alu_rv32i:Blok_ALU|Mux15~2 ALU_output[16] } "NODE_NAME" } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.119 ns ( 37.86 % ) " "Info: Total cell delay = 6.119 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.045 ns ( 62.14 % ) " "Info: Total interconnect delay = 10.045 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 alu_rv32i:Blok_ALU|Mux15~1 alu_rv32i:Blok_ALU|Mux15~2 ALU_output[16] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] {} reg_file_rv32i:Blok_RegFile|rs1[28]~266 {} reg_file_rv32i:Blok_RegFile|rs1[28]~269 {} ALU_in1~43 {} ALU_in1~44 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 {} alu_rv32i:Blok_ALU|Mux15~1 {} alu_rv32i:Blok_ALU|Mux15~2 {} ALU_output[16] {} } { 0.000ns 0.000ns 1.818ns 1.999ns 0.213ns 0.251ns 0.706ns 0.345ns 1.688ns 0.211ns 0.272ns 2.542ns } { 0.000ns 1.850ns 0.346ns 0.154ns 0.154ns 0.228ns 0.378ns 0.272ns 0.053ns 0.154ns 0.366ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] reg_file_rv32i:Blok_RegFile|rs1[28]~266 reg_file_rv32i:Blok_RegFile|rs1[28]~269 ALU_in1~43 ALU_in1~44 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 alu_rv32i:Blok_ALU|Mux15~1 alu_rv32i:Blok_ALU|Mux15~2 ALU_output[16] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.164 ns" { instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 {} instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18] {} reg_file_rv32i:Blok_RegFile|rs1[28]~266 {} reg_file_rv32i:Blok_RegFile|rs1[28]~269 {} ALU_in1~43 {} ALU_in1~44 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4 {} alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0 {} alu_rv32i:Blok_ALU|Mux15~1 {} alu_rv32i:Blok_ALU|Mux15~2 {} ALU_output[16] {} } { 0.000ns 0.000ns 1.818ns 1.999ns 0.213ns 0.251ns 0.706ns 0.345ns 1.688ns 0.211ns 0.272ns 2.542ns } { 0.000ns 1.850ns 0.346ns 0.154ns 0.154ns 0.228ns 0.378ns 0.272ns 0.053ns 0.154ns 0.366ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 17:31:42 2025 " "Info: Processing ended: Fri Dec 05 17:31:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
