;buildInfoPackage: chisel3, version: 3.2.4, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit Top : 
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, branch : UInt<1>, pcfromalu : UInt<1>, jump : UInt<1>, memread : UInt<1>, memwrite : UInt<1>, regwrite : UInt<1>, toreg : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, itype : UInt<1>, aluop : UInt<2>, validinst : UInt<1>}
    
    node _T = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<6>("h033"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<5>("h013"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<2>("h03"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<6>("h023"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<7>("h063"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<6>("h037"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<5>("h017"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<7>("h06f"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<7>("h067"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_19 = mux(_T_15, UInt<1>("h00"), _T_18) @[Lookup.scala 33:37]
    node _T_20 = mux(_T_13, UInt<1>("h00"), _T_19) @[Lookup.scala 33:37]
    node _T_21 = mux(_T_11, UInt<1>("h00"), _T_20) @[Lookup.scala 33:37]
    node _T_22 = mux(_T_9, UInt<1>("h01"), _T_21) @[Lookup.scala 33:37]
    node _T_23 = mux(_T_7, UInt<1>("h00"), _T_22) @[Lookup.scala 33:37]
    node _T_24 = mux(_T_5, UInt<1>("h00"), _T_23) @[Lookup.scala 33:37]
    node _T_25 = mux(_T_3, UInt<1>("h00"), _T_24) @[Lookup.scala 33:37]
    node signals_0 = mux(_T_1, UInt<1>("h00"), _T_25) @[Lookup.scala 33:37]
    node _T_26 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_27 = mux(_T_15, UInt<1>("h00"), _T_26) @[Lookup.scala 33:37]
    node _T_28 = mux(_T_13, UInt<1>("h00"), _T_27) @[Lookup.scala 33:37]
    node _T_29 = mux(_T_11, UInt<1>("h00"), _T_28) @[Lookup.scala 33:37]
    node _T_30 = mux(_T_9, UInt<1>("h00"), _T_29) @[Lookup.scala 33:37]
    node _T_31 = mux(_T_7, UInt<1>("h00"), _T_30) @[Lookup.scala 33:37]
    node _T_32 = mux(_T_5, UInt<1>("h00"), _T_31) @[Lookup.scala 33:37]
    node _T_33 = mux(_T_3, UInt<1>("h00"), _T_32) @[Lookup.scala 33:37]
    node signals_1 = mux(_T_1, UInt<1>("h00"), _T_33) @[Lookup.scala 33:37]
    node _T_34 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_35 = mux(_T_15, UInt<1>("h01"), _T_34) @[Lookup.scala 33:37]
    node _T_36 = mux(_T_13, UInt<1>("h00"), _T_35) @[Lookup.scala 33:37]
    node _T_37 = mux(_T_11, UInt<1>("h00"), _T_36) @[Lookup.scala 33:37]
    node _T_38 = mux(_T_9, UInt<1>("h00"), _T_37) @[Lookup.scala 33:37]
    node _T_39 = mux(_T_7, UInt<1>("h00"), _T_38) @[Lookup.scala 33:37]
    node _T_40 = mux(_T_5, UInt<1>("h00"), _T_39) @[Lookup.scala 33:37]
    node _T_41 = mux(_T_3, UInt<1>("h00"), _T_40) @[Lookup.scala 33:37]
    node signals_2 = mux(_T_1, UInt<1>("h00"), _T_41) @[Lookup.scala 33:37]
    node _T_42 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_43 = mux(_T_15, UInt<1>("h00"), _T_42) @[Lookup.scala 33:37]
    node _T_44 = mux(_T_13, UInt<1>("h00"), _T_43) @[Lookup.scala 33:37]
    node _T_45 = mux(_T_11, UInt<1>("h00"), _T_44) @[Lookup.scala 33:37]
    node _T_46 = mux(_T_9, UInt<1>("h00"), _T_45) @[Lookup.scala 33:37]
    node _T_47 = mux(_T_7, UInt<1>("h00"), _T_46) @[Lookup.scala 33:37]
    node _T_48 = mux(_T_5, UInt<1>("h01"), _T_47) @[Lookup.scala 33:37]
    node _T_49 = mux(_T_3, UInt<1>("h00"), _T_48) @[Lookup.scala 33:37]
    node signals_3 = mux(_T_1, UInt<1>("h00"), _T_49) @[Lookup.scala 33:37]
    node _T_50 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_51 = mux(_T_15, UInt<1>("h00"), _T_50) @[Lookup.scala 33:37]
    node _T_52 = mux(_T_13, UInt<1>("h00"), _T_51) @[Lookup.scala 33:37]
    node _T_53 = mux(_T_11, UInt<1>("h00"), _T_52) @[Lookup.scala 33:37]
    node _T_54 = mux(_T_9, UInt<1>("h00"), _T_53) @[Lookup.scala 33:37]
    node _T_55 = mux(_T_7, UInt<1>("h01"), _T_54) @[Lookup.scala 33:37]
    node _T_56 = mux(_T_5, UInt<1>("h00"), _T_55) @[Lookup.scala 33:37]
    node _T_57 = mux(_T_3, UInt<1>("h00"), _T_56) @[Lookup.scala 33:37]
    node signals_4 = mux(_T_1, UInt<1>("h00"), _T_57) @[Lookup.scala 33:37]
    node _T_58 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_59 = mux(_T_15, UInt<1>("h01"), _T_58) @[Lookup.scala 33:37]
    node _T_60 = mux(_T_13, UInt<1>("h01"), _T_59) @[Lookup.scala 33:37]
    node _T_61 = mux(_T_11, UInt<1>("h01"), _T_60) @[Lookup.scala 33:37]
    node _T_62 = mux(_T_9, UInt<1>("h00"), _T_61) @[Lookup.scala 33:37]
    node _T_63 = mux(_T_7, UInt<1>("h00"), _T_62) @[Lookup.scala 33:37]
    node _T_64 = mux(_T_5, UInt<1>("h01"), _T_63) @[Lookup.scala 33:37]
    node _T_65 = mux(_T_3, UInt<1>("h01"), _T_64) @[Lookup.scala 33:37]
    node signals_5 = mux(_T_1, UInt<1>("h01"), _T_65) @[Lookup.scala 33:37]
    node _T_66 = mux(_T_17, UInt<2>("h02"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_67 = mux(_T_15, UInt<2>("h02"), _T_66) @[Lookup.scala 33:37]
    node _T_68 = mux(_T_13, UInt<1>("h00"), _T_67) @[Lookup.scala 33:37]
    node _T_69 = mux(_T_11, UInt<1>("h01"), _T_68) @[Lookup.scala 33:37]
    node _T_70 = mux(_T_9, UInt<1>("h00"), _T_69) @[Lookup.scala 33:37]
    node _T_71 = mux(_T_7, UInt<1>("h00"), _T_70) @[Lookup.scala 33:37]
    node _T_72 = mux(_T_5, UInt<2>("h03"), _T_71) @[Lookup.scala 33:37]
    node _T_73 = mux(_T_3, UInt<1>("h00"), _T_72) @[Lookup.scala 33:37]
    node signals_6 = mux(_T_1, UInt<1>("h00"), _T_73) @[Lookup.scala 33:37]
    node _T_74 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_75 = mux(_T_15, UInt<1>("h00"), _T_74) @[Lookup.scala 33:37]
    node _T_76 = mux(_T_13, UInt<1>("h01"), _T_75) @[Lookup.scala 33:37]
    node _T_77 = mux(_T_11, UInt<1>("h00"), _T_76) @[Lookup.scala 33:37]
    node _T_78 = mux(_T_9, UInt<1>("h00"), _T_77) @[Lookup.scala 33:37]
    node _T_79 = mux(_T_7, UInt<1>("h01"), _T_78) @[Lookup.scala 33:37]
    node _T_80 = mux(_T_5, UInt<1>("h01"), _T_79) @[Lookup.scala 33:37]
    node _T_81 = mux(_T_3, UInt<1>("h01"), _T_80) @[Lookup.scala 33:37]
    node signals_7 = mux(_T_1, UInt<1>("h00"), _T_81) @[Lookup.scala 33:37]
    node _T_82 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_83 = mux(_T_15, UInt<1>("h00"), _T_82) @[Lookup.scala 33:37]
    node _T_84 = mux(_T_13, UInt<1>("h01"), _T_83) @[Lookup.scala 33:37]
    node _T_85 = mux(_T_11, UInt<1>("h00"), _T_84) @[Lookup.scala 33:37]
    node _T_86 = mux(_T_9, UInt<1>("h00"), _T_85) @[Lookup.scala 33:37]
    node _T_87 = mux(_T_7, UInt<1>("h00"), _T_86) @[Lookup.scala 33:37]
    node _T_88 = mux(_T_5, UInt<1>("h00"), _T_87) @[Lookup.scala 33:37]
    node _T_89 = mux(_T_3, UInt<1>("h00"), _T_88) @[Lookup.scala 33:37]
    node signals_8 = mux(_T_1, UInt<1>("h00"), _T_89) @[Lookup.scala 33:37]
    node _T_90 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_91 = mux(_T_15, UInt<1>("h00"), _T_90) @[Lookup.scala 33:37]
    node _T_92 = mux(_T_13, UInt<1>("h00"), _T_91) @[Lookup.scala 33:37]
    node _T_93 = mux(_T_11, UInt<1>("h00"), _T_92) @[Lookup.scala 33:37]
    node _T_94 = mux(_T_9, UInt<1>("h00"), _T_93) @[Lookup.scala 33:37]
    node _T_95 = mux(_T_7, UInt<1>("h00"), _T_94) @[Lookup.scala 33:37]
    node _T_96 = mux(_T_5, UInt<1>("h00"), _T_95) @[Lookup.scala 33:37]
    node _T_97 = mux(_T_3, UInt<1>("h01"), _T_96) @[Lookup.scala 33:37]
    node signals_9 = mux(_T_1, UInt<1>("h00"), _T_97) @[Lookup.scala 33:37]
    node _T_98 = mux(_T_17, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_99 = mux(_T_15, UInt<1>("h00"), _T_98) @[Lookup.scala 33:37]
    node _T_100 = mux(_T_13, UInt<1>("h00"), _T_99) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_11, UInt<1>("h00"), _T_100) @[Lookup.scala 33:37]
    node _T_102 = mux(_T_9, UInt<1>("h01"), _T_101) @[Lookup.scala 33:37]
    node _T_103 = mux(_T_7, UInt<1>("h00"), _T_102) @[Lookup.scala 33:37]
    node _T_104 = mux(_T_5, UInt<1>("h00"), _T_103) @[Lookup.scala 33:37]
    node _T_105 = mux(_T_3, UInt<2>("h02"), _T_104) @[Lookup.scala 33:37]
    node signals_10 = mux(_T_1, UInt<2>("h02"), _T_105) @[Lookup.scala 33:37]
    node _T_106 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_107 = mux(_T_15, UInt<1>("h01"), _T_106) @[Lookup.scala 33:37]
    node _T_108 = mux(_T_13, UInt<1>("h01"), _T_107) @[Lookup.scala 33:37]
    node _T_109 = mux(_T_11, UInt<1>("h01"), _T_108) @[Lookup.scala 33:37]
    node _T_110 = mux(_T_9, UInt<1>("h01"), _T_109) @[Lookup.scala 33:37]
    node _T_111 = mux(_T_7, UInt<1>("h01"), _T_110) @[Lookup.scala 33:37]
    node _T_112 = mux(_T_5, UInt<1>("h01"), _T_111) @[Lookup.scala 33:37]
    node _T_113 = mux(_T_3, UInt<1>("h01"), _T_112) @[Lookup.scala 33:37]
    node signals_11 = mux(_T_1, UInt<1>("h01"), _T_113) @[Lookup.scala 33:37]
    io.branch <= signals_0 @[control.scala 73:16]
    io.pcfromalu <= signals_1 @[control.scala 74:16]
    io.jump <= signals_2 @[control.scala 75:16]
    io.memread <= signals_3 @[control.scala 76:16]
    io.memwrite <= signals_4 @[control.scala 77:16]
    io.regwrite <= signals_5 @[control.scala 78:16]
    io.toreg <= signals_6 @[control.scala 79:16]
    io.alusrc <= signals_7 @[control.scala 80:16]
    io.pcadd <= signals_8 @[control.scala 81:16]
    io.itype <= signals_9 @[control.scala 82:16]
    io.aluop <= signals_10 @[control.scala 83:16]
    io.validinst <= signals_11 @[control.scala 84:16]
    
  module RegisterFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip readreg1 : UInt<5>, flip readreg2 : UInt<5>, flip writereg : UInt<5>, flip writedata : UInt<32>, flip wen : UInt<1>, readdata1 : UInt<32>, readdata2 : UInt<32>}
    
    reg regs : UInt<32>[32], clock @[register-file.scala 49:17]
    when io.wen : @[register-file.scala 52:17]
      regs[io.writereg] <= io.writedata @[register-file.scala 53:23]
      skip @[register-file.scala 52:17]
    io.readdata1 <= regs[io.readreg1] @[register-file.scala 58:16]
    io.readdata2 <= regs[io.readreg2] @[register-file.scala 59:16]
    node _T = eq(io.readreg1, io.writereg) @[register-file.scala 63:23]
    node _T_1 = and(_T, io.wen) @[register-file.scala 63:39]
    when _T_1 : @[register-file.scala 63:50]
      io.readdata1 <= io.writedata @[register-file.scala 64:20]
      skip @[register-file.scala 63:50]
    else : @[register-file.scala 65:57]
      node _T_2 = eq(io.readreg2, io.writereg) @[register-file.scala 65:30]
      node _T_3 = and(_T_2, io.wen) @[register-file.scala 65:46]
      when _T_3 : @[register-file.scala 65:57]
        io.readdata2 <= io.writedata @[register-file.scala 66:20]
        skip @[register-file.scala 65:57]
    
  module ALUControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip aluop : UInt<2>, flip itype : UInt<1>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, operation : UInt<4>}
    
    node _T = eq(io.aluop, UInt<1>("h00")) @[alucontrol.scala 29:18]
    when _T : @[alucontrol.scala 29:31]
      io.operation <= UInt<2>("h02") @[alucontrol.scala 30:18]
      skip @[alucontrol.scala 29:31]
    else : @[alucontrol.scala 31:39]
      node _T_1 = eq(io.aluop, UInt<2>("h02")) @[alucontrol.scala 31:25]
      when _T_1 : @[alucontrol.scala 31:39]
        node _T_2 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 32:21]
        when _T_2 : @[alucontrol.scala 32:35]
          node _T_3 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 33:35]
          node _T_4 = or(io.itype, _T_3) @[alucontrol.scala 33:22]
          when _T_4 : @[alucontrol.scala 33:53]
            io.operation <= UInt<2>("h02") @[alucontrol.scala 34:22]
            skip @[alucontrol.scala 33:53]
          else : @[alucontrol.scala 35:20]
            io.operation <= UInt<2>("h03") @[alucontrol.scala 36:22]
            skip @[alucontrol.scala 35:20]
          skip @[alucontrol.scala 32:35]
        else : @[alucontrol.scala 39:40]
          node _T_5 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 39:26]
          when _T_5 : @[alucontrol.scala 39:40]
            io.operation <= UInt<4>("h09") @[alucontrol.scala 39:55]
            skip @[alucontrol.scala 39:40]
          else : @[alucontrol.scala 40:40]
            node _T_6 = eq(io.funct3, UInt<2>("h02")) @[alucontrol.scala 40:26]
            when _T_6 : @[alucontrol.scala 40:40]
              io.operation <= UInt<4>("h08") @[alucontrol.scala 40:55]
              skip @[alucontrol.scala 40:40]
            else : @[alucontrol.scala 41:40]
              node _T_7 = eq(io.funct3, UInt<2>("h03")) @[alucontrol.scala 41:26]
              when _T_7 : @[alucontrol.scala 41:40]
                io.operation <= UInt<3>("h05") @[alucontrol.scala 41:55]
                skip @[alucontrol.scala 41:40]
              else : @[alucontrol.scala 42:40]
                node _T_8 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 42:26]
                when _T_8 : @[alucontrol.scala 42:40]
                  io.operation <= UInt<3>("h06") @[alucontrol.scala 42:55]
                  skip @[alucontrol.scala 42:40]
                else : @[alucontrol.scala 43:40]
                  node _T_9 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 43:26]
                  when _T_9 : @[alucontrol.scala 43:40]
                    node _T_10 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 44:23]
                    when _T_10 : @[alucontrol.scala 44:41]
                      io.operation <= UInt<3>("h07") @[alucontrol.scala 45:22]
                      skip @[alucontrol.scala 44:41]
                    else : @[alucontrol.scala 46:20]
                      io.operation <= UInt<3>("h04") @[alucontrol.scala 47:22]
                      skip @[alucontrol.scala 46:20]
                    skip @[alucontrol.scala 43:40]
                  else : @[alucontrol.scala 50:40]
                    node _T_11 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 50:26]
                    when _T_11 : @[alucontrol.scala 50:40]
                      io.operation <= UInt<1>("h01") @[alucontrol.scala 50:55]
                      skip @[alucontrol.scala 50:40]
                    else : @[alucontrol.scala 52:5]
                      io.operation <= UInt<1>("h00") @[alucontrol.scala 52:20]
                      skip @[alucontrol.scala 52:5]
        skip @[alucontrol.scala 31:39]
      else : @[alucontrol.scala 53:38]
        node _T_12 = eq(io.aluop, UInt<1>("h01")) @[alucontrol.scala 53:25]
        when _T_12 : @[alucontrol.scala 53:38]
          node _T_13 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 54:21]
          when _T_13 : @[alucontrol.scala 54:35]
            io.operation <= UInt<4>("h0d") @[alucontrol.scala 54:50]
            skip @[alucontrol.scala 54:35]
          else : @[alucontrol.scala 55:40]
            node _T_14 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 55:26]
            when _T_14 : @[alucontrol.scala 55:40]
              io.operation <= UInt<4>("h0e") @[alucontrol.scala 55:55]
              skip @[alucontrol.scala 55:40]
            else : @[alucontrol.scala 56:40]
              node _T_15 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 56:26]
              when _T_15 : @[alucontrol.scala 56:40]
                io.operation <= UInt<4>("h08") @[alucontrol.scala 56:55]
                skip @[alucontrol.scala 56:40]
              else : @[alucontrol.scala 57:40]
                node _T_16 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 57:26]
                when _T_16 : @[alucontrol.scala 57:40]
                  io.operation <= UInt<4>("h0b") @[alucontrol.scala 57:55]
                  skip @[alucontrol.scala 57:40]
                else : @[alucontrol.scala 58:40]
                  node _T_17 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 58:26]
                  when _T_17 : @[alucontrol.scala 58:40]
                    io.operation <= UInt<3>("h05") @[alucontrol.scala 58:55]
                    skip @[alucontrol.scala 58:40]
                  else : @[alucontrol.scala 59:40]
                    node _T_18 = eq(io.funct3, UInt<3>("h07")) @[alucontrol.scala 59:26]
                    when _T_18 : @[alucontrol.scala 59:40]
                      io.operation <= UInt<4>("h0c") @[alucontrol.scala 59:55]
                      skip @[alucontrol.scala 59:40]
                    else : @[alucontrol.scala 60:16]
                      io.operation <= UInt<4>("h0f") @[alucontrol.scala 60:31]
                      skip @[alucontrol.scala 60:16]
          skip @[alucontrol.scala 53:38]
        else : @[alucontrol.scala 61:16]
          io.operation <= UInt<4>("h0f") @[alucontrol.scala 61:31]
          skip @[alucontrol.scala 61:16]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip operation : UInt<4>, flip inputx : UInt<32>, flip inputy : UInt<32>, result : UInt<32>}
    
    node _T = eq(io.operation, UInt<1>("h00")) @[alu.scala 25:22]
    when _T : @[alu.scala 25:37]
      node _T_1 = and(io.inputx, io.inputy) @[alu.scala 26:28]
      io.result <= _T_1 @[alu.scala 26:15]
      skip @[alu.scala 25:37]
    else : @[alu.scala 28:42]
      node _T_2 = eq(io.operation, UInt<1>("h01")) @[alu.scala 28:27]
      when _T_2 : @[alu.scala 28:42]
        node _T_3 = or(io.inputx, io.inputy) @[alu.scala 29:28]
        io.result <= _T_3 @[alu.scala 29:15]
        skip @[alu.scala 28:42]
      else : @[alu.scala 31:42]
        node _T_4 = eq(io.operation, UInt<2>("h02")) @[alu.scala 31:27]
        when _T_4 : @[alu.scala 31:42]
          node _T_5 = add(io.inputx, io.inputy) @[alu.scala 32:28]
          node _T_6 = tail(_T_5, 1) @[alu.scala 32:28]
          io.result <= _T_6 @[alu.scala 32:15]
          skip @[alu.scala 31:42]
        else : @[alu.scala 34:42]
          node _T_7 = eq(io.operation, UInt<2>("h03")) @[alu.scala 34:27]
          when _T_7 : @[alu.scala 34:42]
            node _T_8 = sub(io.inputx, io.inputy) @[alu.scala 35:28]
            node _T_9 = tail(_T_8, 1) @[alu.scala 35:28]
            io.result <= _T_9 @[alu.scala 35:15]
            skip @[alu.scala 34:42]
          else : @[alu.scala 37:42]
            node _T_10 = eq(io.operation, UInt<3>("h04")) @[alu.scala 37:27]
            when _T_10 : @[alu.scala 37:42]
              node _T_11 = asSInt(io.inputx) @[alu.scala 38:29]
              node _T_12 = bits(io.inputy, 4, 0) @[alu.scala 38:48]
              node _T_13 = dshr(_T_11, _T_12) @[alu.scala 38:36]
              node _T_14 = asUInt(_T_13) @[alu.scala 38:55]
              io.result <= _T_14 @[alu.scala 38:15]
              skip @[alu.scala 37:42]
            else : @[alu.scala 40:42]
              node _T_15 = eq(io.operation, UInt<3>("h05")) @[alu.scala 40:27]
              when _T_15 : @[alu.scala 40:42]
                node _T_16 = lt(io.inputx, io.inputy) @[alu.scala 41:29]
                io.result <= _T_16 @[alu.scala 41:15]
                skip @[alu.scala 40:42]
              else : @[alu.scala 43:42]
                node _T_17 = eq(io.operation, UInt<3>("h06")) @[alu.scala 43:27]
                when _T_17 : @[alu.scala 43:42]
                  node _T_18 = xor(io.inputx, io.inputy) @[alu.scala 44:28]
                  io.result <= _T_18 @[alu.scala 44:15]
                  skip @[alu.scala 43:42]
                else : @[alu.scala 46:42]
                  node _T_19 = eq(io.operation, UInt<3>("h07")) @[alu.scala 46:27]
                  when _T_19 : @[alu.scala 46:42]
                    node _T_20 = bits(io.inputy, 4, 0) @[alu.scala 47:40]
                    node _T_21 = dshr(io.inputx, _T_20) @[alu.scala 47:28]
                    io.result <= _T_21 @[alu.scala 47:15]
                    skip @[alu.scala 46:42]
                  else : @[alu.scala 49:42]
                    node _T_22 = eq(io.operation, UInt<4>("h08")) @[alu.scala 49:27]
                    when _T_22 : @[alu.scala 49:42]
                      node _T_23 = asSInt(io.inputx) @[alu.scala 50:29]
                      node _T_24 = asSInt(io.inputy) @[alu.scala 50:48]
                      node _T_25 = lt(_T_23, _T_24) @[alu.scala 50:36]
                      io.result <= _T_25 @[alu.scala 50:15]
                      skip @[alu.scala 49:42]
                    else : @[alu.scala 52:42]
                      node _T_26 = eq(io.operation, UInt<4>("h09")) @[alu.scala 52:27]
                      when _T_26 : @[alu.scala 52:42]
                        node _T_27 = bits(io.inputy, 4, 0) @[alu.scala 53:40]
                        node _T_28 = dshl(io.inputx, _T_27) @[alu.scala 53:28]
                        io.result <= _T_28 @[alu.scala 53:15]
                        skip @[alu.scala 52:42]
                      else : @[alu.scala 55:42]
                        node _T_29 = eq(io.operation, UInt<4>("h0a")) @[alu.scala 55:27]
                        when _T_29 : @[alu.scala 55:42]
                          node _T_30 = or(io.inputx, io.inputy) @[alu.scala 56:30]
                          node _T_31 = not(_T_30) @[alu.scala 56:18]
                          io.result <= _T_31 @[alu.scala 56:15]
                          skip @[alu.scala 55:42]
                        else : @[alu.scala 58:42]
                          node _T_32 = eq(io.operation, UInt<4>("h0b")) @[alu.scala 58:27]
                          when _T_32 : @[alu.scala 58:42]
                            node _T_33 = asSInt(io.inputx) @[alu.scala 59:29]
                            node _T_34 = asSInt(io.inputy) @[alu.scala 59:49]
                            node _T_35 = geq(_T_33, _T_34) @[alu.scala 59:36]
                            io.result <= _T_35 @[alu.scala 59:15]
                            skip @[alu.scala 58:42]
                          else : @[alu.scala 61:42]
                            node _T_36 = eq(io.operation, UInt<4>("h0c")) @[alu.scala 61:27]
                            when _T_36 : @[alu.scala 61:42]
                              node _T_37 = geq(io.inputx, io.inputy) @[alu.scala 62:29]
                              io.result <= _T_37 @[alu.scala 62:15]
                              skip @[alu.scala 61:42]
                            else : @[alu.scala 64:42]
                              node _T_38 = eq(io.operation, UInt<4>("h0d")) @[alu.scala 64:27]
                              when _T_38 : @[alu.scala 64:42]
                                node _T_39 = eq(io.inputx, io.inputy) @[alu.scala 65:28]
                                io.result <= _T_39 @[alu.scala 65:15]
                                skip @[alu.scala 64:42]
                              else : @[alu.scala 67:42]
                                node _T_40 = eq(io.operation, UInt<4>("h0e")) @[alu.scala 67:27]
                                when _T_40 : @[alu.scala 67:42]
                                  node _T_41 = neq(io.inputx, io.inputy) @[alu.scala 68:28]
                                  io.result <= _T_41 @[alu.scala 68:15]
                                  skip @[alu.scala 67:42]
                                else : @[alu.scala 70:14]
                                  io.result <= UInt<1>("h00") @[alu.scala 71:15]
                                  skip @[alu.scala 70:14]
    
  module ImmediateGenerator : 
    input clock : Clock
    input reset : Reset
    output io : {flip instruction : UInt<32>, sextImm : UInt<32>}
    
    io.sextImm <= UInt<1>("h00") @[helpers.scala 42:14]
    node opcode = bits(io.instruction, 6, 0) @[helpers.scala 44:30]
    node _T = eq(UInt<6>("h037"), opcode) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = bits(io.instruction, 31, 12) @[helpers.scala 47:31]
      node _T_2 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 71:12]
      node _T_3 = cat(_T_1, _T_2) @[Cat.scala 29:58]
      io.sextImm <= _T_3 @[helpers.scala 48:18]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_4 = eq(UInt<5>("h017"), opcode) @[Conditional.scala 37:30]
      when _T_4 : @[Conditional.scala 39:67]
        node _T_5 = bits(io.instruction, 31, 12) @[helpers.scala 51:31]
        node _T_6 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 71:12]
        node _T_7 = cat(_T_5, _T_6) @[Cat.scala 29:58]
        io.sextImm <= _T_7 @[helpers.scala 52:18]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_8 = eq(UInt<7>("h06f"), opcode) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          node _T_9 = bits(io.instruction, 31, 31) @[helpers.scala 55:35]
          node _T_10 = bits(io.instruction, 19, 12) @[helpers.scala 55:55]
          node _T_11 = bits(io.instruction, 20, 20) @[helpers.scala 56:35]
          node _T_12 = bits(io.instruction, 30, 21) @[helpers.scala 56:55]
          node _T_13 = cat(_T_11, _T_12) @[Cat.scala 29:58]
          node _T_14 = cat(_T_9, _T_10) @[Cat.scala 29:58]
          node _T_15 = cat(_T_14, _T_13) @[Cat.scala 29:58]
          node _T_16 = bits(_T_15, 19, 19) @[helpers.scala 57:36]
          node _T_17 = bits(_T_16, 0, 0) @[Bitwise.scala 71:15]
          node _T_18 = mux(_T_17, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 71:12]
          node _T_19 = cat(_T_18, _T_15) @[Cat.scala 29:58]
          node _T_20 = cat(_T_19, UInt<1>("h00")) @[Cat.scala 29:58]
          io.sextImm <= _T_20 @[helpers.scala 57:18]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_21 = eq(UInt<7>("h067"), opcode) @[Conditional.scala 37:30]
          when _T_21 : @[Conditional.scala 39:67]
            node _T_22 = bits(io.instruction, 31, 20) @[helpers.scala 60:31]
            node _T_23 = bits(_T_22, 11, 11) @[helpers.scala 61:36]
            node _T_24 = bits(_T_23, 0, 0) @[Bitwise.scala 71:15]
            node _T_25 = mux(_T_24, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 71:12]
            node _T_26 = cat(_T_25, _T_22) @[Cat.scala 29:58]
            io.sextImm <= _T_26 @[helpers.scala 61:18]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_27 = eq(UInt<7>("h063"), opcode) @[Conditional.scala 37:30]
            when _T_27 : @[Conditional.scala 39:67]
              node _T_28 = bits(io.instruction, 31, 31) @[helpers.scala 64:35]
              node _T_29 = bits(io.instruction, 7, 7) @[helpers.scala 64:55]
              node _T_30 = bits(io.instruction, 30, 25) @[helpers.scala 65:35]
              node _T_31 = bits(io.instruction, 11, 8) @[helpers.scala 65:58]
              node _T_32 = cat(_T_30, _T_31) @[Cat.scala 29:58]
              node _T_33 = cat(_T_28, _T_29) @[Cat.scala 29:58]
              node _T_34 = cat(_T_33, _T_32) @[Cat.scala 29:58]
              node _T_35 = bits(_T_34, 11, 11) @[helpers.scala 66:37]
              node _T_36 = bits(_T_35, 0, 0) @[Bitwise.scala 71:15]
              node _T_37 = mux(_T_36, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 71:12]
              node _T_38 = cat(_T_37, _T_34) @[Cat.scala 29:58]
              node _T_39 = cat(_T_38, UInt<1>("h00")) @[Cat.scala 29:58]
              io.sextImm <= _T_39 @[helpers.scala 66:18]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_40 = eq(UInt<2>("h03"), opcode) @[Conditional.scala 37:30]
              when _T_40 : @[Conditional.scala 39:67]
                node _T_41 = bits(io.instruction, 31, 20) @[helpers.scala 69:31]
                node _T_42 = bits(_T_41, 11, 11) @[helpers.scala 70:36]
                node _T_43 = bits(_T_42, 0, 0) @[Bitwise.scala 71:15]
                node _T_44 = mux(_T_43, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 71:12]
                node _T_45 = cat(_T_44, _T_41) @[Cat.scala 29:58]
                io.sextImm <= _T_45 @[helpers.scala 70:18]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_46 = eq(UInt<6>("h023"), opcode) @[Conditional.scala 37:30]
                when _T_46 : @[Conditional.scala 39:67]
                  node _T_47 = bits(io.instruction, 31, 25) @[helpers.scala 73:35]
                  node _T_48 = bits(io.instruction, 11, 7) @[helpers.scala 73:59]
                  node _T_49 = cat(_T_47, _T_48) @[Cat.scala 29:58]
                  node _T_50 = bits(_T_49, 11, 11) @[helpers.scala 74:36]
                  node _T_51 = bits(_T_50, 0, 0) @[Bitwise.scala 71:15]
                  node _T_52 = mux(_T_51, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 71:12]
                  node _T_53 = cat(_T_52, _T_49) @[Cat.scala 29:58]
                  io.sextImm <= _T_53 @[helpers.scala 74:18]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_54 = eq(UInt<5>("h013"), opcode) @[Conditional.scala 37:30]
                  when _T_54 : @[Conditional.scala 39:67]
                    node _T_55 = bits(io.instruction, 31, 20) @[helpers.scala 77:31]
                    node _T_56 = bits(_T_55, 11, 11) @[helpers.scala 78:36]
                    node _T_57 = bits(_T_56, 0, 0) @[Bitwise.scala 71:15]
                    node _T_58 = mux(_T_57, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 71:12]
                    node _T_59 = cat(_T_58, _T_55) @[Cat.scala 29:58]
                    io.sextImm <= _T_59 @[helpers.scala 78:18]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_60 = eq(UInt<7>("h073"), opcode) @[Conditional.scala 37:30]
                    when _T_60 : @[Conditional.scala 39:67]
                      node _T_61 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 71:12]
                      node _T_62 = bits(io.instruction, 19, 15) @[helpers.scala 81:53]
                      node _T_63 = cat(_T_61, _T_62) @[Cat.scala 29:58]
                      io.sextImm <= _T_63 @[helpers.scala 81:18]
                      skip @[Conditional.scala 39:67]
    
  module Adder : 
    input clock : Clock
    input reset : Reset
    output io : {flip inputx : UInt<32>, flip inputy : UInt<32>, result : UInt<32>}
    
    node _T = add(io.inputx, io.inputy) @[helpers.scala 23:26]
    node _T_1 = tail(_T, 1) @[helpers.scala 23:26]
    io.result <= _T_1 @[helpers.scala 23:13]
    
  module Adder_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip inputx : UInt<32>, flip inputy : UInt<32>, result : UInt<32>}
    
    node _T = add(io.inputx, io.inputy) @[helpers.scala 23:26]
    node _T_1 = tail(_T, 1) @[helpers.scala 23:26]
    io.result <= _T_1 @[helpers.scala 23:13]
    
  module ForwardingUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip exmemrd : UInt<5>, flip exmemrw : UInt<1>, flip exmembypass : UInt<1>, flip memwbrd : UInt<5>, flip memwbrw : UInt<1>, forwardA : UInt<2>, forwardB : UInt<2>}
    
    node _T = eq(io.rs1, io.exmemrd) @[forwarding.scala 40:34]
    node _T_1 = and(io.exmembypass, _T) @[forwarding.scala 40:24]
    node _T_2 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 40:64]
    node _T_3 = and(_T_1, _T_2) @[forwarding.scala 40:50]
    when _T_3 : @[forwarding.scala 40:75]
      io.forwardA <= UInt<2>("h03") @[forwarding.scala 41:17]
      skip @[forwarding.scala 40:75]
    else : @[forwarding.scala 42:79]
      node _T_4 = eq(io.rs1, io.exmemrd) @[forwarding.scala 42:38]
      node _T_5 = and(io.exmemrw, _T_4) @[forwarding.scala 42:28]
      node _T_6 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 42:68]
      node _T_7 = and(_T_5, _T_6) @[forwarding.scala 42:54]
      when _T_7 : @[forwarding.scala 42:79]
        io.forwardA <= UInt<1>("h01") @[forwarding.scala 43:17]
        skip @[forwarding.scala 42:79]
      else : @[forwarding.scala 44:78]
        node _T_8 = eq(io.rs1, io.memwbrd) @[forwarding.scala 44:37]
        node _T_9 = and(io.memwbrw, _T_8) @[forwarding.scala 44:27]
        node _T_10 = neq(io.memwbrd, UInt<1>("h00")) @[forwarding.scala 44:67]
        node _T_11 = and(_T_9, _T_10) @[forwarding.scala 44:53]
        when _T_11 : @[forwarding.scala 44:78]
          io.forwardA <= UInt<2>("h02") @[forwarding.scala 45:17]
          skip @[forwarding.scala 44:78]
        else : @[forwarding.scala 46:16]
          io.forwardA <= UInt<1>("h00") @[forwarding.scala 47:17]
          skip @[forwarding.scala 46:16]
    node _T_12 = eq(io.rs2, io.exmemrd) @[forwarding.scala 50:34]
    node _T_13 = and(io.exmembypass, _T_12) @[forwarding.scala 50:24]
    node _T_14 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 50:64]
    node _T_15 = and(_T_13, _T_14) @[forwarding.scala 50:50]
    when _T_15 : @[forwarding.scala 50:75]
      io.forwardB <= UInt<2>("h03") @[forwarding.scala 51:17]
      skip @[forwarding.scala 50:75]
    else : @[forwarding.scala 52:79]
      node _T_16 = eq(io.rs2, io.exmemrd) @[forwarding.scala 52:38]
      node _T_17 = and(io.exmemrw, _T_16) @[forwarding.scala 52:28]
      node _T_18 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 52:68]
      node _T_19 = and(_T_17, _T_18) @[forwarding.scala 52:54]
      when _T_19 : @[forwarding.scala 52:79]
        io.forwardB <= UInt<1>("h01") @[forwarding.scala 53:17]
        skip @[forwarding.scala 52:79]
      else : @[forwarding.scala 54:79]
        node _T_20 = eq(io.rs2, io.memwbrd) @[forwarding.scala 54:37]
        node _T_21 = and(io.memwbrw, _T_20) @[forwarding.scala 54:27]
        node _T_22 = neq(io.memwbrd, UInt<1>("h00")) @[forwarding.scala 54:67]
        node _T_23 = and(_T_21, _T_22) @[forwarding.scala 54:53]
        when _T_23 : @[forwarding.scala 54:79]
          io.forwardB <= UInt<2>("h02") @[forwarding.scala 55:17]
          skip @[forwarding.scala 54:79]
        else : @[forwarding.scala 56:16]
          io.forwardB <= UInt<1>("h00") @[forwarding.scala 57:17]
          skip @[forwarding.scala 56:16]
    
  module HazardUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip idex_memread : UInt<1>, flip idex_rd : UInt<5>, flip exmem_taken : UInt<1>, pcfromtaken : UInt<1>, pcstall : UInt<1>, if_id_stall : UInt<1>, id_ex_flush : UInt<1>, ex_mem_flush : UInt<1>, if_id_flush : UInt<1>}
    
    io.pcfromtaken <= UInt<1>("h00") @[hazard.scala 43:19]
    io.pcstall <= UInt<1>("h00") @[hazard.scala 44:19]
    io.if_id_stall <= UInt<1>("h00") @[hazard.scala 45:19]
    io.id_ex_flush <= UInt<1>("h00") @[hazard.scala 46:19]
    io.ex_mem_flush <= UInt<1>("h00") @[hazard.scala 47:19]
    io.if_id_flush <= UInt<1>("h00") @[hazard.scala 48:19]
    node _T = eq(io.idex_rd, io.rs1) @[hazard.scala 52:21]
    node _T_1 = eq(io.idex_rd, io.rs2) @[hazard.scala 52:46]
    node _T_2 = or(_T, _T_1) @[hazard.scala 52:32]
    node _T_3 = and(io.idex_memread, _T_2) @[hazard.scala 51:25]
    when _T_3 : @[hazard.scala 52:59]
      io.pcfromtaken <= UInt<1>("h00") @[hazard.scala 53:20]
      io.pcstall <= UInt<1>("h01") @[hazard.scala 54:20]
      io.if_id_stall <= UInt<1>("h01") @[hazard.scala 55:20]
      io.id_ex_flush <= UInt<1>("h01") @[hazard.scala 56:20]
      skip @[hazard.scala 52:59]
    when io.exmem_taken : @[hazard.scala 60:25]
      io.pcfromtaken <= UInt<1>("h01") @[hazard.scala 61:21]
      io.pcstall <= UInt<1>("h00") @[hazard.scala 62:21]
      io.if_id_flush <= UInt<1>("h01") @[hazard.scala 63:21]
      io.id_ex_flush <= UInt<1>("h01") @[hazard.scala 64:21]
      io.ex_mem_flush <= UInt<1>("h01") @[hazard.scala 65:21]
      skip @[hazard.scala 60:25]
    
  module StageReg : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {instruction : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {instruction : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>}}
    
    io.data.pcplusfour is invalid @[stage-register.scala 41:6]
    io.data.pc is invalid @[stage-register.scala 41:6]
    io.data.instruction is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.pcplusfour is invalid @[stage-register.scala 41:6]
    io.in.pc is invalid @[stage-register.scala 41:6]
    io.in.instruction is invalid @[stage-register.scala 41:6]
    wire _T : {instruction : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>} @[stage-register.scala 43:35]
    _T.pcplusfour <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.pc <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.instruction <= UInt<32>("h00") @[stage-register.scala 43:35]
    reg reg : {instruction : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.pcplusfour <= reg.pcplusfour @[stage-register.scala 45:11]
    io.data.pc <= reg.pc @[stage-register.scala 45:11]
    io.data.instruction <= reg.instruction @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.pcplusfour <= io.in.pcplusfour @[stage-register.scala 48:9]
      reg.pc <= io.in.pc @[stage-register.scala 48:9]
      reg.instruction <= io.in.instruction @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {instruction : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>} @[stage-register.scala 52:25]
      _T_1.pcplusfour <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.pc <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.instruction <= UInt<32>("h00") @[stage-register.scala 52:25]
      reg.pcplusfour <= _T_1.pcplusfour @[stage-register.scala 52:9]
      reg.pc <= _T_1.pc @[stage-register.scala 52:9]
      reg.instruction <= _T_1.instruction @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {writereg : UInt<5>, funct7 : UInt<7>, funct3 : UInt<3>, imm : UInt<32>, readdata2 : UInt<32>, readdata1 : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {writereg : UInt<5>, funct7 : UInt<7>, funct3 : UInt<3>, imm : UInt<32>, readdata2 : UInt<32>, readdata1 : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>}}
    
    io.data.rs2 is invalid @[stage-register.scala 41:6]
    io.data.rs1 is invalid @[stage-register.scala 41:6]
    io.data.pcplusfour is invalid @[stage-register.scala 41:6]
    io.data.pc is invalid @[stage-register.scala 41:6]
    io.data.readdata1 is invalid @[stage-register.scala 41:6]
    io.data.readdata2 is invalid @[stage-register.scala 41:6]
    io.data.imm is invalid @[stage-register.scala 41:6]
    io.data.funct3 is invalid @[stage-register.scala 41:6]
    io.data.funct7 is invalid @[stage-register.scala 41:6]
    io.data.writereg is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.rs2 is invalid @[stage-register.scala 41:6]
    io.in.rs1 is invalid @[stage-register.scala 41:6]
    io.in.pcplusfour is invalid @[stage-register.scala 41:6]
    io.in.pc is invalid @[stage-register.scala 41:6]
    io.in.readdata1 is invalid @[stage-register.scala 41:6]
    io.in.readdata2 is invalid @[stage-register.scala 41:6]
    io.in.imm is invalid @[stage-register.scala 41:6]
    io.in.funct3 is invalid @[stage-register.scala 41:6]
    io.in.funct7 is invalid @[stage-register.scala 41:6]
    io.in.writereg is invalid @[stage-register.scala 41:6]
    wire _T : {writereg : UInt<5>, funct7 : UInt<7>, funct3 : UInt<3>, imm : UInt<32>, readdata2 : UInt<32>, readdata1 : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>} @[stage-register.scala 43:35]
    _T.rs2 <= UInt<5>("h00") @[stage-register.scala 43:35]
    _T.rs1 <= UInt<5>("h00") @[stage-register.scala 43:35]
    _T.pcplusfour <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.pc <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.readdata1 <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.readdata2 <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.imm <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.funct3 <= UInt<3>("h00") @[stage-register.scala 43:35]
    _T.funct7 <= UInt<7>("h00") @[stage-register.scala 43:35]
    _T.writereg <= UInt<5>("h00") @[stage-register.scala 43:35]
    reg reg : {writereg : UInt<5>, funct7 : UInt<7>, funct3 : UInt<3>, imm : UInt<32>, readdata2 : UInt<32>, readdata1 : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.rs2 <= reg.rs2 @[stage-register.scala 45:11]
    io.data.rs1 <= reg.rs1 @[stage-register.scala 45:11]
    io.data.pcplusfour <= reg.pcplusfour @[stage-register.scala 45:11]
    io.data.pc <= reg.pc @[stage-register.scala 45:11]
    io.data.readdata1 <= reg.readdata1 @[stage-register.scala 45:11]
    io.data.readdata2 <= reg.readdata2 @[stage-register.scala 45:11]
    io.data.imm <= reg.imm @[stage-register.scala 45:11]
    io.data.funct3 <= reg.funct3 @[stage-register.scala 45:11]
    io.data.funct7 <= reg.funct7 @[stage-register.scala 45:11]
    io.data.writereg <= reg.writereg @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.rs2 <= io.in.rs2 @[stage-register.scala 48:9]
      reg.rs1 <= io.in.rs1 @[stage-register.scala 48:9]
      reg.pcplusfour <= io.in.pcplusfour @[stage-register.scala 48:9]
      reg.pc <= io.in.pc @[stage-register.scala 48:9]
      reg.readdata1 <= io.in.readdata1 @[stage-register.scala 48:9]
      reg.readdata2 <= io.in.readdata2 @[stage-register.scala 48:9]
      reg.imm <= io.in.imm @[stage-register.scala 48:9]
      reg.funct3 <= io.in.funct3 @[stage-register.scala 48:9]
      reg.funct7 <= io.in.funct7 @[stage-register.scala 48:9]
      reg.writereg <= io.in.writereg @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {writereg : UInt<5>, funct7 : UInt<7>, funct3 : UInt<3>, imm : UInt<32>, readdata2 : UInt<32>, readdata1 : UInt<32>, pc : UInt<32>, pcplusfour : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>} @[stage-register.scala 52:25]
      _T_1.rs2 <= UInt<5>("h00") @[stage-register.scala 52:25]
      _T_1.rs1 <= UInt<5>("h00") @[stage-register.scala 52:25]
      _T_1.pcplusfour <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.pc <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.readdata1 <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.readdata2 <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.imm <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.funct3 <= UInt<3>("h00") @[stage-register.scala 52:25]
      _T_1.funct7 <= UInt<7>("h00") @[stage-register.scala 52:25]
      _T_1.writereg <= UInt<5>("h00") @[stage-register.scala 52:25]
      reg.rs2 <= _T_1.rs2 @[stage-register.scala 52:9]
      reg.rs1 <= _T_1.rs1 @[stage-register.scala 52:9]
      reg.pcplusfour <= _T_1.pcplusfour @[stage-register.scala 52:9]
      reg.pc <= _T_1.pc @[stage-register.scala 52:9]
      reg.readdata1 <= _T_1.readdata1 @[stage-register.scala 52:9]
      reg.readdata2 <= _T_1.readdata2 @[stage-register.scala 52:9]
      reg.imm <= _T_1.imm @[stage-register.scala 52:9]
      reg.funct3 <= _T_1.funct3 @[stage-register.scala 52:9]
      reg.funct7 <= _T_1.funct7 @[stage-register.scala 52:9]
      reg.writereg <= _T_1.writereg @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {ex_ctrl : {itype : UInt<1>, aluop : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, branch : UInt<1>, jump : UInt<1>, pcfromalu : UInt<1>}, mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {ex_ctrl : {itype : UInt<1>, aluop : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, branch : UInt<1>, jump : UInt<1>, pcfromalu : UInt<1>}, mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}}
    
    io.data.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.sext is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.maskmode is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.taken is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memwrite is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memread is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.pcfromalu is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.jump is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.branch is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.pcadd is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.alusrc is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.aluop is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.itype is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.sext is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.maskmode is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.taken is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memwrite is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memread is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.pcfromalu is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.jump is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.branch is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.pcadd is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.alusrc is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.aluop is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.itype is invalid @[stage-register.scala 41:6]
    wire _T : {ex_ctrl : {itype : UInt<1>, aluop : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, branch : UInt<1>, jump : UInt<1>, pcfromalu : UInt<1>}, mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.sext <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.maskmode <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.taken <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memwrite <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memread <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.pcfromalu <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.jump <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.branch <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.pcadd <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.alusrc <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.aluop <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.itype <= UInt<1>("h00") @[stage-register.scala 43:35]
    reg reg : {ex_ctrl : {itype : UInt<1>, aluop : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, branch : UInt<1>, jump : UInt<1>, pcfromalu : UInt<1>}, mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.regwrite <= reg.wb_ctrl.regwrite @[stage-register.scala 45:11]
    io.data.wb_ctrl.toreg <= reg.wb_ctrl.toreg @[stage-register.scala 45:11]
    io.data.mem_ctrl.sext <= reg.mem_ctrl.sext @[stage-register.scala 45:11]
    io.data.mem_ctrl.maskmode <= reg.mem_ctrl.maskmode @[stage-register.scala 45:11]
    io.data.mem_ctrl.taken <= reg.mem_ctrl.taken @[stage-register.scala 45:11]
    io.data.mem_ctrl.memwrite <= reg.mem_ctrl.memwrite @[stage-register.scala 45:11]
    io.data.mem_ctrl.memread <= reg.mem_ctrl.memread @[stage-register.scala 45:11]
    io.data.ex_ctrl.pcfromalu <= reg.ex_ctrl.pcfromalu @[stage-register.scala 45:11]
    io.data.ex_ctrl.jump <= reg.ex_ctrl.jump @[stage-register.scala 45:11]
    io.data.ex_ctrl.branch <= reg.ex_ctrl.branch @[stage-register.scala 45:11]
    io.data.ex_ctrl.pcadd <= reg.ex_ctrl.pcadd @[stage-register.scala 45:11]
    io.data.ex_ctrl.alusrc <= reg.ex_ctrl.alusrc @[stage-register.scala 45:11]
    io.data.ex_ctrl.aluop <= reg.ex_ctrl.aluop @[stage-register.scala 45:11]
    io.data.ex_ctrl.itype <= reg.ex_ctrl.itype @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.regwrite <= io.in.wb_ctrl.regwrite @[stage-register.scala 48:9]
      reg.wb_ctrl.toreg <= io.in.wb_ctrl.toreg @[stage-register.scala 48:9]
      reg.mem_ctrl.sext <= io.in.mem_ctrl.sext @[stage-register.scala 48:9]
      reg.mem_ctrl.maskmode <= io.in.mem_ctrl.maskmode @[stage-register.scala 48:9]
      reg.mem_ctrl.taken <= io.in.mem_ctrl.taken @[stage-register.scala 48:9]
      reg.mem_ctrl.memwrite <= io.in.mem_ctrl.memwrite @[stage-register.scala 48:9]
      reg.mem_ctrl.memread <= io.in.mem_ctrl.memread @[stage-register.scala 48:9]
      reg.ex_ctrl.pcfromalu <= io.in.ex_ctrl.pcfromalu @[stage-register.scala 48:9]
      reg.ex_ctrl.jump <= io.in.ex_ctrl.jump @[stage-register.scala 48:9]
      reg.ex_ctrl.branch <= io.in.ex_ctrl.branch @[stage-register.scala 48:9]
      reg.ex_ctrl.pcadd <= io.in.ex_ctrl.pcadd @[stage-register.scala 48:9]
      reg.ex_ctrl.alusrc <= io.in.ex_ctrl.alusrc @[stage-register.scala 48:9]
      reg.ex_ctrl.aluop <= io.in.ex_ctrl.aluop @[stage-register.scala 48:9]
      reg.ex_ctrl.itype <= io.in.ex_ctrl.itype @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {ex_ctrl : {itype : UInt<1>, aluop : UInt<2>, alusrc : UInt<1>, pcadd : UInt<1>, branch : UInt<1>, jump : UInt<1>, pcfromalu : UInt<1>}, mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.sext <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.maskmode <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.taken <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memwrite <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memread <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.pcfromalu <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.jump <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.branch <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.pcadd <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.alusrc <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.aluop <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.itype <= UInt<1>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.regwrite <= _T_1.wb_ctrl.regwrite @[stage-register.scala 52:9]
      reg.wb_ctrl.toreg <= _T_1.wb_ctrl.toreg @[stage-register.scala 52:9]
      reg.mem_ctrl.sext <= _T_1.mem_ctrl.sext @[stage-register.scala 52:9]
      reg.mem_ctrl.maskmode <= _T_1.mem_ctrl.maskmode @[stage-register.scala 52:9]
      reg.mem_ctrl.taken <= _T_1.mem_ctrl.taken @[stage-register.scala 52:9]
      reg.mem_ctrl.memwrite <= _T_1.mem_ctrl.memwrite @[stage-register.scala 52:9]
      reg.mem_ctrl.memread <= _T_1.mem_ctrl.memread @[stage-register.scala 52:9]
      reg.ex_ctrl.pcfromalu <= _T_1.ex_ctrl.pcfromalu @[stage-register.scala 52:9]
      reg.ex_ctrl.jump <= _T_1.ex_ctrl.jump @[stage-register.scala 52:9]
      reg.ex_ctrl.branch <= _T_1.ex_ctrl.branch @[stage-register.scala 52:9]
      reg.ex_ctrl.pcadd <= _T_1.ex_ctrl.pcadd @[stage-register.scala 52:9]
      reg.ex_ctrl.alusrc <= _T_1.ex_ctrl.alusrc @[stage-register.scala 52:9]
      reg.ex_ctrl.aluop <= _T_1.ex_ctrl.aluop @[stage-register.scala 52:9]
      reg.ex_ctrl.itype <= _T_1.ex_ctrl.itype @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {writereg : UInt<5>, readdata2 : UInt<32>, aluresult : UInt<32>, nextpc : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {writereg : UInt<5>, readdata2 : UInt<32>, aluresult : UInt<32>, nextpc : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>}}
    
    io.data.pcplusfour is invalid @[stage-register.scala 41:6]
    io.data.imm is invalid @[stage-register.scala 41:6]
    io.data.nextpc is invalid @[stage-register.scala 41:6]
    io.data.aluresult is invalid @[stage-register.scala 41:6]
    io.data.readdata2 is invalid @[stage-register.scala 41:6]
    io.data.writereg is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.pcplusfour is invalid @[stage-register.scala 41:6]
    io.in.imm is invalid @[stage-register.scala 41:6]
    io.in.nextpc is invalid @[stage-register.scala 41:6]
    io.in.aluresult is invalid @[stage-register.scala 41:6]
    io.in.readdata2 is invalid @[stage-register.scala 41:6]
    io.in.writereg is invalid @[stage-register.scala 41:6]
    wire _T : {writereg : UInt<5>, readdata2 : UInt<32>, aluresult : UInt<32>, nextpc : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>} @[stage-register.scala 43:35]
    _T.pcplusfour <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.imm <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.nextpc <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.aluresult <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.readdata2 <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.writereg <= UInt<5>("h00") @[stage-register.scala 43:35]
    reg reg : {writereg : UInt<5>, readdata2 : UInt<32>, aluresult : UInt<32>, nextpc : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.pcplusfour <= reg.pcplusfour @[stage-register.scala 45:11]
    io.data.imm <= reg.imm @[stage-register.scala 45:11]
    io.data.nextpc <= reg.nextpc @[stage-register.scala 45:11]
    io.data.aluresult <= reg.aluresult @[stage-register.scala 45:11]
    io.data.readdata2 <= reg.readdata2 @[stage-register.scala 45:11]
    io.data.writereg <= reg.writereg @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.pcplusfour <= io.in.pcplusfour @[stage-register.scala 48:9]
      reg.imm <= io.in.imm @[stage-register.scala 48:9]
      reg.nextpc <= io.in.nextpc @[stage-register.scala 48:9]
      reg.aluresult <= io.in.aluresult @[stage-register.scala 48:9]
      reg.readdata2 <= io.in.readdata2 @[stage-register.scala 48:9]
      reg.writereg <= io.in.writereg @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {writereg : UInt<5>, readdata2 : UInt<32>, aluresult : UInt<32>, nextpc : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>} @[stage-register.scala 52:25]
      _T_1.pcplusfour <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.imm <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.nextpc <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.aluresult <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.readdata2 <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.writereg <= UInt<5>("h00") @[stage-register.scala 52:25]
      reg.pcplusfour <= _T_1.pcplusfour @[stage-register.scala 52:9]
      reg.imm <= _T_1.imm @[stage-register.scala 52:9]
      reg.nextpc <= _T_1.nextpc @[stage-register.scala 52:9]
      reg.aluresult <= _T_1.aluresult @[stage-register.scala 52:9]
      reg.readdata2 <= _T_1.readdata2 @[stage-register.scala 52:9]
      reg.writereg <= _T_1.writereg @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}}
    
    io.data.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.sext is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.maskmode is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.taken is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memwrite is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memread is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.sext is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.maskmode is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.taken is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memwrite is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memread is invalid @[stage-register.scala 41:6]
    wire _T : {mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.sext <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.maskmode <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.taken <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memwrite <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memread <= UInt<1>("h00") @[stage-register.scala 43:35]
    reg reg : {mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.regwrite <= reg.wb_ctrl.regwrite @[stage-register.scala 45:11]
    io.data.wb_ctrl.toreg <= reg.wb_ctrl.toreg @[stage-register.scala 45:11]
    io.data.mem_ctrl.sext <= reg.mem_ctrl.sext @[stage-register.scala 45:11]
    io.data.mem_ctrl.maskmode <= reg.mem_ctrl.maskmode @[stage-register.scala 45:11]
    io.data.mem_ctrl.taken <= reg.mem_ctrl.taken @[stage-register.scala 45:11]
    io.data.mem_ctrl.memwrite <= reg.mem_ctrl.memwrite @[stage-register.scala 45:11]
    io.data.mem_ctrl.memread <= reg.mem_ctrl.memread @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.regwrite <= io.in.wb_ctrl.regwrite @[stage-register.scala 48:9]
      reg.wb_ctrl.toreg <= io.in.wb_ctrl.toreg @[stage-register.scala 48:9]
      reg.mem_ctrl.sext <= io.in.mem_ctrl.sext @[stage-register.scala 48:9]
      reg.mem_ctrl.maskmode <= io.in.mem_ctrl.maskmode @[stage-register.scala 48:9]
      reg.mem_ctrl.taken <= io.in.mem_ctrl.taken @[stage-register.scala 48:9]
      reg.mem_ctrl.memwrite <= io.in.mem_ctrl.memwrite @[stage-register.scala 48:9]
      reg.mem_ctrl.memread <= io.in.mem_ctrl.memread @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {mem_ctrl : {memread : UInt<1>, memwrite : UInt<1>, taken : UInt<1>, maskmode : UInt<2>, sext : UInt<1>}, wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.sext <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.maskmode <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.taken <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memwrite <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memread <= UInt<1>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.regwrite <= _T_1.wb_ctrl.regwrite @[stage-register.scala 52:9]
      reg.wb_ctrl.toreg <= _T_1.wb_ctrl.toreg @[stage-register.scala 52:9]
      reg.mem_ctrl.sext <= _T_1.mem_ctrl.sext @[stage-register.scala 52:9]
      reg.mem_ctrl.maskmode <= _T_1.mem_ctrl.maskmode @[stage-register.scala 52:9]
      reg.mem_ctrl.taken <= _T_1.mem_ctrl.taken @[stage-register.scala 52:9]
      reg.mem_ctrl.memwrite <= _T_1.mem_ctrl.memwrite @[stage-register.scala 52:9]
      reg.mem_ctrl.memread <= _T_1.mem_ctrl.memread @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {writereg : UInt<5>, aluresult : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>, readdata : UInt<32>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {writereg : UInt<5>, aluresult : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>, readdata : UInt<32>}}
    
    io.data.readdata is invalid @[stage-register.scala 41:6]
    io.data.pcplusfour is invalid @[stage-register.scala 41:6]
    io.data.imm is invalid @[stage-register.scala 41:6]
    io.data.aluresult is invalid @[stage-register.scala 41:6]
    io.data.writereg is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.readdata is invalid @[stage-register.scala 41:6]
    io.in.pcplusfour is invalid @[stage-register.scala 41:6]
    io.in.imm is invalid @[stage-register.scala 41:6]
    io.in.aluresult is invalid @[stage-register.scala 41:6]
    io.in.writereg is invalid @[stage-register.scala 41:6]
    wire _T : {writereg : UInt<5>, aluresult : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>, readdata : UInt<32>} @[stage-register.scala 43:35]
    _T.readdata <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.pcplusfour <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.imm <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.aluresult <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.writereg <= UInt<5>("h00") @[stage-register.scala 43:35]
    reg reg : {writereg : UInt<5>, aluresult : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>, readdata : UInt<32>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.readdata <= reg.readdata @[stage-register.scala 45:11]
    io.data.pcplusfour <= reg.pcplusfour @[stage-register.scala 45:11]
    io.data.imm <= reg.imm @[stage-register.scala 45:11]
    io.data.aluresult <= reg.aluresult @[stage-register.scala 45:11]
    io.data.writereg <= reg.writereg @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.readdata <= io.in.readdata @[stage-register.scala 48:9]
      reg.pcplusfour <= io.in.pcplusfour @[stage-register.scala 48:9]
      reg.imm <= io.in.imm @[stage-register.scala 48:9]
      reg.aluresult <= io.in.aluresult @[stage-register.scala 48:9]
      reg.writereg <= io.in.writereg @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {writereg : UInt<5>, aluresult : UInt<32>, imm : UInt<32>, pcplusfour : UInt<32>, readdata : UInt<32>} @[stage-register.scala 52:25]
      _T_1.readdata <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.pcplusfour <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.imm <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.aluresult <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.writereg <= UInt<5>("h00") @[stage-register.scala 52:25]
      reg.readdata <= _T_1.readdata @[stage-register.scala 52:9]
      reg.pcplusfour <= _T_1.pcplusfour @[stage-register.scala 52:9]
      reg.imm <= _T_1.imm @[stage-register.scala 52:9]
      reg.aluresult <= _T_1.aluresult @[stage-register.scala 52:9]
      reg.writereg <= _T_1.writereg @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}}
    
    io.data.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.regwrite is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.toreg is invalid @[stage-register.scala 41:6]
    wire _T : {wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 43:35]
    reg reg : {wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.regwrite <= reg.wb_ctrl.regwrite @[stage-register.scala 45:11]
    io.data.wb_ctrl.toreg <= reg.wb_ctrl.toreg @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.regwrite <= io.in.wb_ctrl.regwrite @[stage-register.scala 48:9]
      reg.wb_ctrl.toreg <= io.in.wb_ctrl.toreg @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {wb_ctrl : {toreg : UInt<2>, regwrite : UInt<1>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.regwrite <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.toreg <= UInt<2>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.regwrite <= _T_1.wb_ctrl.regwrite @[stage-register.scala 52:9]
      reg.wb_ctrl.toreg <= _T_1.wb_ctrl.toreg @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module PipelinedCPU : 
    input clock : Clock
    input reset : Reset
    output io : {flip imem : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<32>, ready : UInt<1>}, flip dmem : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<32>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<32>}}
    
    reg pc : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[cpu.scala 104:27]
    inst control of Control @[cpu.scala 105:26]
    control.clock <= clock
    control.reset <= reset
    inst registers of RegisterFile @[cpu.scala 106:26]
    registers.clock <= clock
    registers.reset <= reset
    inst aluControl of ALUControl @[cpu.scala 107:26]
    aluControl.clock <= clock
    aluControl.reset <= reset
    inst alu of ALU @[cpu.scala 108:26]
    alu.clock <= clock
    alu.reset <= reset
    inst immGen of ImmediateGenerator @[cpu.scala 109:26]
    immGen.clock <= clock
    immGen.reset <= reset
    inst pcPlusFour of Adder @[cpu.scala 110:26]
    pcPlusFour.clock <= clock
    pcPlusFour.reset <= reset
    inst branchAdd of Adder_1 @[cpu.scala 111:26]
    branchAdd.clock <= clock
    branchAdd.reset <= reset
    inst forwarding of ForwardingUnit @[cpu.scala 112:26]
    forwarding.clock <= clock
    forwarding.reset <= reset
    inst hazard of HazardUnit @[cpu.scala 113:26]
    hazard.clock <= clock
    hazard.reset <= reset
    reg value : UInt<30>, clock with : (reset => (reset, UInt<30>("h00"))) @[Counter.scala 29:33]
    when UInt<1>("h01") : @[Counter.scala 71:17]
      node _T = eq(value, UInt<30>("h03fffffff")) @[Counter.scala 37:24]
      node _T_1 = add(value, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_2 = tail(_T_1, 1) @[Counter.scala 38:22]
      value <= _T_2 @[Counter.scala 38:13]
      skip @[Counter.scala 71:17]
    node _T_3 = and(UInt<1>("h01"), _T) @[Counter.scala 72:20]
    inst if_id of StageReg @[cpu.scala 117:27]
    if_id.clock <= clock
    if_id.reset <= reset
    inst id_ex of StageReg_1 @[cpu.scala 119:27]
    id_ex.clock <= clock
    id_ex.reset <= reset
    inst id_ex_ctrl of StageReg_2 @[cpu.scala 120:27]
    id_ex_ctrl.clock <= clock
    id_ex_ctrl.reset <= reset
    inst ex_mem of StageReg_3 @[cpu.scala 122:27]
    ex_mem.clock <= clock
    ex_mem.reset <= reset
    inst ex_mem_ctrl of StageReg_4 @[cpu.scala 123:27]
    ex_mem_ctrl.clock <= clock
    ex_mem_ctrl.reset <= reset
    inst mem_wb of StageReg_5 @[cpu.scala 125:27]
    mem_wb.clock <= clock
    mem_wb.reset <= reset
    inst mem_wb_ctrl of StageReg_6 @[cpu.scala 128:27]
    mem_wb_ctrl.clock <= clock
    mem_wb_ctrl.reset <= reset
    wire next_pc : UInt @[cpu.scala 133:26]
    wire write_data : UInt @[cpu.scala 137:24]
    node _T_4 = mux(hazard.io.pcfromtaken, next_pc, pcPlusFour.io.result) @[cpu.scala 146:15]
    node _T_5 = mux(hazard.io.pcstall, pc, _T_4) @[cpu.scala 145:12]
    pc <= _T_5 @[cpu.scala 145:6]
    io.imem.address <= pc @[cpu.scala 149:19]
    node _T_6 = eq(hazard.io.if_id_stall, UInt<1>("h00")) @[cpu.scala 153:20]
    io.imem.valid <= _T_6 @[cpu.scala 153:17]
    pcPlusFour.io.inputx <= pc @[cpu.scala 156:24]
    pcPlusFour.io.inputy <= UInt<3>("h04") @[cpu.scala 157:24]
    node _T_7 = eq(hazard.io.if_id_stall, UInt<1>("h00")) @[cpu.scala 161:21]
    if_id.io.valid <= _T_7 @[cpu.scala 161:18]
    if_id.io.in.instruction <= io.imem.instruction @[cpu.scala 164:27]
    if_id.io.in.pc <= pc @[cpu.scala 165:27]
    if_id.io.in.pcplusfour <= pcPlusFour.io.result @[cpu.scala 166:27]
    if_id.io.flush <= hazard.io.if_id_flush @[cpu.scala 168:19]
    node rs1 = bits(if_id.io.data.instruction, 19, 15) @[cpu.scala 174:38]
    node rs2 = bits(if_id.io.data.instruction, 24, 20) @[cpu.scala 175:38]
    hazard.io.rs1 <= rs1 @[cpu.scala 178:17]
    hazard.io.rs2 <= rs2 @[cpu.scala 179:17]
    node _T_8 = bits(if_id.io.data.instruction, 6, 0) @[cpu.scala 182:49]
    control.io.opcode <= _T_8 @[cpu.scala 182:21]
    registers.io.readreg1 <= rs1 @[cpu.scala 185:25]
    registers.io.readreg2 <= rs2 @[cpu.scala 186:25]
    immGen.io.instruction <= if_id.io.data.instruction @[cpu.scala 189:25]
    id_ex.io.valid <= UInt<1>("h01") @[cpu.scala 192:18]
    id_ex.io.flush <= UInt<1>("h00") @[cpu.scala 194:18]
    node _T_9 = bits(if_id.io.data.instruction, 11, 7) @[cpu.scala 196:54]
    id_ex.io.in.writereg <= _T_9 @[cpu.scala 196:26]
    id_ex.io.in.rs1 <= rs1 @[cpu.scala 197:26]
    id_ex.io.in.rs2 <= rs2 @[cpu.scala 198:26]
    node _T_10 = bits(if_id.io.data.instruction, 31, 25) @[cpu.scala 199:54]
    id_ex.io.in.funct7 <= _T_10 @[cpu.scala 199:26]
    node _T_11 = bits(if_id.io.data.instruction, 14, 12) @[cpu.scala 200:54]
    id_ex.io.in.funct3 <= _T_11 @[cpu.scala 200:26]
    id_ex.io.in.imm <= immGen.io.sextImm @[cpu.scala 201:26]
    id_ex.io.in.readdata2 <= registers.io.readdata2 @[cpu.scala 202:26]
    id_ex.io.in.readdata1 <= registers.io.readdata1 @[cpu.scala 203:26]
    id_ex.io.in.pc <= if_id.io.data.pc @[cpu.scala 204:26]
    id_ex.io.in.pcplusfour <= if_id.io.data.pcplusfour @[cpu.scala 205:26]
    id_ex_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 208:23]
    id_ex_ctrl.io.in.ex_ctrl.aluop <= control.io.aluop @[cpu.scala 210:38]
    id_ex_ctrl.io.in.ex_ctrl.itype <= control.io.itype @[cpu.scala 211:38]
    id_ex_ctrl.io.in.ex_ctrl.alusrc <= control.io.alusrc @[cpu.scala 212:38]
    id_ex_ctrl.io.in.ex_ctrl.pcadd <= control.io.pcadd @[cpu.scala 213:38]
    id_ex_ctrl.io.in.ex_ctrl.branch <= control.io.branch @[cpu.scala 214:38]
    id_ex_ctrl.io.in.ex_ctrl.jump <= control.io.jump @[cpu.scala 215:38]
    id_ex_ctrl.io.in.ex_ctrl.pcfromalu <= control.io.pcfromalu @[cpu.scala 216:38]
    id_ex_ctrl.io.in.mem_ctrl.memread <= control.io.memread @[cpu.scala 219:38]
    id_ex_ctrl.io.in.mem_ctrl.memwrite <= control.io.memwrite @[cpu.scala 220:38]
    node _T_12 = bits(if_id.io.data.instruction, 13, 12) @[cpu.scala 221:66]
    id_ex_ctrl.io.in.mem_ctrl.maskmode <= _T_12 @[cpu.scala 221:38]
    node _T_13 = bits(if_id.io.data.instruction, 14, 14) @[cpu.scala 222:67]
    node _T_14 = not(_T_13) @[cpu.scala 222:41]
    id_ex_ctrl.io.in.mem_ctrl.sext <= _T_14 @[cpu.scala 222:38]
    id_ex_ctrl.io.in.mem_ctrl.taken <= UInt<1>("h00") @[cpu.scala 223:38]
    id_ex_ctrl.io.in.wb_ctrl.toreg <= control.io.toreg @[cpu.scala 226:38]
    id_ex_ctrl.io.in.wb_ctrl.regwrite <= control.io.regwrite @[cpu.scala 227:38]
    id_ex_ctrl.io.flush <= hazard.io.id_ex_flush @[cpu.scala 231:23]
    hazard.io.idex_memread <= id_ex_ctrl.io.data.mem_ctrl.memread @[cpu.scala 238:26]
    hazard.io.idex_rd <= id_ex.io.data.writereg @[cpu.scala 239:26]
    forwarding.io.rs1 <= id_ex.io.data.rs1 @[cpu.scala 242:21]
    forwarding.io.rs2 <= id_ex.io.data.rs2 @[cpu.scala 243:21]
    aluControl.io.aluop <= id_ex_ctrl.io.data.ex_ctrl.aluop @[cpu.scala 246:27]
    aluControl.io.itype <= id_ex_ctrl.io.data.ex_ctrl.itype @[cpu.scala 247:27]
    aluControl.io.funct7 <= id_ex.io.data.funct7 @[cpu.scala 248:27]
    aluControl.io.funct3 <= id_ex.io.data.funct3 @[cpu.scala 249:27]
    wire forward_inputx : UInt<32> @[cpu.scala 252:28]
    node _T_15 = eq(forwarding.io.forwardA, UInt<1>("h00")) @[cpu.scala 254:52]
    node _T_16 = eq(forwarding.io.forwardA, UInt<1>("h01")) @[cpu.scala 255:52]
    node _T_17 = eq(forwarding.io.forwardA, UInt<2>("h02")) @[cpu.scala 256:52]
    node _T_18 = eq(forwarding.io.forwardA, UInt<2>("h03")) @[cpu.scala 257:52]
    node _T_19 = mux(_T_18, ex_mem.io.data.imm, UInt<1>("h00")) @[Mux.scala 87:16]
    node _T_20 = mux(_T_17, write_data, _T_19) @[Mux.scala 87:16]
    node _T_21 = mux(_T_16, ex_mem.io.data.aluresult, _T_20) @[Mux.scala 87:16]
    node _T_22 = mux(_T_15, id_ex.io.data.readdata1, _T_21) @[Mux.scala 87:16]
    forward_inputx <= _T_22 @[cpu.scala 253:19]
    wire alu_inputx : UInt<32> @[cpu.scala 259:24]
    node _T_23 = mux(id_ex_ctrl.io.data.ex_ctrl.pcadd, id_ex.io.data.pc, forward_inputx) @[cpu.scala 261:20]
    alu_inputx <= _T_23 @[cpu.scala 261:14]
    alu.io.inputx <= alu_inputx @[cpu.scala 263:17]
    node _T_24 = eq(forwarding.io.forwardB, UInt<1>("h00")) @[cpu.scala 267:52]
    node _T_25 = eq(forwarding.io.forwardB, UInt<1>("h01")) @[cpu.scala 268:52]
    node _T_26 = eq(forwarding.io.forwardB, UInt<2>("h02")) @[cpu.scala 269:52]
    node _T_27 = eq(forwarding.io.forwardB, UInt<2>("h03")) @[cpu.scala 270:52]
    node _T_28 = mux(_T_27, ex_mem.io.data.imm, UInt<1>("h00")) @[Mux.scala 87:16]
    node _T_29 = mux(_T_26, write_data, _T_28) @[Mux.scala 87:16]
    node _T_30 = mux(_T_25, ex_mem.io.data.aluresult, _T_29) @[Mux.scala 87:16]
    node forward_inputy = mux(_T_24, id_ex.io.data.readdata2, _T_30) @[Mux.scala 87:16]
    wire alu_inputy : UInt<32> @[cpu.scala 272:24]
    alu_inputy <= forward_inputy @[cpu.scala 273:14]
    node _T_31 = mux(id_ex_ctrl.io.data.ex_ctrl.alusrc, id_ex.io.data.imm, alu_inputy) @[cpu.scala 276:23]
    alu.io.inputy <= _T_31 @[cpu.scala 276:17]
    alu.io.operation <= aluControl.io.operation @[cpu.scala 279:20]
    branchAdd.io.inputx <= id_ex.io.data.pc @[cpu.scala 282:23]
    branchAdd.io.inputy <= id_ex.io.data.imm @[cpu.scala 283:23]
    ex_mem.io.valid <= UInt<1>("h01") @[cpu.scala 286:19]
    ex_mem.io.flush <= UInt<1>("h00") @[cpu.scala 288:19]
    ex_mem.io.in.readdata2 <= alu_inputy @[cpu.scala 290:27]
    ex_mem.io.in.aluresult <= alu.io.result @[cpu.scala 291:27]
    ex_mem.io.in.writereg <= id_ex.io.data.writereg @[cpu.scala 292:27]
    ex_mem.io.in.pcplusfour <= id_ex.io.data.pcplusfour @[cpu.scala 293:27]
    ex_mem.io.in.imm <= id_ex.io.data.imm @[cpu.scala 294:27]
    ex_mem_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 297:30]
    ex_mem_ctrl.io.in.mem_ctrl.sext <= id_ex_ctrl.io.data.mem_ctrl.sext @[cpu.scala 298:30]
    ex_mem_ctrl.io.in.mem_ctrl.maskmode <= id_ex_ctrl.io.data.mem_ctrl.maskmode @[cpu.scala 298:30]
    ex_mem_ctrl.io.in.mem_ctrl.taken <= id_ex_ctrl.io.data.mem_ctrl.taken @[cpu.scala 298:30]
    ex_mem_ctrl.io.in.mem_ctrl.memwrite <= id_ex_ctrl.io.data.mem_ctrl.memwrite @[cpu.scala 298:30]
    ex_mem_ctrl.io.in.mem_ctrl.memread <= id_ex_ctrl.io.data.mem_ctrl.memread @[cpu.scala 298:30]
    ex_mem_ctrl.io.in.wb_ctrl.regwrite <= id_ex_ctrl.io.data.wb_ctrl.regwrite @[cpu.scala 299:30]
    ex_mem_ctrl.io.in.wb_ctrl.toreg <= id_ex_ctrl.io.data.wb_ctrl.toreg @[cpu.scala 299:30]
    node _T_32 = mux(id_ex_ctrl.io.data.ex_ctrl.pcfromalu, alu.io.result, branchAdd.io.result) @[cpu.scala 302:29]
    ex_mem.io.in.nextpc <= _T_32 @[cpu.scala 302:23]
    node _T_33 = bits(alu.io.result, 0, 0) @[cpu.scala 304:95]
    node _T_34 = and(id_ex_ctrl.io.data.ex_ctrl.branch, _T_33) @[cpu.scala 304:79]
    node _T_35 = or(id_ex_ctrl.io.data.ex_ctrl.jump, _T_34) @[cpu.scala 304:41]
    when _T_35 : @[cpu.scala 304:101]
      ex_mem_ctrl.io.in.mem_ctrl.taken <= UInt<1>("h01") @[cpu.scala 305:39]
      skip @[cpu.scala 304:101]
    else : @[cpu.scala 306:16]
      ex_mem_ctrl.io.in.mem_ctrl.taken <= UInt<1>("h00") @[cpu.scala 308:39]
      skip @[cpu.scala 306:16]
    ex_mem_ctrl.io.flush <= hazard.io.ex_mem_flush @[cpu.scala 312:24]
    io.dmem.address <= ex_mem.io.data.aluresult @[cpu.scala 319:21]
    io.dmem.writedata <= ex_mem.io.data.readdata2 @[cpu.scala 320:21]
    io.dmem.memread <= ex_mem_ctrl.io.data.mem_ctrl.memread @[cpu.scala 321:21]
    io.dmem.memwrite <= ex_mem_ctrl.io.data.mem_ctrl.memwrite @[cpu.scala 322:21]
    io.dmem.maskmode <= ex_mem_ctrl.io.data.mem_ctrl.maskmode @[cpu.scala 323:21]
    io.dmem.sext <= ex_mem_ctrl.io.data.mem_ctrl.sext @[cpu.scala 324:21]
    node _T_36 = or(io.dmem.memread, io.dmem.memwrite) @[cpu.scala 327:37]
    io.dmem.valid <= _T_36 @[cpu.scala 327:17]
    next_pc <= ex_mem.io.data.nextpc @[cpu.scala 330:11]
    hazard.io.exmem_taken <= ex_mem_ctrl.io.data.mem_ctrl.taken @[cpu.scala 333:25]
    forwarding.io.exmemrd <= ex_mem.io.data.writereg @[cpu.scala 336:29]
    forwarding.io.exmemrw <= ex_mem_ctrl.io.data.wb_ctrl.regwrite @[cpu.scala 337:29]
    node _T_37 = eq(ex_mem_ctrl.io.data.wb_ctrl.toreg, UInt<1>("h01")) @[cpu.scala 338:67]
    forwarding.io.exmembypass <= _T_37 @[cpu.scala 338:29]
    mem_wb.io.valid <= UInt<1>("h01") @[cpu.scala 341:19]
    mem_wb.io.flush <= UInt<1>("h00") @[cpu.scala 343:19]
    mem_wb.io.in.writereg <= ex_mem.io.data.writereg @[cpu.scala 345:27]
    mem_wb.io.in.aluresult <= ex_mem.io.data.aluresult @[cpu.scala 346:27]
    mem_wb.io.in.pcplusfour <= ex_mem.io.data.pcplusfour @[cpu.scala 347:27]
    mem_wb.io.in.readdata <= io.dmem.readdata @[cpu.scala 348:27]
    mem_wb.io.in.imm <= ex_mem.io.data.imm @[cpu.scala 349:27]
    mem_wb_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 352:30]
    mem_wb_ctrl.io.flush <= UInt<1>("h00") @[cpu.scala 354:30]
    mem_wb_ctrl.io.in.wb_ctrl.regwrite <= ex_mem_ctrl.io.data.wb_ctrl.regwrite @[cpu.scala 355:30]
    mem_wb_ctrl.io.in.wb_ctrl.toreg <= ex_mem_ctrl.io.data.wb_ctrl.toreg @[cpu.scala 355:30]
    node _T_38 = eq(mem_wb_ctrl.io.data.wb_ctrl.toreg, UInt<1>("h00")) @[cpu.scala 363:63]
    node _T_39 = eq(mem_wb_ctrl.io.data.wb_ctrl.toreg, UInt<1>("h01")) @[cpu.scala 364:63]
    node _T_40 = eq(mem_wb_ctrl.io.data.wb_ctrl.toreg, UInt<2>("h02")) @[cpu.scala 365:63]
    node _T_41 = eq(mem_wb_ctrl.io.data.wb_ctrl.toreg, UInt<2>("h03")) @[cpu.scala 366:63]
    node _T_42 = mux(_T_41, mem_wb.io.data.readdata, UInt<1>("h00")) @[Mux.scala 87:16]
    node _T_43 = mux(_T_40, mem_wb.io.data.pcplusfour, _T_42) @[Mux.scala 87:16]
    node _T_44 = mux(_T_39, mem_wb.io.data.imm, _T_43) @[Mux.scala 87:16]
    node _T_45 = mux(_T_38, mem_wb.io.data.aluresult, _T_44) @[Mux.scala 87:16]
    write_data <= _T_45 @[cpu.scala 362:14]
    registers.io.writedata <= write_data @[cpu.scala 369:26]
    registers.io.writereg <= mem_wb.io.data.writereg @[cpu.scala 370:26]
    node _T_46 = neq(mem_wb.io.data.writereg, UInt<1>("h00")) @[cpu.scala 371:94]
    node _T_47 = and(mem_wb_ctrl.io.data.wb_ctrl.regwrite, _T_46) @[cpu.scala 371:66]
    registers.io.wen <= _T_47 @[cpu.scala 371:26]
    forwarding.io.memwbrd <= mem_wb.io.data.writereg @[cpu.scala 374:25]
    forwarding.io.memwbrw <= mem_wb_ctrl.io.data.wb_ctrl.regwrite @[cpu.scala 375:25]
    
  module DualPortedCombinMemory : 
    input clock : Clock
    input reset : Reset
    output io : {imem : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<32>, writedata : UInt<32>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<32>, writedata : UInt<32>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    io.imem.request.bits.operation is invalid @[base-memory-components.scala 32:19]
    io.imem.request.bits.writedata is invalid @[base-memory-components.scala 32:19]
    io.imem.request.bits.address is invalid @[base-memory-components.scala 32:19]
    io.imem.request.valid is invalid @[base-memory-components.scala 32:19]
    io.imem.request.ready is invalid @[base-memory-components.scala 32:19]
    io.dmem.request.bits.operation is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.bits.writedata is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.bits.address is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.valid is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.ready is invalid @[base-memory-components.scala 33:19]
    wire _T : {valid : UInt<1>, bits : {data : UInt<32>}} @[base-memory-components.scala 36:35]
    _T.bits.data <= UInt<32>("h00") @[base-memory-components.scala 36:35]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 36:35]
    io.imem.response.bits.data <= _T.bits.data @[base-memory-components.scala 36:20]
    io.imem.response.valid <= _T.valid @[base-memory-components.scala 36:20]
    wire _T_1 : {valid : UInt<1>, bits : {data : UInt<32>}} @[base-memory-components.scala 37:35]
    _T_1.bits.data <= UInt<32>("h00") @[base-memory-components.scala 37:35]
    _T_1.valid <= UInt<1>("h00") @[base-memory-components.scala 37:35]
    io.dmem.response.bits.data <= _T_1.bits.data @[base-memory-components.scala 37:20]
    io.dmem.response.valid <= _T_1.valid @[base-memory-components.scala 37:20]
    cmem memory : UInt<32>[16384] @[base-memory-components.scala 39:19]
    io.imem.response.valid <= UInt<1>("h00") @[memory.scala 17:27]
    io.imem.request.ready <= UInt<1>("h01") @[memory.scala 19:26]
    when io.imem.request.valid : @[memory.scala 25:32]
      node _T_2 = eq(io.imem.request.bits.operation, UInt<1>("h00")) @[memory.scala 30:30]
      node _T_3 = asUInt(reset) @[memory.scala 30:11]
      node _T_4 = or(_T_2, _T_3) @[memory.scala 30:11]
      node _T_5 = eq(_T_4, UInt<1>("h00")) @[memory.scala 30:11]
      when _T_5 : @[memory.scala 30:11]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:30 assert(request.operation === Read)\n") @[memory.scala 30:11]
        stop(clock, UInt<1>(1), 1) @[memory.scala 30:11]
        skip @[memory.scala 30:11]
      node _T_6 = lt(io.imem.request.bits.address, UInt<17>("h010000")) @[memory.scala 35:27]
      when _T_6 : @[memory.scala 35:37]
        io.imem.response.valid <= UInt<1>("h01") @[memory.scala 36:30]
        node _T_7 = shr(io.imem.request.bits.address, 2) @[memory.scala 37:60]
        node _T_8 = bits(_T_7, 13, 0) @[memory.scala 37:43]
        infer mport _T_9 = memory[_T_8], clock @[memory.scala 37:43]
        io.imem.response.bits.data <= _T_9 @[memory.scala 37:34]
        skip @[memory.scala 35:37]
      else : @[memory.scala 38:18]
        io.imem.response.valid <= UInt<1>("h00") @[memory.scala 39:30]
        skip @[memory.scala 38:18]
      skip @[memory.scala 25:32]
    else : @[memory.scala 41:16]
      io.imem.response.valid <= UInt<1>("h00") @[memory.scala 42:28]
      skip @[memory.scala 41:16]
    io.dmem.response.valid <= UInt<1>("h00") @[memory.scala 17:27]
    io.dmem.request.ready <= UInt<1>("h01") @[memory.scala 19:26]
    when io.dmem.request.valid : @[memory.scala 52:32]
      node _T_10 = neq(io.dmem.request.bits.operation, UInt<1>("h01")) @[memory.scala 56:31]
      node _T_11 = asUInt(reset) @[memory.scala 56:12]
      node _T_12 = or(_T_10, _T_11) @[memory.scala 56:12]
      node _T_13 = eq(_T_12, UInt<1>("h00")) @[memory.scala 56:12]
      when _T_13 : @[memory.scala 56:12]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:56 assert (request.operation =/= Write)\n") @[memory.scala 56:12]
        stop(clock, UInt<1>(1), 1) @[memory.scala 56:12]
        skip @[memory.scala 56:12]
      node _T_14 = lt(io.dmem.request.bits.address, UInt<17>("h010000")) @[memory.scala 58:29]
      node _T_15 = asUInt(reset) @[memory.scala 58:12]
      node _T_16 = or(_T_14, _T_15) @[memory.scala 58:12]
      node _T_17 = eq(_T_16, UInt<1>("h00")) @[memory.scala 58:12]
      when _T_17 : @[memory.scala 58:12]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:58 assert (request.address < size.U)\n") @[memory.scala 58:12]
        stop(clock, UInt<1>(1), 1) @[memory.scala 58:12]
        skip @[memory.scala 58:12]
      node _T_18 = shr(io.dmem.request.bits.address, 2) @[memory.scala 61:58]
      node _T_19 = bits(_T_18, 13, 0) @[memory.scala 61:46]
      read mport _T_20 = memory[_T_19], clock @[memory.scala 61:46]
      io.dmem.response.bits.data <= _T_20 @[memory.scala 61:32]
      io.dmem.response.valid <= UInt<1>("h01") @[memory.scala 62:28]
      node _T_21 = eq(io.dmem.request.bits.operation, UInt<2>("h02")) @[memory.scala 65:29]
      when _T_21 : @[memory.scala 65:44]
        node _T_22 = shr(io.dmem.request.bits.address, 2) @[memory.scala 66:25]
        node _T_23 = bits(_T_22, 13, 0) @[memory.scala 66:13]
        infer mport _T_24 = memory[_T_23], clock @[memory.scala 66:13]
        _T_24 <= io.dmem.request.bits.writedata @[memory.scala 66:31]
        skip @[memory.scala 65:44]
      skip @[memory.scala 52:32]
    else : @[memory.scala 68:16]
      io.dmem.response.valid <= UInt<1>("h00") @[memory.scala 69:28]
      skip @[memory.scala 68:16]
    
  module ICombinMemPort : 
    input clock : Clock
    input reset : Reset
    output io : {pipeline : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<32>, ready : UInt<1>}, flip bus : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<32>, writedata : UInt<32>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    wire _T : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<32>, ready : UInt<1>} @[base-memory-components.scala 52:31]
    _T.ready <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.instruction <= UInt<32>("h00") @[base-memory-components.scala 52:31]
    _T.good <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.address <= UInt<32>("h00") @[base-memory-components.scala 52:31]
    io.pipeline.ready <= _T.ready @[base-memory-components.scala 52:15]
    io.pipeline.instruction <= _T.instruction @[base-memory-components.scala 52:15]
    io.pipeline.good <= _T.good @[base-memory-components.scala 52:15]
    _T.valid <= io.pipeline.valid @[base-memory-components.scala 52:15]
    _T.address <= io.pipeline.address @[base-memory-components.scala 52:15]
    io.bus.response.bits.data is invalid @[base-memory-components.scala 57:15]
    io.bus.response.valid is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.operation is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.writedata is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.address is invalid @[base-memory-components.scala 57:15]
    io.bus.request.valid is invalid @[base-memory-components.scala 57:15]
    io.bus.request.ready is invalid @[base-memory-components.scala 57:15]
    when io.pipeline.valid : @[memory-combin-ports.scala 16:28]
      wire _T_1 : {address : UInt<32>, writedata : UInt<32>, operation : UInt<2>} @[memory-combin-ports.scala 17:23]
      _T_1.address <= io.pipeline.address @[memory-combin-ports.scala 18:23]
      _T_1.operation <= UInt<1>("h00") @[memory-combin-ports.scala 19:23]
      _T_1.writedata <= UInt<1>("h00") @[memory-combin-ports.scala 20:23]
      io.bus.request.bits.operation <= _T_1.operation @[memory-combin-ports.scala 22:26]
      io.bus.request.bits.writedata <= _T_1.writedata @[memory-combin-ports.scala 22:26]
      io.bus.request.bits.address <= _T_1.address @[memory-combin-ports.scala 22:26]
      io.bus.request.valid <= UInt<1>("h01") @[memory-combin-ports.scala 23:26]
      skip @[memory-combin-ports.scala 16:28]
    else : @[memory-combin-ports.scala 24:16]
      io.bus.request.valid <= UInt<1>("h00") @[memory-combin-ports.scala 25:26]
      skip @[memory-combin-ports.scala 24:16]
    io.pipeline.ready <= UInt<1>("h01") @[memory-combin-ports.scala 29:21]
    io.pipeline.good <= UInt<1>("h01") @[memory-combin-ports.scala 32:20]
    io.pipeline.instruction <= io.bus.response.bits.data @[memory-combin-ports.scala 33:27]
    
  module DCombinMemPort : 
    input clock : Clock
    input reset : Reset
    output io : {pipeline : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<32>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<32>}, flip bus : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<32>, writedata : UInt<32>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    wire _T : {flip address : UInt<32>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<32>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<32>} @[base-memory-components.scala 69:31]
    _T.readdata <= UInt<32>("h00") @[base-memory-components.scala 69:31]
    _T.sext <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.maskmode <= UInt<2>("h00") @[base-memory-components.scala 69:31]
    _T.memwrite <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.memread <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.writedata <= UInt<32>("h00") @[base-memory-components.scala 69:31]
    _T.good <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.address <= UInt<32>("h00") @[base-memory-components.scala 69:31]
    io.pipeline.readdata <= _T.readdata @[base-memory-components.scala 69:15]
    _T.sext <= io.pipeline.sext @[base-memory-components.scala 69:15]
    _T.maskmode <= io.pipeline.maskmode @[base-memory-components.scala 69:15]
    _T.memwrite <= io.pipeline.memwrite @[base-memory-components.scala 69:15]
    _T.memread <= io.pipeline.memread @[base-memory-components.scala 69:15]
    _T.writedata <= io.pipeline.writedata @[base-memory-components.scala 69:15]
    io.pipeline.good <= _T.good @[base-memory-components.scala 69:15]
    _T.valid <= io.pipeline.valid @[base-memory-components.scala 69:15]
    _T.address <= io.pipeline.address @[base-memory-components.scala 69:15]
    io.bus.response.bits.data is invalid @[base-memory-components.scala 74:15]
    io.bus.response.valid is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.operation is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.writedata is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.address is invalid @[base-memory-components.scala 74:15]
    io.bus.request.valid is invalid @[base-memory-components.scala 74:15]
    io.bus.request.ready is invalid @[base-memory-components.scala 74:15]
    io.pipeline.good <= io.bus.response.valid @[base-memory-components.scala 76:20]
    io.pipeline.good <= UInt<1>("h01") @[memory-combin-ports.scala 42:20]
    node _T_1 = or(io.pipeline.memread, io.pipeline.memwrite) @[memory-combin-ports.scala 44:51]
    node _T_2 = and(io.pipeline.valid, _T_1) @[memory-combin-ports.scala 44:27]
    when _T_2 : @[memory-combin-ports.scala 44:77]
      node _T_3 = and(io.pipeline.memread, io.pipeline.memwrite) @[memory-combin-ports.scala 46:34]
      node _T_4 = eq(_T_3, UInt<1>("h00")) @[memory-combin-ports.scala 46:12]
      node _T_5 = asUInt(reset) @[memory-combin-ports.scala 46:11]
      node _T_6 = or(_T_4, _T_5) @[memory-combin-ports.scala 46:11]
      node _T_7 = eq(_T_6, UInt<1>("h00")) @[memory-combin-ports.scala 46:11]
      when _T_7 : @[memory-combin-ports.scala 46:11]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory-combin-ports.scala:46 assert(!(io.pipeline.memread && io.pipeline.memwrite))\n") @[memory-combin-ports.scala 46:11]
        stop(clock, UInt<1>(1), 1) @[memory-combin-ports.scala 46:11]
        skip @[memory-combin-ports.scala 46:11]
      io.bus.request.bits.address <= io.pipeline.address @[memory-combin-ports.scala 48:33]
      io.bus.request.valid <= UInt<1>("h01") @[memory-combin-ports.scala 49:26]
      when io.pipeline.memwrite : @[memory-combin-ports.scala 51:33]
        io.bus.request.bits.operation <= UInt<2>("h02") @[memory-combin-ports.scala 60:37]
        skip @[memory-combin-ports.scala 51:33]
      else : @[memory-combin-ports.scala 61:18]
        io.bus.request.bits.operation <= UInt<1>("h00") @[memory-combin-ports.scala 63:37]
        skip @[memory-combin-ports.scala 61:18]
      skip @[memory-combin-ports.scala 44:77]
    else : @[memory-combin-ports.scala 65:16]
      io.bus.request.valid <= UInt<1>("h00") @[memory-combin-ports.scala 67:26]
      skip @[memory-combin-ports.scala 65:16]
    when io.bus.response.valid : @[memory-combin-ports.scala 71:32]
      when io.pipeline.memwrite : @[memory-combin-ports.scala 72:33]
        wire _T_8 : UInt<32> @[memory-combin-ports.scala 74:28]
        node _T_9 = neq(io.pipeline.maskmode, UInt<2>("h02")) @[memory-combin-ports.scala 77:34]
        when _T_9 : @[memory-combin-ports.scala 77:43]
          node _T_10 = bits(io.pipeline.address, 1, 0) @[memory-combin-ports.scala 79:42]
          wire _T_11 : UInt<32> @[memory-combin-ports.scala 80:29]
          _T_11 <= io.bus.response.bits.data @[memory-combin-ports.scala 82:18]
          node _T_12 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 85:36]
          when _T_12 : @[memory-combin-ports.scala 85:45]
            node _T_13 = eq(_T_10, UInt<1>("h00")) @[memory-combin-ports.scala 86:23]
            when _T_13 : @[memory-combin-ports.scala 86:32]
              node _T_14 = bits(_T_11, 31, 8) @[memory-combin-ports.scala 87:38]
              node _T_15 = bits(io.pipeline.writedata, 7, 0) @[memory-combin-ports.scala 87:67]
              node _T_16 = cat(_T_14, _T_15) @[Cat.scala 29:58]
              _T_8 <= _T_16 @[memory-combin-ports.scala 87:23]
              skip @[memory-combin-ports.scala 86:32]
            else : @[memory-combin-ports.scala 88:38]
              node _T_17 = eq(_T_10, UInt<1>("h01")) @[memory-combin-ports.scala 88:29]
              when _T_17 : @[memory-combin-ports.scala 88:38]
                node _T_18 = bits(_T_11, 31, 16) @[memory-combin-ports.scala 89:38]
                node _T_19 = bits(io.pipeline.writedata, 15, 8) @[memory-combin-ports.scala 89:72]
                node _T_20 = bits(_T_11, 7, 0) @[memory-combin-ports.scala 89:88]
                node _T_21 = cat(_T_19, _T_20) @[Cat.scala 29:58]
                node _T_22 = cat(_T_18, _T_21) @[Cat.scala 29:58]
                _T_8 <= _T_22 @[memory-combin-ports.scala 89:23]
                skip @[memory-combin-ports.scala 88:38]
              else : @[memory-combin-ports.scala 90:38]
                node _T_23 = eq(_T_10, UInt<2>("h02")) @[memory-combin-ports.scala 90:29]
                when _T_23 : @[memory-combin-ports.scala 90:38]
                  node _T_24 = bits(_T_11, 31, 24) @[memory-combin-ports.scala 91:38]
                  node _T_25 = bits(io.pipeline.writedata, 23, 16) @[memory-combin-ports.scala 91:72]
                  node _T_26 = bits(_T_11, 15, 0) @[memory-combin-ports.scala 91:88]
                  node _T_27 = cat(_T_25, _T_26) @[Cat.scala 29:58]
                  node _T_28 = cat(_T_24, _T_27) @[Cat.scala 29:58]
                  _T_8 <= _T_28 @[memory-combin-ports.scala 91:23]
                  skip @[memory-combin-ports.scala 90:38]
                else : @[memory-combin-ports.scala 92:23]
                  node _T_29 = bits(io.pipeline.writedata, 31, 24) @[memory-combin-ports.scala 93:51]
                  node _T_30 = bits(_T_11, 23, 0) @[memory-combin-ports.scala 93:68]
                  node _T_31 = cat(_T_29, _T_30) @[Cat.scala 29:58]
                  _T_8 <= _T_31 @[memory-combin-ports.scala 93:23]
                  skip @[memory-combin-ports.scala 92:23]
            skip @[memory-combin-ports.scala 85:45]
          else : @[memory-combin-ports.scala 95:22]
            node _T_32 = eq(_T_10, UInt<1>("h00")) @[memory-combin-ports.scala 96:24]
            when _T_32 : @[memory-combin-ports.scala 96:33]
              node _T_33 = bits(_T_11, 31, 16) @[memory-combin-ports.scala 97:38]
              node _T_34 = bits(io.pipeline.writedata, 15, 0) @[memory-combin-ports.scala 97:67]
              node _T_35 = cat(_T_33, _T_34) @[Cat.scala 29:58]
              _T_8 <= _T_35 @[memory-combin-ports.scala 97:23]
              skip @[memory-combin-ports.scala 96:33]
            else : @[memory-combin-ports.scala 98:23]
              node _T_36 = bits(io.pipeline.writedata, 31, 16) @[memory-combin-ports.scala 99:51]
              node _T_37 = bits(_T_11, 15, 0) @[memory-combin-ports.scala 99:68]
              node _T_38 = cat(_T_36, _T_37) @[Cat.scala 29:58]
              _T_8 <= _T_38 @[memory-combin-ports.scala 99:23]
              skip @[memory-combin-ports.scala 98:23]
            skip @[memory-combin-ports.scala 95:22]
          skip @[memory-combin-ports.scala 77:43]
        else : @[memory-combin-ports.scala 102:20]
          _T_8 <= io.pipeline.writedata @[memory-combin-ports.scala 104:19]
          skip @[memory-combin-ports.scala 102:20]
        io.bus.request.bits.writedata <= _T_8 @[memory-combin-ports.scala 107:37]
        skip @[memory-combin-ports.scala 72:33]
      else : @[memory-combin-ports.scala 108:39]
        when io.pipeline.memread : @[memory-combin-ports.scala 108:39]
          wire _T_39 : UInt<32> @[memory-combin-ports.scala 110:36]
          wire _T_40 : UInt<32> @[memory-combin-ports.scala 111:36]
          node _T_41 = bits(io.pipeline.address, 1, 0) @[memory-combin-ports.scala 113:39]
          node _T_42 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 114:34]
          when _T_42 : @[memory-combin-ports.scala 114:43]
            node _T_43 = mul(_T_41, UInt<4>("h08")) @[memory-combin-ports.scala 116:64]
            node _T_44 = dshr(io.bus.response.bits.data, _T_43) @[memory-combin-ports.scala 116:53]
            node _T_45 = and(_T_44, UInt<8>("h0ff")) @[memory-combin-ports.scala 116:72]
            _T_39 <= _T_45 @[memory-combin-ports.scala 116:23]
            skip @[memory-combin-ports.scala 114:43]
          else : @[memory-combin-ports.scala 117:50]
            node _T_46 = eq(io.pipeline.maskmode, UInt<1>("h01")) @[memory-combin-ports.scala 117:41]
            when _T_46 : @[memory-combin-ports.scala 117:50]
              node _T_47 = mul(_T_41, UInt<4>("h08")) @[memory-combin-ports.scala 119:64]
              node _T_48 = dshr(io.bus.response.bits.data, _T_47) @[memory-combin-ports.scala 119:53]
              node _T_49 = and(_T_48, UInt<16>("h0ffff")) @[memory-combin-ports.scala 119:72]
              _T_39 <= _T_49 @[memory-combin-ports.scala 119:23]
              skip @[memory-combin-ports.scala 117:50]
            else : @[memory-combin-ports.scala 120:20]
              _T_39 <= io.bus.response.bits.data @[memory-combin-ports.scala 121:23]
              skip @[memory-combin-ports.scala 120:20]
          when io.pipeline.sext : @[memory-combin-ports.scala 124:31]
            node _T_50 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 125:36]
            when _T_50 : @[memory-combin-ports.scala 125:45]
              node _T_51 = bits(_T_39, 7, 7) @[memory-combin-ports.scala 127:59]
              node _T_52 = bits(_T_51, 0, 0) @[Bitwise.scala 71:15]
              node _T_53 = mux(_T_52, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
              node _T_54 = bits(_T_39, 7, 0) @[memory-combin-ports.scala 127:79]
              node _T_55 = cat(_T_53, _T_54) @[Cat.scala 29:58]
              _T_40 <= _T_55 @[memory-combin-ports.scala 127:30]
              skip @[memory-combin-ports.scala 125:45]
            else : @[memory-combin-ports.scala 128:52]
              node _T_56 = eq(io.pipeline.maskmode, UInt<1>("h01")) @[memory-combin-ports.scala 128:43]
              when _T_56 : @[memory-combin-ports.scala 128:52]
                node _T_57 = bits(_T_39, 15, 15) @[memory-combin-ports.scala 130:59]
                node _T_58 = bits(_T_57, 0, 0) @[Bitwise.scala 71:15]
                node _T_59 = mux(_T_58, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
                node _T_60 = bits(_T_39, 15, 0) @[memory-combin-ports.scala 130:79]
                node _T_61 = cat(_T_59, _T_60) @[Cat.scala 29:58]
                _T_40 <= _T_61 @[memory-combin-ports.scala 130:30]
                skip @[memory-combin-ports.scala 128:52]
              else : @[memory-combin-ports.scala 131:22]
                _T_40 <= _T_39 @[memory-combin-ports.scala 133:30]
                skip @[memory-combin-ports.scala 131:22]
            skip @[memory-combin-ports.scala 124:31]
          else : @[memory-combin-ports.scala 135:20]
            _T_40 <= _T_39 @[memory-combin-ports.scala 136:28]
            skip @[memory-combin-ports.scala 135:20]
          io.pipeline.readdata <= _T_40 @[memory-combin-ports.scala 139:28]
          skip @[memory-combin-ports.scala 108:39]
      skip @[memory-combin-ports.scala 71:32]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {success : UInt<1>}
    
    io.success is invalid @[top.scala 12:14]
    inst cpu of PipelinedCPU @[top.scala 14:20]
    cpu.clock <= clock
    cpu.reset <= reset
    inst mem of DualPortedCombinMemory @[top.scala 15:20]
    mem.clock <= clock
    mem.reset <= reset
    inst imem of ICombinMemPort @[top.scala 17:20]
    imem.clock <= clock
    imem.reset <= reset
    inst dmem of DCombinMemPort @[top.scala 18:20]
    dmem.clock <= clock
    dmem.reset <= reset
    mem.io.imem.request.bits.operation <= imem.io.bus.request.bits.operation @[base-memory-components.scala 16:26]
    mem.io.imem.request.bits.writedata <= imem.io.bus.request.bits.writedata @[base-memory-components.scala 16:26]
    mem.io.imem.request.bits.address <= imem.io.bus.request.bits.address @[base-memory-components.scala 16:26]
    mem.io.imem.request.valid <= imem.io.bus.request.valid @[base-memory-components.scala 16:26]
    imem.io.bus.request.ready <= mem.io.imem.request.ready @[base-memory-components.scala 16:26]
    imem.io.bus.response.bits.data <= mem.io.imem.response.bits.data @[base-memory-components.scala 17:26]
    imem.io.bus.response.valid <= mem.io.imem.response.valid @[base-memory-components.scala 17:26]
    mem.io.dmem.request.bits.operation <= dmem.io.bus.request.bits.operation @[base-memory-components.scala 19:26]
    mem.io.dmem.request.bits.writedata <= dmem.io.bus.request.bits.writedata @[base-memory-components.scala 19:26]
    mem.io.dmem.request.bits.address <= dmem.io.bus.request.bits.address @[base-memory-components.scala 19:26]
    mem.io.dmem.request.valid <= dmem.io.bus.request.valid @[base-memory-components.scala 19:26]
    dmem.io.bus.request.ready <= mem.io.dmem.request.ready @[base-memory-components.scala 19:26]
    dmem.io.bus.response.bits.data <= mem.io.dmem.response.bits.data @[base-memory-components.scala 20:26]
    dmem.io.bus.response.valid <= mem.io.dmem.response.valid @[base-memory-components.scala 20:26]
    cpu.io.imem.ready <= imem.io.pipeline.ready @[top.scala 23:15]
    cpu.io.imem.instruction <= imem.io.pipeline.instruction @[top.scala 23:15]
    cpu.io.imem.good <= imem.io.pipeline.good @[top.scala 23:15]
    imem.io.pipeline.valid <= cpu.io.imem.valid @[top.scala 23:15]
    imem.io.pipeline.address <= cpu.io.imem.address @[top.scala 23:15]
    cpu.io.dmem.readdata <= dmem.io.pipeline.readdata @[top.scala 24:15]
    dmem.io.pipeline.sext <= cpu.io.dmem.sext @[top.scala 24:15]
    dmem.io.pipeline.maskmode <= cpu.io.dmem.maskmode @[top.scala 24:15]
    dmem.io.pipeline.memwrite <= cpu.io.dmem.memwrite @[top.scala 24:15]
    dmem.io.pipeline.memread <= cpu.io.dmem.memread @[top.scala 24:15]
    dmem.io.pipeline.writedata <= cpu.io.dmem.writedata @[top.scala 24:15]
    cpu.io.dmem.good <= dmem.io.pipeline.good @[top.scala 24:15]
    dmem.io.pipeline.valid <= cpu.io.dmem.valid @[top.scala 24:15]
    dmem.io.pipeline.address <= cpu.io.dmem.address @[top.scala 24:15]
    
