#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr  7 13:17:00 2019
# Process ID: 30462
# Current directory: /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj
# Command line: vivado -mode batch -source ldpcenc_fixpt_Xilinx_Vivado_run.tcl
# Log file: /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/vivado.log
# Journal file: /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/vivado.jou
#-----------------------------------------------------------
source ldpcenc_fixpt_Xilinx_Vivado_run.tcl
# set myTool "Xilinx Vivado 2017.4"
# set myProject "ldpcenc_fixpt_vivado"
# set myProjectFile "ldpcenc_fixpt_vivado.xpr"
# set myTopLevelEntity "ldpcenc_fixpt"
# set Family "Artix7"
# set Device "xc7a200tl"
# set Package "fbg676"
# set Speed "-2L"
# set MapTimePathNumber "3"
# set MapTimeAdvAnalysis "True"
# set PARTimePathNumber "3"
# set PARTimeAdvAnalysis "True"
# puts "### Open existing $myTool project \/home\/sky\/Documents\/MATLAB\/Low_density_parity_code\/codegen\/ldpcenc\/hdlsrc\/vivado_prj\/ldpcenc_fixpt_vivado.xpr"
### Open existing Xilinx Vivado 2017.4 project /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.xpr
# open_project ${myProject}
Scanning sources...
Finished scanning sources
# puts "### Running Implementation in $myTool ..."
### Running Implementation in Xilinx Vivado 2017.4 ...
# if { [llength [get_runs impl_1] ] > 0 } { reset_run impl_1}
# launch_runs impl_1 -force
[Sun Apr  7 13:17:08 2019] Launched impl_1...
Run output will be captured here: /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr  7 13:17:08 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ldpcenc_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ldpcenc_fixpt.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ldpcenc_fixpt.tcl -notrace
Command: link_design -top ldpcenc_fixpt -part xc7a200tlfbg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1465.977 ; gain = 334.352 ; free physical = 6284 ; free virtual = 10568
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1531.008 ; gain = 65.031 ; free physical = 6281 ; free virtual = 10564
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140aaafb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140aaafb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140aaafb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140aaafb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10315
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140aaafb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316
Ending Logic Optimization Task | Checksum: 140aaafb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6032 ; free virtual = 10316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 140aaafb6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1831.844 ; gain = 0.000 ; free physical = 6029 ; free virtual = 10316
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1831.844 ; gain = 365.867 ; free physical = 6029 ; free virtual = 10316
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldpcenc_fixpt_drc_opted.rpt -pb ldpcenc_fixpt_drc_opted.pb -rpx ldpcenc_fixpt_drc_opted.rpx
Command: report_drc -file ldpcenc_fixpt_drc_opted.rpt -pb ldpcenc_fixpt_drc_opted.pb -rpx ldpcenc_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10300
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4f46b2fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10300
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d3ec10d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1150315e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10293

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1150315e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10293
Phase 1 Placer Initialization | Checksum: 1150315e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1895.875 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10293

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c01ec736

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5958 ; free virtual = 10257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c01ec736

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5958 ; free virtual = 10257

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ce8aee80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5958 ; free virtual = 10257

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed774743

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5957 ; free virtual = 10256

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ed774743

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5957 ; free virtual = 10256

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5948 ; free virtual = 10247

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5949 ; free virtual = 10248

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5949 ; free virtual = 10248
Phase 3 Detail Placement | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5949 ; free virtual = 10248

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5949 ; free virtual = 10248

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5953 ; free virtual = 10252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5953 ; free virtual = 10252

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5953 ; free virtual = 10252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a3bd09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5953 ; free virtual = 10252
Ending Placer Task | Checksum: 591b3ada

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.902 ; gain = 92.027 ; free physical = 5989 ; free virtual = 10289
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1987.902 ; gain = 0.000 ; free physical = 5992 ; free virtual = 10289
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ldpcenc_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1987.902 ; gain = 0.000 ; free physical = 5977 ; free virtual = 10273
INFO: [runtcl-4] Executing : report_utilization -file ldpcenc_fixpt_utilization_placed.rpt -pb ldpcenc_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1987.902 ; gain = 0.000 ; free physical = 5992 ; free virtual = 10288
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ldpcenc_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1987.902 ; gain = 0.000 ; free physical = 5989 ; free virtual = 10288
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d487dd ConstDB: 0 ShapeSum: 4f46b2fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15dfc4b55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.273 ; gain = 149.371 ; free physical = 5758 ; free virtual = 10052
Post Restoration Checksum: NetGraph: 6bfbc27e NumContArr: f20088d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15dfc4b55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2149.262 ; gain = 161.359 ; free physical = 5719 ; free virtual = 10013

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15dfc4b55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2149.262 ; gain = 161.359 ; free physical = 5719 ; free virtual = 10013
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 9e705426

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5717 ; free virtual = 10011

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12816a72b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005
Phase 4 Rip-up And Reroute | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005
Phase 6 Post Hold Fix | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000607349 %
  Global Horizontal Routing Utilization  = 0.000462657 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.777 ; gain = 176.875 ; free physical = 5710 ; free virtual = 10005

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109bbb50f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2165.777 ; gain = 177.875 ; free physical = 5708 ; free virtual = 10003

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15570cb02

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2165.777 ; gain = 177.875 ; free physical = 5708 ; free virtual = 10003
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2165.777 ; gain = 177.875 ; free physical = 5756 ; free virtual = 10051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2165.777 ; gain = 177.875 ; free physical = 5756 ; free virtual = 10051
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.777 ; gain = 0.000 ; free physical = 5758 ; free virtual = 10053
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldpcenc_fixpt_drc_routed.rpt -pb ldpcenc_fixpt_drc_routed.pb -rpx ldpcenc_fixpt_drc_routed.rpx
Command: report_drc -file ldpcenc_fixpt_drc_routed.rpt -pb ldpcenc_fixpt_drc_routed.pb -rpx ldpcenc_fixpt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ldpcenc_fixpt_methodology_drc_routed.rpt -pb ldpcenc_fixpt_methodology_drc_routed.pb -rpx ldpcenc_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file ldpcenc_fixpt_methodology_drc_routed.rpt -pb ldpcenc_fixpt_methodology_drc_routed.pb -rpx ldpcenc_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/impl_1/ldpcenc_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ldpcenc_fixpt_power_routed.rpt -pb ldpcenc_fixpt_power_summary_routed.pb -rpx ldpcenc_fixpt_power_routed.rpx
Command: report_power -file ldpcenc_fixpt_power_routed.rpt -pb ldpcenc_fixpt_power_summary_routed.pb -rpx ldpcenc_fixpt_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ldpcenc_fixpt_route_status.rpt -pb ldpcenc_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ldpcenc_fixpt_timing_summary_routed.rpt -rpx ldpcenc_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ldpcenc_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ldpcenc_fixpt_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 13:18:20 2019...
[Sun Apr  7 13:18:20 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1145.000 ; gain = 0.000 ; free physical = 6711 ; free virtual = 11010
# puts "### Implementation Complete."
### Implementation Complete.
# puts "### Running PostPARTiming in $myTool ..."
### Running PostPARTiming in Xilinx Vivado 2017.4 ...
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1413.953 ; gain = 5.000 ; free physical = 6413 ; free virtual = 10717
Restored from archive | CPU: 0.090000 secs | Memory: 0.892097 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1413.953 ; gain = 5.000 ; free physical = 6413 ; free virtual = 10717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.953 ; gain = 268.953 ; free physical = 6415 ; free virtual = 10718
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths $PARTimePathNumber -nworst $PARTimePathNumber -name timing_post_route -file timing_post_route.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1776.820 ; gain = 362.867 ; free physical = 6163 ; free virtual = 10466
# source -quiet "/usr/local/MATLAB/R2018b/toolbox/hdlcoder/hdlcommon/+downstreamtools/extractVivadoTiming.tcl"
# extracTimingReport ${myTopLevelEntity}_postroute.tvr
# puts "### PostPARTiming Complete."
### PostPARTiming Complete.
# puts "### Close $myTool project."
### Close Xilinx Vivado 2017.4 project.
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 13:18:48 2019...
