// Seed: 2837110415
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri0 id_3
);
  wire id_5;
  id_6(
      .id_0({id_3, 1}), .id_1(1 - id_2)
  );
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply1 id_3
    , id_9, id_10,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output logic id_7
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_2
  );
  wire id_11;
  reg  id_12;
  always @(posedge id_4) id_7 <= 1;
  always @(1 or posedge 1 == (id_5) & id_9) id_12 = #1 id_0;
endmodule
