FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.6.0 d001May-27-2021 at 14:43:56 }
NET_NAME
'VREG'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VREG':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vreg';
NODE_NAME	R7 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16772693@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 23
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VREG':;
NODE_NAME	L7 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16776977@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16777043@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 8
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VDCC_RF':;
NODE_NAME	C17 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808652@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC_3V3'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VCC_3V3':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vcc_3v3';
NODE_NAME	R3 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810641@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810602@PASSIVE.TVS-BI.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810612@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810633@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 23
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '23':;
NODE_NAME	TP2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16836862@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'GPIO07'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO07':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio07';
NODE_NAME	U1 14
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO07/SWD_CLK':;
NODE_NAME	J2 25
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '25':;
NET_NAME
'GPIO06'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO06':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio06';
NODE_NAME	U1 13
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO06/SWD_DAT':;
NODE_NAME	J2 26
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '26':;
NET_NAME
'GPIO01'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO01':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio01';
NODE_NAME	U1 9
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO01/SPI_SEL':;
NODE_NAME	J2 30
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '30':;
NET_NAME
'GPIO00'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO00':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio00';
NODE_NAME	U1 10
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO00/SPI_CLK':;
NODE_NAME	J2 29
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '29':;
NET_NAME
'GPIO03'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO03':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio03';
NODE_NAME	U1 11
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO03/SPI_MOSI':;
NODE_NAME	J2 28
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '28':;
NET_NAME
'GPIO16'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO16':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio16';
NODE_NAME	U1 16
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO16/UART0_RX':;
NODE_NAME	J2 22
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '22':;
NODE_NAME	TP6 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16836878@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'GPIO17'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO17':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio17';
NODE_NAME	U1 17
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO17/UART0_TX':;
NODE_NAME	J2 21
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '21':;
NODE_NAME	TP7 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16837559@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'GPIO14'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO14':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio14';
NODE_NAME	U1 18
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO14/I2C_CLK':;
NODE_NAME	J2 20
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '20':;
NET_NAME
'GPIO15'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO15':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio15';
NODE_NAME	U1 19
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO15/I2C_DAT':;
NODE_NAME	J2 19
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '19':;
NET_NAME
'GPIO62'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO62':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio62';
NODE_NAME	U1 24
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO62/WKUP':;
NODE_NAME	J2 18
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '18':;
NET_NAME
'GPIO60'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO60':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio60';
NODE_NAME	U1 25
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO60/LPUART_RX':;
NODE_NAME	J2 17
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '17':;
NET_NAME
'GPIO58'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO58':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio58';
NODE_NAME	U1 27
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO58/LP_TIMER':;
NODE_NAME	J2 15
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '15':;
NET_NAME
'GPIO11'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO11':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio11';
NODE_NAME	U1 33
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO11/ADC_IN0':;
NODE_NAME	J2 14
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '14':;
NET_NAME
'GPIO08'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO08':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio08';
NODE_NAME	U1 34
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO08/ADC_IN1':;
NODE_NAME	J2 13
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '13':;
NET_NAME
'GPIO05'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO05':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio05';
NODE_NAME	U1 35
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO05/UART1_RX':;
NODE_NAME	J2 12
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '12':;
NET_NAME
'GPIO04'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO04':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio04';
NODE_NAME	U1 36
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO04/UART1_TX':;
NODE_NAME	J2 11
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '11':;
NET_NAME
'GPIO47'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO47':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio47';
NODE_NAME	U1 38
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO47/LPUART_TX':;
NODE_NAME	J2 6
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '6':;
NET_NAME
'GPIO45'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO45':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio45';
NODE_NAME	U1 40
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO45/OPA0_INP':;
NODE_NAME	J2 5
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '5':;
NET_NAME
'GPIO44'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO44':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio44';
NODE_NAME	U1 41
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO44/OPA0_INN':;
NODE_NAME	J2 4
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '4':;
NET_NAME
'GPIO10'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO10':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio10';
NODE_NAME	U1 42
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO10/OPA0_OUT':;
NODE_NAME	R6 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801411@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GPIO37'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO37':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio37';
NODE_NAME	U1 43
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO37/COMP1_INP':;
NODE_NAME	J2 3
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '3':;
NET_NAME
'GPIO33'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO33':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio33';
NODE_NAME	U1 44
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO33/COMP1_INN':;
NODE_NAME	J2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GPIO32'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO32':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio32';
NODE_NAME	U1 45
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO32/COMP1_OUT':;
NODE_NAME	J2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '1':;
NET_NAME
'XO32K_OUT'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):XO32K_OUT':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):xo32k_out';
NODE_NAME	U4 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688418@ASR_IOT_LIB_V10.XO.NORMAL(CHIPS)':
 'XTB':;
NODE_NAME	C35 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688356@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 30
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'XO32K_OUT':;
NET_NAME
'XO32K_IN'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):XO32K_IN':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):xo32k_in';
NODE_NAME	C34 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688402@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688418@ASR_IOT_LIB_V10.XO.NORMAL(CHIPS)':
 'XTA':;
NODE_NAME	U1 29
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'XO32K_IN':;
NET_NAME
'RSTN'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):RSTN':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):rstn';
NODE_NAME	U1 28
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'RSTN':;
NODE_NAME	J2 16
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '16':;
NODE_NAME	TP5 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16836870@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'VDD_IN'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VDD_IN':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vdd_in';
NODE_NAME	R4 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16772722@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R7 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16772693@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VDD_IN':;
NODE_NAME	C16 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16779585@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16776961'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16776961':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16776961';
NODE_NAME	L7 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16776977@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 21
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'DCC_SW':;
NET_NAME
'VDDA'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VDDA':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vdda';
NODE_NAME	C24 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809339@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 32
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_ANA':;
NODE_NAME	U1 31
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_RTC':;
NODE_NAME	C25 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809827@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810612@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16688294'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16688294':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16688294';
NODE_NAME	U3 4
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688440@ASR_IOT_LIB_V10.TCXO_32M.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R11 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688244@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688276@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16688298'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16688298':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16688298';
NODE_NAME	U3 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688440@ASR_IOT_LIB_V10.TCXO_32M.NORMAL(CHIPS)':
 'GND#1':;
NODE_NAME	R12 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688260@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688528@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16688514'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16688514':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16688514';
NODE_NAME	C32 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688464@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 3
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688440@ASR_IOT_LIB_V10.TCXO_32M.NORMAL(CHIPS)':
 'VOUT':;
NET_NAME
'N16688382'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16688382':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16688382';
NODE_NAME	C33 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688496@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688480@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688464@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VR_PA'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VR_PA':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vr_pa';
NODE_NAME	U1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VR_PA':;
NODE_NAME	L1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529122@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529138@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529084@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'XTA'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):XTA':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):xta';
NODE_NAME	R13 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688480@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 4
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'XTA':;
NET_NAME
'XTB'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):XTB':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):xtb';
NODE_NAME	R12 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688260@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 5
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'XTB':;
NET_NAME
'RFO'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):RFO':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):rfo';
NODE_NAME	L1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529122@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 48
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'RFO':;
NODE_NAME	L2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16843080@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RFI_P'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):RFI_P':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):rfi_p';
NODE_NAME	U1 46
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'RFI_P':;
NODE_NAME	L6 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801433@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801240@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RFI_N'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):RFI_N':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):rfi_n';
NODE_NAME	U1 47
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'RFI_N':;
NODE_NAME	C11 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801360@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L6 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801433@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16801308'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801308':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801308';
NODE_NAME	C4 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801292@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L3 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801284@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L4 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801482@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801311@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16801497'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801497':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801497';
NODE_NAME	C6 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801474@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L4 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801482@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RF_ANT'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):RF_ANT':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):rf_ant';
NODE_NAME	C10 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801225@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 3
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16822985@ASR6601QFN48_MODULE_V10_201030.UFLR_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	L5 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801209@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16812034@PASSIVE.TVS-BI.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 9
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '9':;
NODE_NAME	TP1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16839189@ASR6601QFN48_MODULE_V10_201112.UFLR_1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16801306'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801306':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801306';
NODE_NAME	L3 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801284@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801292@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16843080@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C3 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801260@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16801239'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801239':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801239';
NODE_NAME	C9 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801217@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L5 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801209@PASSIVE.RCL_IND.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801338@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16801249'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801249':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801249';
NODE_NAME	U2 3
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'RF1':;
NODE_NAME	C13 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801250@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801360@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16801468'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801468':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801468';
NODE_NAME	C8 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801338@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 5
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'ANT':;
NET_NAME
'N16801301'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801301':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801301';
NODE_NAME	C15 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801380@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R5 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801328@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 6
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'V1':;
NET_NAME
'N16801347'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801347':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801347';
NODE_NAME	U2 4
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	R6 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801411@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801388@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16801277'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):N16801277':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):n16801277';
NODE_NAME	C6 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801474@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801268@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'RF2':;
NET_NAME
'GPIO09'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO09':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio09';
NODE_NAME	U1 37
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO09/DAC_OUT':;
NODE_NAME	J2 7
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '7':;
NET_NAME
'GND'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gnd';
NODE_NAME	C2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529138@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14529084@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688276@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688402@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688496@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688440@ASR_IOT_LIB_V10.TCXO_32M.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	C35 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688356@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688528@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 49
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U1 20
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GND_DCC':;
NODE_NAME	C19 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16777063@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16779585@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 3
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GND_PLL':;
NODE_NAME	C7 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801268@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801380@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801260@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801388@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C5 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801311@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801240@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801498@LORA_ASR6502_V11_181217.MXD8625C_0.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C13 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801250@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801225@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801217@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808652@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808854@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808846@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809323@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809339@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809827@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809835@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D2 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16812034@PASSIVE.TVS-BI.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810602@PASSIVE.TVS-BI.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16822985@ASR6601QFN48_MODULE_V10_201030.UFLR_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16822985@ASR6601QFN48_MODULE_V10_201030.UFLR_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 10
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '10':;
NODE_NAME	J2 8
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '8':;
NODE_NAME	J2 24
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '24':;
NODE_NAME	TP3 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16836846@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP1 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16839189@ASR6601QFN48_MODULE_V10_201112.UFLR_1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16777043@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PWR_TCXO'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):PWR_TCXO':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):pwr_tcxo';
NODE_NAME	R11 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16688244@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 6
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'PWR_TCXO':;
NET_NAME
'VDDD'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VDDD':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vddd';
NODE_NAME	U1 39
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_ESD3':;
NODE_NAME	C26 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809835@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 15
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_ESD0':;
NODE_NAME	C22 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16809323@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R2 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810633@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VDD_RF'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):VDD_RF':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):vdd_rf';
NODE_NAME	R4 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16772722@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16777063@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 22
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_DCC':;
NODE_NAME	C20 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808846@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16808854@PASSIVE.RCL_CAP_NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 7
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'VBAT_RF':;
NODE_NAME	R3 2
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16810641@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GPIO02'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):GPIO02':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):gpio02';
NODE_NAME	U1 12
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO02/SPI_MISO':;
NODE_NAME	J2 27
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16792715@ASR6601QFN48_MODULE_V10_201030.CN_10.NORMAL(CHIPS)':
 '27':;
NODE_NAME	TP4 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16836854@MISC.TP_SMT.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'ANT_SW_CTRL'
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):ANT_SW_CTRL':
 C_SIGNAL='@asr6601qfn48_module_915m_v10_210125.schematic1(sch_1):ant_sw_ctrl';
NODE_NAME	U1 26
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS14602319@ASR6601QFN48_DEMOBOARD_V20_201027.ASR6505_9.NORMAL(CHIPS)':
 'GPIO59/LORAC_RF_SW':;
NODE_NAME	R5 1
 '@ASR6601QFN48_MODULE_915M_V10_210125.SCHEMATIC1(SCH_1):INS16801328@PASSIVE.RCL_RES.NORMAL(CHIPS)':
 '1':;
END.
