report_qor 
 
****************************************
Report : qor
Design : stap
Scenario(s): mission.MMM.S_M40.cworst_CCworst_T
Version: P-2019.03-SP3
Date   : Fri Jan 24 18:16:27 2020
****************************************


  Scenario 'mission.MMM.S_M40.cworst_CCworst_T'
  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.26
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         31
  Hierarchical Port Count:        478
  Leaf Cell Count:                748
  Buf/Inv Cell Count:             151
  Buf Cell Count:                  19
  Inv Cell Count:                 132
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       609
  Sequential Cell Count:          139
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       46.854000
  Noncombinational Area:    97.292159
  Buf/Inv Area:              8.262720
  Total Buffer Area:             1.04
  Total Inverter Area:           7.22
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :        1070.67
  Net YLength        :        1328.83
  -----------------------------------
  Cell Area:               144.146159
  Design Area:             144.146159
  Net Length        :         2399.50


  Design Rules
  -----------------------------------
  Total Number of Nets:           964
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: inlc1902

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.77
  Logic Optimization:                 21.55
  Mapping Optimization:               15.44
  -----------------------------------------
  Overall Compile Time:              412.97
  Overall Compile Wall Clock Time:   437.92

  --------------------------------------------------------------------

  Scenario: mission.MMM.S_M40.cworst_CCworst_T   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Scenario: mission.MMM.S_M40.cworst_CCworst_T  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------




