// Seed: 3260050297
module module_0 (
    input tri1  id_0,
    input tri   id_1,
    input uwire id_2,
    input wor   id_3
);
  assign id_5 = id_1;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output wor id_2,
    output logic id_3,
    input supply1 id_4,
    input logic id_5,
    input uwire id_6
);
  assign id_2 = 1;
  wire id_8, id_9;
  supply0 id_10, id_11, id_12 = 1;
  assign id_1 = id_5;
  for (id_13 = 1; id_13; id_13 = 1) wire id_14;
  module_0(
      id_6, id_4, id_4, id_6
  );
  wire id_15 = id_15;
  wire id_16;
  initial id_3 <= id_5;
endmodule
