
---------- Begin Simulation Statistics ----------
host_inst_rate                                 403574                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402752                       # Number of bytes of host memory used
host_seconds                                    49.56                       # Real time elapsed on the host
host_tick_rate                              361763144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017928                       # Number of seconds simulated
sim_ticks                                 17928053500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3316399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 20350.333341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17667.770826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3225801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1843699500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.027318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                90598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              6522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1485435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84076                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 34069.407147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 31585.828069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2817989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     164930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             1199                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    115004000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3641                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42029.197080                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.483270                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      5758000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6139229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 21046.212764                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 18245.488332                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6043790                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      2008629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.015546                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 95439                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7721                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1600439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980658                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.194123                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6139229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21046.212764                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 18245.488332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6043790                       # number of overall hits
system.cpu.dcache.overall_miss_latency     2008629500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.015546                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                95439                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7721                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1600439500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85973                       # number of replacements
system.cpu.dcache.sampled_refs                  86997                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.194123                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6044836                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502124220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3598                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12221517                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48807.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57187.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12221504                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       457500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        23500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1357944.888889                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        23500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12221517                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48807.692308                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12221504                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          634500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       457500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012806                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.556617                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12221517                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48807.692308                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12221504                       # number of overall hits
system.cpu.icache.overall_miss_latency         634500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       457500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.556617                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12221504                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 33977.500765                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       399575409                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 11760                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56668.552036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40782.559456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2037                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency             50095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.302636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                        884                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency        36011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.302294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                   883                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58190.000872                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42449.338821                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          72614                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              667497500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.136421                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        11471                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         484729000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.135803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   11419                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56556.171983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40613.037448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            40777000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       721                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29282000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  721                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3598                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3598                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.076151                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87006                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58081.141238                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   42329.702487                       # average overall mshr miss latency
system.l2.demand_hits                           74651                       # number of demand (read+write) hits
system.l2.demand_miss_latency               717592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.142002                       # miss rate for demand accesses
system.l2.demand_misses                         12355                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          520740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.141393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    12302                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.535391                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.048144                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8771.838462                       # Average occupied blocks per context
system.l2.occ_blocks::1                    788.791736                       # Average occupied blocks per context
system.l2.overall_accesses                      87006                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58081.141238                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  38247.668897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          74651                       # number of overall hits
system.l2.overall_miss_latency              717592500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.142002                       # miss rate for overall accesses
system.l2.overall_misses                        12355                       # number of overall misses
system.l2.overall_mshr_hits                        51                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         920315409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.276556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24062                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.806207                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9481                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          465                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        12610                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            11940                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          205                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9092                       # number of replacements
system.l2.sampled_refs                          24005                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9560.630198                       # Cycle average of tags in use
system.l2.total_refs                            73843                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1287                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27677560                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2022861                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2084296                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       157925                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2144867                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2298762                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        94580                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7706189                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.349371                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.782669                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3131947     40.64%     40.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2841384     36.87%     77.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       167760      2.18%     79.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73399      0.95%     80.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       754307      9.79%     90.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       633022      8.21%     98.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6101      0.08%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3689      0.05%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        94580      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7706189                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       157921                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2780204                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.817855                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.817855                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        43065                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       150006                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14366942                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4438733                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3222325                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       461932                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         2065                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3525592                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3519232                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6360                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1900178                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1894075                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6103                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1625414                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1625157                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             257                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2298762                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2218650                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5482104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14600758                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        172866                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.281072                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2218650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2022861                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.785251                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8168121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.787530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.714238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4904667     60.05%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         789100      9.66%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         171174      2.10%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52034      0.64%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         575527      7.05%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         621130      7.60%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          32695      0.40%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         465072      5.69%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         556722      6.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8168121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 10425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1976166                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              859731                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.446200                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3525592                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1625414                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8702716                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11752902                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764320                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6651664                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.437041                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11761753                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       171191                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          2408                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1987838                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       387208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1700659                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13272924                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1900178                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       151944                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11827813                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           76                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       461932                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          114                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          448                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       121159                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10697                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        12031                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       381255                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       303237                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        12031                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       142766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.222711                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.222711                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8415990     70.25%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1915157     15.99%     86.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1648611     13.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11979758                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         6217                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000519                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         6210     99.89%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            6      0.10%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            1      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8168121                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.466648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.313573                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2130161     26.08%     26.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2523084     30.89%     56.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2311957     28.30%     85.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       184275      2.26%     87.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       851330     10.42%     97.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       135136      1.65%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26425      0.32%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5639      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          114      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8168121                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.464778                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12413193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11979758                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2132620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1601                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       800691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2218651                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2218650                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       613770                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       568180                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1987838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1700659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8178546                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        30146                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          289                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4489436                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        12077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1346                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18832541                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14162625                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9253521                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3173192                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       461932                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        13414                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2274683                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        25610                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   493                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
