 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : TOP_SYS
Version: K-2015.06
Date   : Wed Sep 20 00:42:47 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX8M)               0.50       0.50 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.50 f
  U0_ALU/A[7] (ALU)                                       0.00       0.50 f
  U0_ALU/U40/Y (INVX8M)                                   0.27       0.76 r
  U0_ALU/U126/Y (AOI2BB2X2M)                              0.42       1.19 r
  U0_ALU/U124/Y (AOI21X2M)                                0.29       1.48 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.48 f
  data arrival time                                                  1.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRHQX8M)               0.56       0.56 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.56 f
  U0_ALU/A[4] (ALU)                                       0.00       0.56 f
  U0_ALU/U109/Y (AOI222X2M)                               0.60       1.16 r
  U0_ALU/U106/Y (AOI31X2M)                                0.41       1.58 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.58 f
  data arrival time                                                  1.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX8M)               0.50       0.50 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.50 f
  U0_ALU/A[7] (ALU)                                       0.00       0.50 f
  U0_ALU/U65/Y (AOI221X2M)                                0.69       1.19 r
  U0_ALU/U63/Y (AOI31X2M)                                 0.39       1.58 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.58 f
  data arrival time                                                  1.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX8M)               0.50       0.50 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.50 f
  U0_ALU/A[7] (ALU)                                       0.00       0.50 f
  U0_ALU/U120/Y (AOI221X2M)                               0.72       1.22 r
  U0_ALU/U118/Y (AOI31X2M)                                0.39       1.61 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       1.61 f
  data arrival time                                                  1.61

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRHQX8M)               0.56       0.56 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.56 f
  U0_ALU/A[4] (ALU)                                       0.00       0.56 f
  U0_ALU/U102/Y (AOI221X2M)                               0.67       1.23 r
  U0_ALU/U100/Y (AOI31X2M)                                0.39       1.62 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.62 f
  data arrival time                                                  1.62

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRHQX1M)               0.52       0.52 f
  U0_RegFile/U3/Y (BUFX24M)                               0.30       0.81 f
  U0_RegFile/REG1[0] (RegFile)                            0.00       0.81 f
  U0_ALU/B[0] (ALU)                                       0.00       0.81 f
  U0_ALU/add_43/B[0] (ALU_DW01_add_0)                     0.00       0.81 f
  U0_ALU/add_43/U2/Y (XOR2X1M)                            0.39       1.20 f
  U0_ALU/add_43/SUM[0] (ALU_DW01_add_0)                   0.00       1.20 f
  U0_ALU/U87/Y (AOI22X1M)                                 0.66       1.85 r
  U0_ALU/U31/Y (AND3X6M)                                  0.29       2.15 r
  U0_ALU/U32/Y (NOR2X8M)                                  0.08       2.23 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX8M)               0.59       0.59 f
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.59 f
  U0_ALU/B[1] (ALU)                                       0.00       0.59 f
  U0_ALU/U169/Y (OAI2B2X1M)                               0.51       1.10 f
  U0_ALU/U91/Y (AOI211X2M)                                0.65       1.76 r
  U0_ALU/U7/Y (AOI31X2M)                                  0.41       2.17 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.17 f
  data arrival time                                                  2.17

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRHQX8M)               0.56       0.56 f
  U0_RegFile/REG1[2] (RegFile)                            0.00       0.56 f
  U0_ALU/B[2] (ALU)                                       0.00       0.56 f
  U0_ALU/add_43/B[2] (ALU_DW01_add_0)                     0.00       0.56 f
  U0_ALU/add_43/U1_2/S (ADDFX2M)                          0.68       1.23 f
  U0_ALU/add_43/SUM[2] (ALU_DW01_add_0)                   0.00       1.23 f
  U0_ALU/U93/Y (AOI22X1M)                                 0.56       1.80 r
  U0_ALU/U92/Y (AOI31X2M)                                 0.43       2.22 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.22 f
  data arrival time                                                  2.22

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRHQX8M)               0.61       0.61 f
  U0_RegFile/REG1[5] (RegFile)                            0.00       0.61 f
  U0_ALU/B[5] (ALU)                                       0.00       0.61 f
  U0_ALU/add_43/B[5] (ALU_DW01_add_0)                     0.00       0.61 f
  U0_ALU/add_43/U1_5/S (ADDFX2M)                          0.69       1.30 f
  U0_ALU/add_43/SUM[5] (ALU_DW01_add_0)                   0.00       1.30 f
  U0_ALU/U115/Y (AOI22X1M)                                0.56       1.86 r
  U0_ALU/U114/Y (AOI31X2M)                                0.43       2.29 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.29 f
  data arrival time                                                  2.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U0_sysctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[2]/Q (DFFRQX2M)            0.95       0.95 r
  U0_sysctrl/U13/Y (NOR2X6M)                              0.41       1.36 f
  U0_sysctrl/U6/Y (NAND2X4M)                              0.68       2.04 r
  U0_sysctrl/U20/Y (NAND2X4M)                             0.72       2.77 f
  U0_sysctrl/alu_en (sysctrl)                             0.00       2.77 f
  U0_ALU/EN (ALU)                                         0.00       2.77 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       2.77 f
  data arrival time                                                  2.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        2.78


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.47       0.47 f
  U0_RegFile/U6/Y (BUFX10M)                               0.38       0.86 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.86 f
  U0_ALU/B[7] (ALU)                                       0.00       0.86 f
  U0_ALU/mult_49/B[7] (ALU_DW02_mult_0)                   0.00       0.86 f
  U0_ALU/mult_49/U36/Y (CLKINVX4M)                        0.79       1.64 r
  U0_ALU/mult_49/U25/Y (NOR2X2M)                          0.48       2.13 f
  U0_ALU/mult_49/U9/Y (AND2X2M)                           0.39       2.52 f
  U0_ALU/mult_49/FS_1/B[13] (ALU_DW01_add_1)              0.00       2.52 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.89 f
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       2.89 f
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       2.89 f
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.40       3.29 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        3.24


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_sysctrl/sync_data_int_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_sysctrl/sync_data_int_reg[2]/QN (DFFRX1M)            0.77       0.77 f
  U0_sysctrl/U74/Y (OAI22X8M)                             0.98       1.75 r
  U0_sysctrl/alu_fun[2] (sysctrl)                         0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U140/Y (NOR3X2M)                                 0.36       2.11 f
  U0_ALU/U139/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U73/Y (NOR2BX8M)                                 0.49       3.42 f
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_RST_SYNC/EN_reg/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/EN_reg/CK (DFFRQX2M)                        0.00       0.00 r
  U0_RST_SYNC/EN_reg/Q (DFFRQX2M)                         0.59       0.59 f
  U0_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_FIFO/U0_sync/meta_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_sync/O_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_sync/meta_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_FIFO/U0_sync/meta_reg[1]/Q (DFFRQX2M)                0.59       0.59 f
  U0_FIFO/U0_sync/O_Ptr_reg[1]/D (DFFRQX2M)               0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_sync/O_Ptr_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_FIFO/U0_sync/meta_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_sync/O_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_sync/meta_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_FIFO/U0_sync/meta_reg[0]/Q (DFFRQX2M)                0.59       0.59 f
  U0_FIFO/U0_sync/O_Ptr_reg[0]/D (DFFRQX2M)               0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_sync/O_Ptr_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_FIFO/U0_sync/meta_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_sync/O_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_sync/meta_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_FIFO/U0_sync/meta_reg[3]/Q (DFFRQX2M)                0.59       0.59 f
  U0_FIFO/U0_sync/O_Ptr_reg[3]/D (DFFRQX2M)               0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_sync/O_Ptr_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_FIFO/U0_sync/meta_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_sync/O_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_sync/meta_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_FIFO/U0_sync/meta_reg[2]/Q (DFFRQX2M)                0.59       0.59 f
  U0_FIFO/U0_sync/O_Ptr_reg[2]/D (DFFRQX2M)               0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_sync/O_Ptr_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_DATA_SYNC/EN_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/EN1_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_DATA_SYNC/EN_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_DATA_SYNC/EN_reg/Q (DFFRQX2M)         0.59       0.59 f
  U0_DATA_SYNC/EN1_reg/D (DFFRQX2M)        0.00       0.59 f
  data arrival time                                   0.59

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_DATA_SYNC/EN1_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: U0_DATA_SYNC/EN1_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/O_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_DATA_SYNC/EN1_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_DATA_SYNC/EN1_reg/Q (DFFRQX2M)        0.68       0.68 f
  U0_DATA_SYNC/O_reg/D (DFFRQX2M)          0.00       0.68 f
  data arrival time                                   0.68

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_DATA_SYNC/O_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_DATA_SYNC/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[2]/CK (DFFRQX4M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[2]/Q (DFFRQX4M)               0.77       0.77 f
  U0_DATA_SYNC/sync_bus[2] (DATA_SYNC)                    0.00       0.77 f
  U0_sysctrl/sync_data[2] (sysctrl)                       0.00       0.77 f
  U0_sysctrl/sync_data_int_reg[2]/D (DFFRX1M)             0.00       0.77 f
  data arrival time                                                  0.77

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_DATA_SYNC/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[1]/CK (DFFRQX4M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[1]/Q (DFFRQX4M)               0.77       0.77 f
  U0_DATA_SYNC/sync_bus[1] (DATA_SYNC)                    0.00       0.77 f
  U0_sysctrl/sync_data[1] (sysctrl)                       0.00       0.77 f
  U0_sysctrl/sync_data_int_reg[1]/D (DFFRX1M)             0.00       0.77 f
  data arrival time                                                  0.77

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_DATA_SYNC/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[3]/Q (DFFRQX2M)               0.76       0.76 f
  U0_DATA_SYNC/sync_bus[3] (DATA_SYNC)                    0.00       0.76 f
  U0_sysctrl/sync_data[3] (sysctrl)                       0.00       0.76 f
  U0_sysctrl/sync_data_int_reg[3]/D (DFFRX1M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_FIFO/U0_WFIFO/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_WFIFO/g_wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_WFIFO/wptr_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_FIFO/U0_WFIFO/wptr_reg[3]/Q (DFFRQX2M)               0.76       0.76 f
  U0_FIFO/U0_WFIFO/g_wptr_reg[3]/D (DFFRQX2M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_WFIFO/g_wptr_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_DATA_SYNC/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[0]/CK (DFFRQX4M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[0]/Q (DFFRQX4M)               0.81       0.81 f
  U0_DATA_SYNC/sync_bus[0] (DATA_SYNC)                    0.00       0.81 f
  U0_sysctrl/sync_data[0] (sysctrl)                       0.00       0.81 f
  U0_sysctrl/sync_data_int_reg[0]/D (DFFRX1M)             0.00       0.81 f
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_DATA_SYNC/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[4]/CK (DFFRQX4M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[4]/Q (DFFRQX4M)               0.81       0.81 f
  U0_DATA_SYNC/sync_bus[4] (DATA_SYNC)                    0.00       0.81 f
  U0_sysctrl/sync_data[4] (sysctrl)                       0.00       0.81 f
  U0_sysctrl/sync_data_int_reg[4]/D (DFFRQX2M)            0.00       0.81 f
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_DATA_SYNC/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[7]/Q (DFFRQX2M)               0.84       0.84 f
  U0_DATA_SYNC/sync_bus[7] (DATA_SYNC)                    0.00       0.84 f
  U0_sysctrl/sync_data[7] (sysctrl)                       0.00       0.84 f
  U0_sysctrl/sync_data_int_reg[7]/D (DFFRQX2M)            0.00       0.84 f
  data arrival time                                                  0.84

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[7]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_DATA_SYNC/sync_bus_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[6]/Q (DFFRQX2M)               0.85       0.85 f
  U0_DATA_SYNC/sync_bus[6] (DATA_SYNC)                    0.00       0.85 f
  U0_sysctrl/sync_data[6] (sysctrl)                       0.00       0.85 f
  U0_sysctrl/sync_data_int_reg[6]/D (DFFRQX2M)            0.00       0.85 f
  data arrival time                                                  0.85

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_DATA_SYNC/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_sysctrl/sync_data_int_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[5]/Q (DFFRQX2M)               0.85       0.85 f
  U0_DATA_SYNC/sync_bus[5] (DATA_SYNC)                    0.00       0.85 f
  U0_sysctrl/sync_data[5] (sysctrl)                       0.00       0.85 f
  U0_sysctrl/sync_data_int_reg[5]/D (DFFRQX2M)            0.00       0.85 f
  data arrival time                                                  0.85

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_sysctrl/sync_data_int_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_FIFO/U0_WFIFO/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_FIFO/U0_WFIFO/g_wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_WFIFO/wptr_reg[0]/CK (DFFRX4M)               0.00       0.00 r
  U0_FIFO/U0_WFIFO/wptr_reg[0]/QN (DFFRX4M)               0.60       0.60 r
  U0_FIFO/U0_WFIFO/U21/Y (XNOR2X2M)                       0.29       0.89 f
  U0_FIFO/U0_WFIFO/g_wptr_reg[0]/D (DFFRQX2M)             0.00       0.89 f
  data arrival time                                                  0.89

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_WFIFO/g_wptr_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRHQX4M)               0.47       0.47 f
  U0_RegFile/U177/Y (OAI2BB2X1M)                          0.51       0.98 f
  U0_RegFile/regArr_reg[1][6]/D (DFFRHQX4M)               0.00       0.98 f
  data arrival time                                                  0.98

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][6]/CK (DFFRHQX4M)              0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RegFile/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_VLD_reg/Q (DFFRQX2M)                  0.68       0.68 f
  U0_RegFile/U279/Y (OAI2BB1X2M)                          0.39       1.07 f
  U0_RegFile/RdData_VLD_reg/D (DFFRQX2M)                  0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX8M)               0.50       0.50 f
  U0_RegFile/U235/Y (OAI2BB2X1M)                          0.50       0.99 f
  U0_RegFile/regArr_reg[0][7]/D (DFFRHQX8M)               0.00       0.99 f
  data arrival time                                                  0.99

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/QN (DFFRX4M)
                                                          0.59       0.59 r
  U0_Uart_Rx_Top/U0_data_sampling/U17/Y (OAI32X2M)        0.22       0.81 f
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/D (DFFRX4M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/QN (DFFRX4M)
                                                          0.59       0.59 r
  U0_Uart_Rx_Top/U0_data_sampling/U19/Y (OAI32X2M)        0.22       0.81 f
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/D (DFFRX4M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/CK (DFFRX4M)       0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/QN (DFFRX4M)       0.50       0.50 f
  U0_Uart_Rx_Top/U0_fsmRX/U123/Y (NOR2BX1M)               0.36       0.86 f
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/D (DFFRX4M)        0.00       0.86 f
  data arrival time                                                  0.86

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/Q (DFFRHQX8M)
                                                          0.63       0.63 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U45/Y (OAI2B2X1M)      0.52       1.16 f
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/D (DFFRHQX8M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/Q (DFFRQX4M)
                                                          0.77       0.77 f
  U0_Uart_Rx_Top/U0_data_sampling/U65/Y (OAI2BB2X1M)      0.52       1.29 f
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/D (DFFRQX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U0_Uart_Rx_Top/U0_deserializer/U24/Y (OAI2BB2X1M)       0.48       1.29 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U0_Uart_Rx_Top/U0_deserializer/U18/Y (OAI2BB2X1M)       0.48       1.29 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U0_Uart_Rx_Top/U0_deserializer/U22/Y (OAI2BB2X1M)       0.48       1.29 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U0_Uart_Rx_Top/U0_deserializer/U16/Y (OAI2BB2X1M)       0.48       1.29 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[4]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]/Q (DFFRX4M)
                                                          0.82       0.82 f
  U0_Uart_Rx_Top/U0_deserializer/U8/Y (OAI2BB2X1M)        0.48       1.30 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[7]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/Q (DFFRX4M)
                                                          0.82       0.82 f
  U0_Uart_Rx_Top/U0_deserializer/U14/Y (OAI2BB2X1M)       0.48       1.30 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]/Q (DFFRX4M)
                                                          0.82       0.82 f
  U0_Uart_Rx_Top/U0_deserializer/U12/Y (OAI2BB2X1M)       0.48       1.30 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]/Q (DFFRX4M)
                                                          0.82       0.82 f
  U0_Uart_Rx_Top/U0_deserializer/U20/Y (OAI2BB2X1M)       0.48       1.30 f
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[6]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U49/Y (OAI32X2M)       0.37       1.38 f
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/D (DFFRQX4M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/QN (DFFRX4M)
                                                          0.58       0.58 f
  U0_Uart_Rx_Top/U0_data_sampling/U60/Y (AOI21X2M)        0.53       1.11 r
  U0_Uart_Rx_Top/U0_data_sampling/U58/Y (OAI21X2M)        0.30       1.41 f
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]/D (DFFRQX1M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/QN (DFFRX4M)
                                                          0.58       0.58 f
  U0_Uart_Rx_Top/U0_data_sampling/U63/Y (AOI21X2M)        0.53       1.11 r
  U0_Uart_Rx_Top/U0_data_sampling/U61/Y (OAI21X2M)        0.30       1.41 f
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]/D (DFFRQX1M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/temp2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/CK (DFFRX4M)       0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/Q (DFFRX4M)        0.88       0.88 r
  U0_Uart_Rx_Top/U0_fsmRX/U5/Y (NOR4X2M)                  0.26       1.14 f
  U0_Uart_Rx_Top/U0_fsmRX/U115/Y (MXI2X1M)                0.39       1.53 f
  U0_Uart_Rx_Top/U0_fsmRX/temp2_reg/D (DFFRQX1M)          0.00       1.53 f
  data arrival time                                                  1.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_fsmRX/temp2_reg/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/CK (DFFRX4M)       0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[0]/Q (DFFRX4M)        0.88       0.88 r
  U0_Uart_Rx_Top/U0_fsmRX/U60/S (ADDHX1M)                 0.35       1.23 f
  U0_Uart_Rx_Top/U0_fsmRX/U122/Y (NOR2BX1M)               0.43       1.66 f
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[1]/D (DFFRX4M)        0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[1]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]/CK (DFFRX4M)       0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]/Q (DFFRX4M)        0.82       0.82 f
  U0_Uart_Rx_Top/U0_fsmRX/U80/Y (CLKXOR2X2M)              0.47       1.29 f
  U0_Uart_Rx_Top/U0_fsmRX/U119/Y (NOR2BX1M)               0.40       1.69 f
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]/D (DFFRX4M)        0.00       1.69 f
  data arrival time                                                  1.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[4]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/CK (DFFRX4M)       0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/Q (DFFRX4M)        0.88       0.88 r
  U0_Uart_Rx_Top/U0_fsmRX/U61/S (ADDHX1M)                 0.38       1.26 f
  U0_Uart_Rx_Top/U0_fsmRX/U121/Y (NOR2BX1M)               0.43       1.70 f
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/D (DFFRX4M)        0.00       1.70 f
  data arrival time                                                  1.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Uart_Rx_Top/U0_fsmRX/count_reg[2]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: U0_Pulse/Q_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Pulse/pulse_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_Pulse/Q_reg/CK (EDFFHQX2M)            0.00       0.00 r
  U0_Pulse/Q_reg/Q (EDFFHQX2M)             0.41       0.41 r
  U0_Pulse/U4/Y (NOR2BX1M)                 0.27       0.68 f
  U0_Pulse/pulse_reg/D (DFFRQX1M)          0.00       0.68 f
  data arrival time                                   0.68

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_Pulse/pulse_reg/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U0_FIFO/U1_sync/meta_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U1_sync/O_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U1_sync/meta_reg[3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_FIFO/U1_sync/meta_reg[3]/Q (DFFRQX1M)                0.68       0.68 f
  U0_FIFO/U1_sync/O_Ptr_reg[3]/D (DFFRQX1M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U1_sync/O_Ptr_reg[3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_FIFO/U1_sync/meta_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U1_sync/O_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U1_sync/meta_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_FIFO/U1_sync/meta_reg[2]/Q (DFFRQX1M)                0.68       0.68 f
  U0_FIFO/U1_sync/O_Ptr_reg[2]/D (DFFRQX1M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U1_sync/O_Ptr_reg[2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_FIFO/U1_sync/meta_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U1_sync/O_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U1_sync/meta_reg[1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_FIFO/U1_sync/meta_reg[1]/Q (DFFRQX1M)                0.68       0.68 f
  U0_FIFO/U1_sync/O_Ptr_reg[1]/D (DFFRQX1M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U1_sync/O_Ptr_reg[1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_FIFO/U1_sync/meta_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U1_sync/O_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U1_sync/meta_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_FIFO/U1_sync/meta_reg[0]/Q (DFFRQX1M)                0.68       0.68 f
  U0_FIFO/U1_sync/O_Ptr_reg[0]/D (DFFRQX1M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U1_sync/O_Ptr_reg[0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_divmux/int_Busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_divmux/int_Busy1_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_divmux/int_Busy_reg/CK (DFFRQX1M)                    0.00       0.00 r
  U0_divmux/int_Busy_reg/Q (DFFRQX1M)                     0.68       0.68 f
  U0_divmux/int_Busy1_reg/D (DFFRQX1M)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_divmux/int_Busy1_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[3]/CK (DFFRX4M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[3]/Q (DFFRX4M)                0.82       0.82 f
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/D (DFFRQX1M)             0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_UART_TX/U0_serializer/int_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[0]/CK (DFFRX4M)        0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[0]/QN (DFFRX4M)        0.59       0.59 r
  U0_UART_TX/U0_serializer/U11/Y (OAI21X2M)               0.26       0.85 f
  U0_UART_TX/U0_serializer/int_reg[0]/D (DFFRX4M)         0.00       0.85 f
  data arrival time                                                  0.85

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/int_reg[0]/CK (DFFRX4M)        0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[3]/CK (DFFRX4M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[3]/QN (DFFRX4M)               0.60       0.60 r
  U0_FIFO/U0_RFIFO/U23/Y (OAI211X2M)                      0.35       0.94 f
  U0_FIFO/U0_RFIFO/rptr_reg[3]/D (DFFRX4M)                0.00       0.94 f
  data arrival time                                                  0.94

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/rptr_reg[3]/CK (DFFRX4M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_UART_TX/U0_serializer/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/count_reg[1]/CK (DFFRX4M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/count_reg[1]/QN (DFFRX4M)      0.70       0.70 r
  U0_UART_TX/U0_serializer/U35/Y (OAI32X2M)               0.27       0.97 f
  U0_UART_TX/U0_serializer/count_reg[1]/D (DFFRX4M)       0.00       0.97 f
  data arrival time                                                  0.97

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/count_reg[1]/CK (DFFRX4M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_UART_TX/U0_serializer/int_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/S_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[0]/CK (DFFRX4M)        0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[0]/QN (DFFRX4M)        0.59       0.59 r
  U0_UART_TX/U0_serializer/U36/Y (OAI2BB2X1M)             0.42       1.02 f
  U0_UART_TX/U0_serializer/S_data_reg/D (DFFRQX1M)        0.00       1.02 f
  data arrival time                                                  1.02

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/S_data_reg/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[2]/CK (DFFRX4M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[2]/QN (DFFRX4M)               0.72       0.72 f
  U0_FIFO/U0_RFIFO/U16/Y (XNOR2X2M)                       0.34       1.06 f
  U0_FIFO/U0_RFIFO/g_rptr_reg[1]/D (DFFRQX1M)             0.00       1.06 f
  data arrival time                                                  1.06

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/g_rptr_reg[1]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[2]/CK (DFFRX4M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[2]/QN (DFFRX4M)               0.80       0.80 r
  U0_FIFO/U0_RFIFO/U19/Y (OAI21X2M)                       0.33       1.13 f
  U0_FIFO/U0_RFIFO/g_rptr_reg[2]/D (DFFRQX1M)             0.00       1.13 f
  data arrival time                                                  1.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/g_rptr_reg[2]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[0]/CK (DFFRX1M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[0]/QN (DFFRX1M)               0.72       0.72 f
  U0_FIFO/U0_RFIFO/U26/Y (XNOR2X2M)                       0.42       1.14 f
  U0_FIFO/U0_RFIFO/g_rptr_reg[0]/D (DFFRQX1M)             0.00       1.14 f
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/g_rptr_reg[0]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[0]/CK (DFFRX1M)               0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[0]/Q (DFFRX1M)                0.85       0.85 f
  U0_FIFO/U0_RFIFO/U18/Y (XNOR2X2M)                       0.37       1.22 f
  U0_FIFO/U0_RFIFO/rptr_reg[0]/D (DFFRX1M)                0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_FIFO/U0_RFIFO/rptr_reg[0]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_UART_TX/U0_serializer/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/count_reg[2]/CK (DFFRX4M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/count_reg[2]/QN (DFFRX4M)      0.65       0.65 f
  U0_UART_TX/U0_serializer/U37/Y (AO22X1M)                0.57       1.22 f
  U0_UART_TX/U0_serializer/count_reg[2]/D (DFFRX4M)       0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/count_reg[2]/CK (DFFRX4M)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_UART_TX/U0_serializer/int_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[4]/CK (DFFRQX1M)       0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[4]/Q (DFFRQX1M)        0.84       0.84 f
  U0_UART_TX/U0_serializer/U8/Y (OAI2B1X2M)               0.44       1.28 f
  U0_UART_TX/U0_serializer/int_reg[4]/D (DFFRQX1M)        0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/int_reg[4]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART_TX/U0_serializer/int_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[3]/CK (DFFRQX1M)       0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[3]/Q (DFFRQX1M)        0.84       0.84 f
  U0_UART_TX/U0_serializer/U7/Y (OAI2B1X2M)               0.44       1.28 f
  U0_UART_TX/U0_serializer/int_reg[3]/D (DFFRQX1M)        0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/int_reg[3]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART_TX/U0_serializer/int_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[2]/CK (DFFRQX1M)       0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[2]/Q (DFFRQX1M)        0.84       0.84 f
  U0_UART_TX/U0_serializer/U6/Y (OAI2B1X2M)               0.44       1.28 f
  U0_UART_TX/U0_serializer/int_reg[2]/D (DFFRQX1M)        0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/int_reg[2]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART_TX/U0_serializer/int_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/int_reg[1]/CK (DFFRQX1M)       0.00       0.00 r
  U0_UART_TX/U0_serializer/int_reg[1]/Q (DFFRQX1M)        0.84       0.84 f
  U0_UART_TX/U0_serializer/U5/Y (OAI2B1X2M)               0.44       1.28 f
  U0_UART_TX/U0_serializer/int_reg[1]/D (DFFRQX1M)        0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/int_reg[1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U1_RST_SYNC/EN_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/EN_reg/CK (DFFRQX2M)                        0.00       0.00 r
  U1_RST_SYNC/EN_reg/Q (DFFRQX2M)                         0.59       0.59 f
  U1_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_CLK (clock source 'UART_CLK')
  Endpoint: U0_CLK_DIV/o_div_clk1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  UART_CLK (in)                                           0.00       0.00 r
  U0_CLK_DIV/i_ref_clk (CLK_DIV_0)                        0.00       0.00 r
  U0_CLK_DIV/U10/Y (AOI22X1M)                             0.33       0.33 f
  U0_CLK_DIV/U31/Y (MXI2X1M)                              0.54       0.87 r
  U0_CLK_DIV/o_div_clk1_reg/D (DFFSRHQX2M)                0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/o_div_clk1_reg/CK (DFFSRHQX2M)               0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: UART_CLK (clock source 'UART_CLK')
  Endpoint: U1_CLK_DIV/o_div_clk1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  UART_CLK (in)                                           0.00       0.00 r
  U1_CLK_DIV/i_ref_clk (CLK_DIV_1)                        0.00       0.00 r
  U1_CLK_DIV/U10/Y (AOI22X1M)                             0.33       0.33 f
  U1_CLK_DIV/U31/Y (MXI2X1M)                              0.54       0.87 r
  U1_CLK_DIV/o_div_clk1_reg/D (DFFSRHQX2M)                0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/o_div_clk1_reg/CK (DFFSRHQX2M)               0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_CLK_DIV/count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[7]/Q (DFFRQX4M)                    0.73       0.73 f
  U0_CLK_DIV/U22/Y (CLKMX2X2M)                            0.45       1.18 f
  U0_CLK_DIV/count_reg[7]/D (DFFRQX4M)                    0.00       1.18 f
  data arrival time                                                  1.18

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U1_CLK_DIV/count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[7]/Q (DFFRQX4M)                    0.73       0.73 f
  U1_CLK_DIV/U22/Y (CLKMX2X2M)                            0.45       1.18 f
  U1_CLK_DIV/count_reg[7]/D (DFFRQX4M)                    0.00       1.18 f
  data arrival time                                                  1.18

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U23/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U24/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U25/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U26/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U27/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    0.85       0.85 f
  U0_CLK_DIV/U28/Y (CLKMX2X2M)                            0.51       1.36 f
  U0_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U23/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U24/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U25/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U26/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U27/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    0.85       0.85 f
  U1_CLK_DIV/U28/Y (CLKMX2X2M)                            0.51       1.36 f
  U1_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[0]/Q (DFFSQX2M)                    0.84       0.84 f
  U0_CLK_DIV/U29/Y (CLKMX2X2M)                            0.52       1.36 f
  U0_CLK_DIV/count_reg[0]/D (DFFSQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U1_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[0]/Q (DFFSQX2M)                    0.84       0.84 f
  U1_CLK_DIV/U29/Y (CLKMX2X2M)                            0.52       1.36 f
  U1_CLK_DIV/count_reg[0]/D (DFFSQX2M)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


1
