Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da0582d92724457c93ade27499795345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot JK_FF_tb_behav xil_defaultlib.JK_FF_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture jk_ff of entity xil_defaultlib.JK_FF_withTB [jk_ff_withtb_default]
Compiling architecture jk_ff_tb of entity xil_defaultlib.jk_ff_tb
Built simulation snapshot JK_FF_tb_behav
