INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ngcin/Documents/Vivado/program_counter/program_counter.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ngcin/Documents/Vivado/program_counter/program_counter.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
