Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Sep 17 19:38:23 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -hierarchical -file main_utilization_hierarchical_place.rpt
| Design       : main
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| main                       |            (top) |       2255 |       2239 |      16 |    0 | 1725 |     15 |      8 |            4 |
|   (main)                   |            (top) |        193 |        177 |      16 |    0 |  463 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2059 |       2059 |       0 |    0 | 1253 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        861 |        861 |       0 |    0 | 1089 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        667 |        667 |       0 |    0 |   99 |      1 |      1 |            0 |
|     dataCache_1            |        DataCache |        533 |        533 |       0 |    0 |   65 |      0 |      5 |            0 |
|   gpio                     |             gpio |          3 |          3 |       0 |    0 |    9 |      0 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


