<stg><name>quantl</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %mil = alloca i32 1

]]></Node>
<StgValue><ssdm name="mil"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2 %detl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %detl

]]></Node>
<StgValue><ssdm name="detl_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %el_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %el

]]></Node>
<StgValue><ssdm name="el_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %el_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %m = sub i32 0, i32 %el_read

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %m_2 = select i1 %tmp, i32 %m, i32 %el_read

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="30" op_0_bw="15">
<![CDATA[
entry:7 %zext_ln493 = zext i15 %detl_read

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:8 %store_ln485 = store i5 0, i5 %mil

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln493 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:0 %mil_1 = load i5 %mil

]]></Node>
<StgValue><ssdm name="mil_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:1 %icmp_ln493 = icmp_eq  i5 %mil_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln493"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:2 %add_ln493 = add i5 %mil_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln493 = br i1 %icmp_ln493, void %for.body.split, void %for.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.body.split:0 %zext_ln493_1 = zext i5 %mil_1

]]></Node>
<StgValue><ssdm name="zext_ln493_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_1

]]></Node>
<StgValue><ssdm name="decis_levl_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="5">
<![CDATA[
for.body.split:4 %decis_levl_load = load i5 %decis_levl_addr

]]></Node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln494"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="5">
<![CDATA[
for.body.split:4 %decis_levl_load = load i5 %decis_levl_addr

]]></Node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="15">
<![CDATA[
for.body.split:5 %zext_ln495 = zext i15 %decis_levl_load

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body.split:6 %mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493

]]></Node>
<StgValue><ssdm name="mul_ln495"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:7 %decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="15">
<![CDATA[
for.body.split:8 %zext_ln486 = zext i15 %decis

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:9 %icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %m_2

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:10 %br_ln496 = br i1 %icmp_ln496, void %for.end_ifconv, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln485 = store i5 %add_ln493, i5 %mil

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln493 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.end_ifconv:0 %mil_02 = phi i5 %mil_1, void %for.body.split, i5 30, void %for.body

]]></Node>
<StgValue><ssdm name="mil_02"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
for.end_ifconv:1 %zext_ln502 = zext i5 %mil_02

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:2 %quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="quant26bt_pos_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
for.end_ifconv:3 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:4 %quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="quant26bt_neg_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="5">
<![CDATA[
for.end_ifconv:5 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
for.end_ifconv:3 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="5">
<![CDATA[
for.end_ifconv:5 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:6 %ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril

]]></Node>
<StgValue><ssdm name="ril_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="6">
<![CDATA[
for.end_ifconv:7 %ret_ln505 = ret i6 %ril_2

]]></Node>
<StgValue><ssdm name="ret_ln505"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
