// Seed: 185600547
module module_0 ();
  logic [7:0] id_2;
  assign id_2[1'h0-1] = id_2;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output tri id_2,
    input logic id_3,
    input wand id_4,
    input logic id_5,
    input tri1 id_6,
    input logic id_7,
    input supply0 id_8,
    output uwire id_9
);
  assign id_2 = id_8;
  logic id_11 = id_7 ~^ ~id_8;
  module_0();
  task id_12;
    input id_13;
    begin
      id_11 = id_3;
      $display();
      id_12 += 1 == 1;
    end
    begin
      if (((id_12))) begin
        id_12 <= id_1;
      end
    end
  endtask
  always @(posedge 1 or posedge (id_12) > 1) begin
    id_11 <= id_5;
    wait (id_4);
  end
  assign id_13 = id_7;
  wire id_14;
endmodule
