{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529008772237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529008772238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 17:39:32 2018 " "Processing started: Thu Jun 14 17:39:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529008772238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529008772238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529008772239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529008772443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoRegsULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoRegsULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoRegsULA " "Found entity 1: circuitoRegsULA" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/circuitoRegsULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529008772531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoRegsULA " "Elaborating entity \"circuitoRegsULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529008772595 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo reg4bitsNovo:inst " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"reg4bitsNovo:inst\"" {  } { { "circuitoRegsULA.bdf" "inst" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/circuitoRegsULA.bdf" { { 112 224 352 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear reg4bitsNovo:inst\|enable-clear:inst6 " "Elaborating entity \"enable-clear\" for hierarchy \"reg4bitsNovo:inst\|enable-clear:inst6\"" {  } { { "reg4bitsNovo.bdf" "inst6" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/reg4bitsNovo.bdf" { { 216 448 600 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst2\"" {  } { { "circuitoRegsULA.bdf" "inst2" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/circuitoRegsULA.bdf" { { 304 552 688 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst2\|Somador:inst2 " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst2\|Somador:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { { 64 776 936 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full-adder.bdf 1 1 " "Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full-adder " "Found entity 1: full-adder" {  } { { "full-adder.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/full-adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full-adder ULA:inst2\|Somador:inst2\|full-adder:inst3 " "Elaborating entity \"full-adder\" for hierarchy \"ULA:inst2\|Somador:inst2\|full-adder:inst3\"" {  } { { "Somador.bdf" "inst3" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/Somador.bdf" { { 272 384 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULA.bdf 1 1 " "Using design file decoderULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULA " "Found entity 1: decoderULA" {  } { { "decoderULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/decoderULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULA ULA:inst2\|decoderULA:inst1 " "Elaborating entity \"decoderULA\" for hierarchy \"ULA:inst2\|decoderULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { { 264 -48 96 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772626 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/decoderULA.bdf" { { 184 200 248 216 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1529008772627 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/decoderULA.bdf" { { 104 200 248 136 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1529008772627 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/decoderULA.bdf" { { 144 200 248 176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1529008772627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst2\|Zera:inst8 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst2\|Zera:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { { 64 472 600 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst2\|Complemento:inst9 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst2\|Complemento:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { { 64 232 400 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_um.bdf 1 1 " "Using design file input_um.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_um " "Found entity 1: input_um" {  } { { "input_um.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/input_um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529008772635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1529008772635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_um ULA:inst2\|input_um:inst3 " "Elaborating entity \"input_um\" for hierarchy \"ULA:inst2\|input_um:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/ULA.bdf" { { 64 64 200 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529008772636 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "input_um.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/input_um.bdf" { { 224 304 488 240 "in\[4\]" "" } { 464 304 488 480 "in_one" "" } { 392 304 488 408 "in\[1\]" "" } { 336 304 488 352 "in\[2\]" "" } { 352 304 304 408 "" "" } { 280 304 488 296 "in\[3\]" "" } { 240 304 304 296 "" "" } { 296 304 304 352 "" "" } { 408 304 304 480 "" "" } { 352 264 304 352 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1529008772636 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ULA:inst2\|Somador:inst2\|S_out\[4\]\" " "Converted tri-state node \"ULA:inst2\|Somador:inst2\|S_out\[4\]\" into a selector" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { { 320 688 752 368 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1529008772730 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ULA:inst2\|Somador:inst2\|S_out\[3\]\" " "Converted tri-state node \"ULA:inst2\|Somador:inst2\|S_out\[3\]\" into a selector" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { { 320 688 752 368 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1529008772730 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ULA:inst2\|Somador:inst2\|S_out\[2\]\" " "Converted tri-state node \"ULA:inst2\|Somador:inst2\|S_out\[2\]\" into a selector" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { { 320 688 752 368 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1529008772730 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ULA:inst2\|Somador:inst2\|S_out\[1\]\" " "Converted tri-state node \"ULA:inst2\|Somador:inst2\|S_out\[1\]\" into a selector" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { { 320 688 752 368 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1529008772730 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ULA:inst2\|Somador:inst2\|S_out\[0\]\" " "Converted tri-state node \"ULA:inst2\|Somador:inst2\|S_out\[0\]\" into a selector" {  } { { "enable-clear.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/enable-clear.bdf" { { 320 688 752 368 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1529008772730 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1529008772730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/home/leonardo/EA773/lab4/circutoRegsULA/circuitoRegsULA.bdf" { { 224 1128 1304 240 "HEX4\[4..0\]" "" } { 72 880 936 88 "HEX4\[4..0\]" "" } { 216 1072 1136 232 "HEX4\[4..0\]" "" } { 80 928 1000 96 "HEX4\[0\]" "" } { 352 488 552 368 "HEX4\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529008773200 "|circuitoRegsULA|HEX4[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529008773200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529008773433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529008773433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529008773501 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529008773501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529008773501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529008773501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529008773510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 17:39:33 2018 " "Processing ended: Thu Jun 14 17:39:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529008773510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529008773510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529008773510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529008773510 ""}
