/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [25:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~celloutsig_1_6z[0];
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[50] | celloutsig_0_6z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[1] | celloutsig_1_4z[1]) & (in_data[180] | in_data[136]));
  assign celloutsig_1_7z = ~((in_data[170] | celloutsig_1_2z[4]) & (celloutsig_1_1z | in_data[159]));
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_11z, celloutsig_0_10z };
  assign out_data[3:0] = _06_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 8'h00;
    else _00_ <= in_data[26:19];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_4z[1:0], celloutsig_1_9z } / { 1'h1, celloutsig_1_6z[7:6] };
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] / { 1'h1, celloutsig_1_2z[2:1] };
  assign celloutsig_1_12z = { _01_[6:1], celloutsig_1_11z } / { 1'h1, in_data[114:109] };
  assign celloutsig_1_15z = { celloutsig_1_4z[0], celloutsig_1_9z, celloutsig_1_5z } / { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_0_0z = in_data[83:77] === in_data[89:83];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } === { celloutsig_0_8z[17:13], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:2] === in_data[191:190];
  assign celloutsig_0_3z = { in_data[31:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } > { _00_[7:4], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_8z[23:21], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z } > { in_data[18:15], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_0z[0] ? in_data[113:108] : { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[3:1], 1'h0 };
  assign celloutsig_1_16z = in_data[142:140] | celloutsig_1_4z;
  assign celloutsig_1_19z = { celloutsig_1_14z[11:5], celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_7z, _01_, celloutsig_1_8z } | { in_data[146:136], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_1_8z = { celloutsig_1_2z[5:1], celloutsig_1_7z } | { celloutsig_1_2z[5:1], celloutsig_1_1z };
  assign celloutsig_0_5z = & in_data[26:24];
  assign celloutsig_0_4z = | { in_data[17:15], celloutsig_0_0z };
  assign celloutsig_0_6z = | { _00_[2], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[7] & celloutsig_1_1z;
  assign celloutsig_0_1z = ^ in_data[16:3];
  assign celloutsig_1_14z = { in_data[173:165], celloutsig_1_2z } << { in_data[122:114], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z } >> in_data[164:156];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_0z, _00_, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, _00_, celloutsig_0_4z } <<< { _00_[3:0], celloutsig_0_1z, celloutsig_0_3z, _00_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, _00_ };
  assign celloutsig_0_10z = celloutsig_0_8z[16:14] <<< { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_12z = { in_data[20:19], celloutsig_0_4z, celloutsig_0_0z } <<< { _00_[4:2], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[118:115] <<< in_data[123:120];
  assign celloutsig_1_18z = ~((celloutsig_1_15z[0] & celloutsig_1_16z[0]) | (celloutsig_1_1z & celloutsig_1_17z[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[190]) | (celloutsig_1_2z[3] & in_data[123]));
  assign { out_data[128], out_data[126:96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
