INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment3/Assignment3.srcs/sources_1/new/DECODER_3to8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER_3to8_tb
