+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083130    0.001661    0.579155 v _202_/A (sg13g2_xor2_1)
     2    0.010542    0.048599    0.111305    0.690460 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048606    0.000606    0.691066 v _204_/A (sg13g2_xor2_1)
     1    0.001922    0.024756    0.059446    0.750512 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024756    0.000073    0.750585 v _297_/D (sg13g2_dfrbpq_1)
                                              0.750585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399749   clock uncertainty
                                  0.000000    0.399749   clock reconvergence pessimism
                                 -0.035096    0.364653   library hold time
                                              0.364653   data required time
---------------------------------------------------------------------------------------------
                                              0.364653   data required time
                                             -0.750585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385932   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083135    0.001755    0.579248 v _201_/A (sg13g2_and2_1)
     1    0.004153    0.024096    0.092125    0.671373 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024097    0.000165    0.671538 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015027    0.103669    0.092100    0.763638 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103683    0.001011    0.764649 ^ _208_/B (sg13g2_xor2_1)
     1    0.002680    0.027060    0.078265    0.842914 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027060    0.000195    0.843109 v _298_/D (sg13g2_dfrbpq_1)
                                              0.843109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399763   clock uncertainty
                                  0.000000    0.399763   clock reconvergence pessimism
                                 -0.035826    0.363937   library hold time
                                              0.363937   data required time
---------------------------------------------------------------------------------------------
                                              0.363937   data required time
                                             -0.843109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479171   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002046    0.021013    0.171668    0.321006 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021014    0.000077    0.321083 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019222    0.096755    0.408526    0.729609 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096775    0.001355    0.730963 ^ fanout77/A (sg13g2_buf_8)
     6    0.036697    0.033749    0.106893    0.837857 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033755    0.000869    0.838725 ^ _128_/A (sg13g2_inv_2)
     5    0.028715    0.052375    0.054703    0.893428 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052457    0.001754    0.895182 v _293_/D (sg13g2_dfrbpq_2)
                                              0.895182   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399339   clock uncertainty
                                  0.000000    0.399339   clock reconvergence pessimism
                                 -0.044024    0.355315   library hold time
                                              0.355315   data required time
---------------------------------------------------------------------------------------------
                                              0.355315   data required time
                                             -0.895182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539867   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002046    0.021013    0.171668    0.321006 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021014    0.000077    0.321083 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019222    0.096755    0.408526    0.729609 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096775    0.001355    0.730963 ^ fanout77/A (sg13g2_buf_8)
     6    0.036697    0.033749    0.106893    0.837857 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033903    0.002194    0.840051 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003052    0.033471    0.062909    0.902960 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033471    0.000200    0.903160 v _294_/D (sg13g2_dfrbpq_1)
                                              0.903160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399501   clock uncertainty
                                  0.000000    0.399501   clock reconvergence pessimism
                                 -0.037837    0.361664   library hold time
                                              0.361664   data required time
---------------------------------------------------------------------------------------------
                                              0.361664   data required time
                                             -0.903160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541495   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002745    0.023399    0.163927    0.313444 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023399    0.000157    0.313601 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068199    0.386146    0.699748 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068201    0.000440    0.700187 ^ fanout55/A (sg13g2_buf_8)
     8    0.042808    0.035135    0.094978    0.795165 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035850    0.003742    0.798907 ^ _195_/B (sg13g2_xor2_1)
     2    0.010844    0.048913    0.088183    0.887091 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.048925    0.000731    0.887822 v _196_/B (sg13g2_xor2_1)
     1    0.002159    0.025724    0.055626    0.943448 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025724    0.000079    0.943527 v _295_/D (sg13g2_dfrbpq_2)
                                              0.943527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399456   clock uncertainty
                                  0.000000    0.399456   clock reconvergence pessimism
                                 -0.035417    0.364039   library hold time
                                              0.364039   data required time
---------------------------------------------------------------------------------------------
                                              0.364039   data required time
                                             -0.943527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579488   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002745    0.023399    0.163927    0.313444 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023399    0.000157    0.313601 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068199    0.386146    0.699748 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068201    0.000440    0.700187 ^ fanout55/A (sg13g2_buf_8)
     8    0.042808    0.035135    0.094978    0.795165 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035226    0.001027    0.796192 ^ _199_/B (sg13g2_xnor2_1)
     2    0.011934    0.080230    0.094515    0.890707 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.080237    0.000621    0.891328 v _200_/B (sg13g2_xor2_1)
     1    0.003584    0.029247    0.074325    0.965653 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.029247    0.000232    0.965886 v _296_/D (sg13g2_dfrbpq_1)
                                              0.965886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399766   clock uncertainty
                                  0.000000    0.399766   clock reconvergence pessimism
                                 -0.036519    0.363247   library hold time
                                              0.363247   data required time
---------------------------------------------------------------------------------------------
                                              0.363247   data required time
                                             -0.965886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602639   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.009595    0.038102    0.177543    0.327306 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.038112    0.000585    0.327891 v fanout61/A (sg13g2_buf_2)
     5    0.034182    0.065165    0.113089    0.440980 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.065309    0.002669    0.443649 v _182_/A (sg13g2_nand2_1)
     1    0.006124    0.039936    0.052791    0.496441 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.039937    0.000386    0.496826 ^ _217_/A (sg13g2_nor3_1)
     1    0.005106    0.031838    0.046360    0.543187 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.031839    0.000373    0.543559 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003236    0.044348    0.079299    0.622858 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044349    0.000217    0.623075 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.368089    0.991165 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    0.991312 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.018342 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.018473 v _301_/D (sg13g2_dfrbpq_1)
                                              1.018473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399517   clock uncertainty
                                  0.000000    0.399517   clock reconvergence pessimism
                                 -0.032404    0.367114   library hold time
                                              0.367114   data required time
---------------------------------------------------------------------------------------------
                                              0.367114   data required time
                                             -1.018473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651359   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045229    0.000571    0.519179 ^ _212_/B (sg13g2_nor2_1)
     2    0.013362    0.052227    0.061666    0.580845 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052269    0.001214    0.582059 v _213_/C (sg13g2_nand3_1)
     2    0.010868    0.057123    0.075089    0.657148 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057142    0.000823    0.657972 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002260    0.030116    0.060102    0.718074 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030116    0.000147    0.718221 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001864    0.033816    0.368304    1.086526 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033816    0.000069    1.086595 v _300_/D (sg13g2_dfrbpq_1)
                                              1.086595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399288   clock uncertainty
                                  0.000000    0.399288   clock reconvergence pessimism
                                 -0.037948    0.361341   library hold time
                                              0.361341   data required time
---------------------------------------------------------------------------------------------
                                              0.361341   data required time
                                             -1.086595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725254   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065938    0.001261    1.097872 v _129_/A (sg13g2_inv_1)
     1    0.005913    0.039712    0.049350    1.147222 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039713    0.000244    1.147466 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399339   clock uncertainty
                                  0.000000    0.399339   clock reconvergence pessimism
                                 -0.105800    0.293538   library removal time
                                              0.293538   data required time
---------------------------------------------------------------------------------------------
                                              0.293538   data required time
                                             -1.147466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853928   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083135    0.001755    0.579248 v _201_/A (sg13g2_and2_1)
     1    0.004153    0.024096    0.092125    0.671373 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024097    0.000165    0.671538 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015027    0.103669    0.092100    0.763638 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103679    0.000868    0.764507 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006274    0.049650    0.088848    0.853355 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.049657    0.000478    0.853833 v _211_/A (sg13g2_xnor2_1)
     1    0.001897    0.027888    0.063810    0.917642 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027888    0.000071    0.917714 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001530    0.032850    0.365908    1.283621 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.032850    0.000060    1.283682 v _299_/D (sg13g2_dfrbpq_2)
                                              1.283682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399780   clock uncertainty
                                  0.000000    0.399780   clock reconvergence pessimism
                                 -0.037732    0.362049   library hold time
                                              0.362049   data required time
---------------------------------------------------------------------------------------------
                                              0.362049   data required time
                                             -1.283682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921633   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029934    0.001842    1.197255 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031910    0.037136    1.234391 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031920    0.000432    1.234823 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.234823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399501   clock uncertainty
                                  0.000000    0.399501   clock reconvergence pessimism
                                 -0.103572    0.295930   library removal time
                                              0.295930   data required time
---------------------------------------------------------------------------------------------
                                              0.295930   data required time
                                             -1.234823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.938893   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030141    0.002853    1.198267 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031727    0.037129    1.235396 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031740    0.000225    1.235621 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399766   clock uncertainty
                                  0.000000    0.399766   clock reconvergence pessimism
                                 -0.103531    0.296235   library removal time
                                              0.296235   data required time
---------------------------------------------------------------------------------------------
                                              0.296235   data required time
                                             -1.235621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939386   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029907    0.001677    1.197091 v _291_/A (sg13g2_inv_1)
     1    0.006145    0.033887    0.038696    1.235787 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033897    0.000455    1.236242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399288   clock uncertainty
                                  0.000000    0.399288   clock reconvergence pessimism
                                 -0.104164    0.295124   library removal time
                                              0.295124   data required time
---------------------------------------------------------------------------------------------
                                              0.295124   data required time
                                             -1.236242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941118   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030131    0.002811    1.198225 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033644    0.038637    1.236862 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033647    0.000249    1.237111 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399780   clock uncertainty
                                  0.000000    0.399780   clock reconvergence pessimism
                                 -0.104027    0.295754   library removal time
                                              0.295754   data required time
---------------------------------------------------------------------------------------------
                                              0.295754   data required time
                                             -1.237111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941357   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030111    0.002723    1.198137 v _286_/A (sg13g2_inv_1)
     1    0.006341    0.034680    0.039330    1.237467 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034691    0.000485    1.237952 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399456   clock uncertainty
                                  0.000000    0.399456   clock reconvergence pessimism
                                 -0.104321    0.295134   library removal time
                                              0.295134   data required time
---------------------------------------------------------------------------------------------
                                              0.295134   data required time
                                             -1.237952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942818   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030056    0.002475    1.197889 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035782    0.040201    1.238090 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035793    0.000493    1.238582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399517   clock uncertainty
                                  0.000000    0.399517   clock reconvergence pessimism
                                 -0.104731    0.294786   library removal time
                                              0.294786   data required time
---------------------------------------------------------------------------------------------
                                              0.294786   data required time
                                             -1.238582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943796   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030092    0.002641    1.198055 v _289_/A (sg13g2_inv_1)
     1    0.006748    0.036234    0.040563    1.238618 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036244    0.000489    1.239107 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399763   clock uncertainty
                                  0.000000    0.399763   clock reconvergence pessimism
                                 -0.104879    0.294884   library removal time
                                              0.294884   data required time
---------------------------------------------------------------------------------------------
                                              0.294884   data required time
                                             -1.239107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944222   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030181    0.003016    1.198429 v _288_/A (sg13g2_inv_1)
     1    0.007225    0.038091    0.041990    1.240420 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038104    0.000548    1.240968 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.240968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399749   clock uncertainty
                                  0.000000    0.399749   clock reconvergence pessimism
                                 -0.105436    0.294313   library removal time
                                              0.294313   data required time
---------------------------------------------------------------------------------------------
                                              0.294313   data required time
                                             -1.240968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946655   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011380    0.043348    0.181837    0.331126 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043366    0.000824    0.331950 v output2/A (sg13g2_buf_1)
     1    0.006653    0.030411    0.076963    0.408913 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030416    0.000401    0.409315 v sign (out)
                                              0.409315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.409315   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159315   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011380    0.043348    0.181837    0.331126 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043358    0.000624    0.331750 v _127_/A (sg13g2_inv_1)
     1    0.011713    0.057963    0.060672    0.392422 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.057974    0.000663    0.393084 ^ output3/A (sg13g2_buf_1)
     1    0.008459    0.044011    0.088166    0.481251 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.044019    0.000583    0.481833 ^ signB (out)
                                              0.481833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.481833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231833   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029054    0.002017    0.445192 v _180_/A (sg13g2_nand2_1)
     1    0.003063    0.024157    0.031650    0.476842 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024158    0.000208    0.477050 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.054937    0.082359    0.559410 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.054987    0.000983    0.560392 ^ sine_out[28] (out)
                                              0.560392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560392   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310392   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032244    0.001837    0.452662 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004797    0.024309    0.034961    0.487623 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024313    0.000291    0.487914 v output17/A (sg13g2_buf_1)
     1    0.008468    0.035166    0.073268    0.561183 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035174    0.000516    0.561699 v sine_out[21] (out)
                                              0.561699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.561699   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311699   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029029    0.001858    0.445032 v _170_/A (sg13g2_nand2_1)
     1    0.003174    0.024560    0.031995    0.477027 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.024560    0.000124    0.477151 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.057168    0.084152    0.561303 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057213    0.000906    0.562210 ^ sine_out[24] (out)
                                              0.562210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562210   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312209   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032218    0.001648    0.452473 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006937    0.030402    0.040197    0.492669 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.030416    0.000508    0.493178 v output13/A (sg13g2_buf_1)
     1    0.007641    0.032929    0.073993    0.567171 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.032930    0.000200    0.567371 v sine_out[18] (out)
                                              0.567371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.567371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317370   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032247    0.001860    0.452684 ^ _167_/A (sg13g2_nor2_1)
     1    0.006741    0.032765    0.043718    0.496402 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032771    0.000402    0.496804 v output19/A (sg13g2_buf_1)
     1    0.008794    0.036331    0.077673    0.574477 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036339    0.000538    0.575015 v sine_out[23] (out)
                                              0.575015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.575015   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325015   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029034    0.001893    0.445067 v _175_/A (sg13g2_nand2_1)
     1    0.006770    0.037845    0.042573    0.487640 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037861    0.000604    0.488244 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.057856    0.090225    0.578469 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057898    0.000852    0.579321 ^ sine_out[26] (out)
                                              0.579321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.579321   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329321   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029027    0.001847    0.445022 v _172_/A (sg13g2_nand2_1)
     1    0.008488    0.044452    0.047624    0.492646 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044472    0.000731    0.493377 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.054462    0.090328    0.583705 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054520    0.001086    0.584791 ^ sine_out[25] (out)
                                              0.584791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.584791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029032    0.001876    0.445051 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007774    0.048975    0.053371    0.498422 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048991    0.000693    0.499114 ^ output23/A (sg13g2_buf_1)
     1    0.011624    0.056015    0.093377    0.592491 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.056074    0.001108    0.593599 ^ sine_out[27] (out)
                                              0.593599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.593599   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343599   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064215    0.002664    0.473936 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002702    0.039679    0.050124    0.524060 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039679    0.000105    0.524165 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.040391    0.078095    0.602260 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040391    0.000200    0.602459 ^ sine_out[16] (out)
                                              0.602459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.602459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064205    0.002586    0.473858 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002883    0.040625    0.050990    0.524848 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040625    0.000113    0.524961 ^ output16/A (sg13g2_buf_1)
     1    0.007688    0.040612    0.078646    0.603608 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040612    0.000202    0.603810 ^ sine_out[20] (out)
                                              0.603810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.603810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353810   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079417    0.002664    0.489675 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005162    0.033972    0.051526    0.541201 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.033975    0.000327    0.541528 v output18/A (sg13g2_buf_1)
     1    0.008159    0.034500    0.076649    0.618178 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.034507    0.000493    0.618671 v sine_out[22] (out)
                                              0.618671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.618671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.368671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079431    0.002797    0.489808 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004112    0.034833    0.053403    0.543211 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034833    0.000288    0.543498 v output12/A (sg13g2_buf_1)
     1    0.007638    0.033036    0.075869    0.619367 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033037    0.000200    0.619567 v sine_out[17] (out)
                                              0.619567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.619567   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079452    0.002981    0.489991 ^ _160_/A (sg13g2_nor2_1)
     1    0.005423    0.029284    0.058849    0.548840 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029288    0.000364    0.549204 v output14/A (sg13g2_buf_1)
     1    0.007625    0.032854    0.073474    0.622678 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032855    0.000199    0.622877 v sine_out[19] (out)
                                              0.622877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622877   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372877   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030358    0.002416    0.419166 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011792    0.085335    0.096313    0.515478 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.085356    0.001080    0.516559 v output28/A (sg13g2_buf_1)
     1    0.014093    0.053235    0.113403    0.629961 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.053240    0.000572    0.630533 v sine_out[31] (out)
                                              0.630533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.630533   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380533   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037765    0.007287    0.458317 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.009340    0.068333    0.076195    0.534512 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.068360    0.001089    0.535601 v output15/A (sg13g2_buf_1)
     1    0.013550    0.051234    0.104419    0.640020 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051259    0.001056    0.641076 v sine_out[1] (out)
                                              0.641076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.641076   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391076   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079333    0.001628    0.488638 ^ _281_/A (sg13g2_nor2_1)
     1    0.011783    0.050399    0.077509    0.566148 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.050440    0.000934    0.567082 v output35/A (sg13g2_buf_1)
     1    0.009370    0.038471    0.086802    0.653884 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038471    0.000236    0.654120 v sine_out[8] (out)
                                              0.654120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654120   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404120   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041611    0.000412    0.512343 v _284_/A (sg13g2_and2_1)
     1    0.005334    0.027009    0.077079    0.589422 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027013    0.000312    0.589734 v output7/A (sg13g2_buf_1)
     1    0.007856    0.033464    0.073094    0.662828 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033464    0.000163    0.662992 v sine_out[12] (out)
                                              0.662992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.662992   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412992   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045235    0.000712    0.519320 ^ _145_/B (sg13g2_nand2_1)
     1    0.005763    0.045423    0.064014    0.583334 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045425    0.000370    0.583704 v output9/A (sg13g2_buf_1)
     1    0.007642    0.033319    0.080388    0.664092 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033319    0.000200    0.664292 v sine_out[14] (out)
                                              0.664292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.664292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.414292   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045229    0.000571    0.519179 ^ _212_/B (sg13g2_nor2_1)
     2    0.013362    0.052227    0.061666    0.580845 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052266    0.001172    0.582017 v output26/A (sg13g2_buf_1)
     1    0.009626    0.039267    0.087823    0.669840 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.039297    0.000987    0.670827 v sine_out[2] (out)
                                              0.670827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.670827   data arrival time
---------------------------------------------------------------------------------------------
                                              1.420827   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043589    0.000614    0.561605 ^ _278_/A (sg13g2_nor2_1)
     1    0.002944    0.024771    0.038562    0.600167 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024771    0.000205    0.600372 v output33/A (sg13g2_buf_1)
     1    0.009493    0.038205    0.075946    0.676318 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038216    0.000613    0.676931 v sine_out[6] (out)
                                              0.676931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.676931   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426931   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037744    0.007254    0.458284 ^ _143_/A (sg13g2_nor2_1)
     2    0.006827    0.034023    0.046203    0.504487 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034024    0.000205    0.504692 v _147_/A (sg13g2_nand2_1)
     2    0.008000    0.043473    0.048013    0.552705 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.043481    0.000470    0.553175 ^ _275_/B (sg13g2_nor2_1)
     1    0.006394    0.030697    0.042877    0.596052 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.030727    0.000563    0.596615 v output30/A (sg13g2_buf_1)
     1    0.011550    0.044508    0.083215    0.679830 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.044547    0.001186    0.681016 v sine_out[3] (out)
                                              0.681016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.681016   data arrival time
---------------------------------------------------------------------------------------------
                                              1.431016   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043581    0.000393    0.561384 ^ _277_/A (sg13g2_nor2_1)
     1    0.004429    0.028692    0.042368    0.603752 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028693    0.000297    0.604049 v output32/A (sg13g2_buf_1)
     1    0.011247    0.043524    0.081823    0.685872 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.043541    0.000799    0.686671 v sine_out[5] (out)
                                              0.686671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.686671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.436671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043581    0.000397    0.561388 ^ _279_/A (sg13g2_nor2_1)
     1    0.004620    0.029197    0.042872    0.604260 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029198    0.000280    0.604540 v output34/A (sg13g2_buf_1)
     1    0.011116    0.043164    0.081581    0.686121 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043196    0.001074    0.687196 v sine_out[7] (out)
                                              0.687196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.687196   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437196   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037744    0.007254    0.458284 ^ _143_/A (sg13g2_nor2_1)
     2    0.006827    0.034023    0.046203    0.504487 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034024    0.000205    0.504692 v _147_/A (sg13g2_nand2_1)
     2    0.008000    0.043473    0.048013    0.552705 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.043481    0.000479    0.553184 ^ _149_/B (sg13g2_nand2_1)
     1    0.005172    0.042156    0.060866    0.614050 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042158    0.000325    0.614375 v output10/A (sg13g2_buf_1)
     1    0.007638    0.033225    0.078989    0.693364 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033226    0.000200    0.693563 v sine_out[15] (out)
                                              0.693563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.693563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043592    0.000668    0.561659 ^ _276_/A (sg13g2_nor2_1)
     1    0.006274    0.033576    0.047110    0.608769 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033584    0.000393    0.609162 v output31/A (sg13g2_buf_1)
     1    0.011522    0.044455    0.084581    0.693743 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.044472    0.000820    0.694563 v sine_out[4] (out)
                                              0.694563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.694563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.038625    0.008538    0.459568 ^ _255_/A (sg13g2_nor4_1)
     1    0.004519    0.036237    0.047316    0.506885 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.036240    0.000647    0.507532 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006974    0.081327    0.081255    0.588786 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.081332    0.000673    0.589460 ^ output4/A (sg13g2_buf_1)
     1    0.011189    0.055176    0.106348    0.695808 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.055178    0.000422    0.696230 ^ sine_out[0] (out)
                                              0.696230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.696230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446230   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093353    0.002030    0.436182 v fanout65/A (sg13g2_buf_8)
     8    0.045237    0.033455    0.112759    0.548941 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034808    0.005134    0.554075 v _282_/A1 (sg13g2_a21oi_1)
     1    0.003083    0.045094    0.064571    0.618646 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.045095    0.000233    0.618879 ^ output5/A (sg13g2_buf_1)
     1    0.007910    0.041592    0.081222    0.700101 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041593    0.000185    0.700286 ^ sine_out[10] (out)
                                              0.700286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.700286   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450286   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099117    0.001995    0.586475 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003598    0.033632    0.052384    0.638859 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033632    0.000235    0.639094 v output6/A (sg13g2_buf_1)
     1    0.007905    0.033754    0.075870    0.714964 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033761    0.000481    0.715445 v sine_out[11] (out)
                                              0.715445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.715445   data arrival time
---------------------------------------------------------------------------------------------
                                              1.465445   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099089    0.001459    0.585939 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003905    0.034393    0.053438    0.639377 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.034393    0.000243    0.639621 v output36/A (sg13g2_buf_1)
     1    0.008515    0.035554    0.077692    0.717312 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035562    0.000522    0.717835 v sine_out[9] (out)
                                              0.717835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.717835   data arrival time
---------------------------------------------------------------------------------------------
                                              1.467835   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099108    0.001833    0.586313 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005831    0.039320    0.060058    0.646371 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.039323    0.000338    0.646709 v output8/A (sg13g2_buf_1)
     1    0.007641    0.033153    0.077813    0.724522 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033153    0.000149    0.724671 v sine_out[13] (out)
                                              0.724671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.724671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056624    0.000912    0.592858 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005070    0.050631    0.058990    0.651848 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.050633    0.000205    0.652053 ^ output25/A (sg13g2_buf_1)
     1    0.012243    0.058474    0.095987    0.748040 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.058487    0.000878    0.748919 ^ sine_out[29] (out)
                                              0.748919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.748919   data arrival time
---------------------------------------------------------------------------------------------
                                              1.498919   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056636    0.001165    0.593111 v _186_/B1 (sg13g2_a21oi_1)
     1    0.008906    0.072050    0.076803    0.669914 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.072076    0.001076    0.670990 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.053640    0.101104    0.772094 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.053665    0.001080    0.773174 ^ sine_out[30] (out)
                                              0.773174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.773174   data arrival time
---------------------------------------------------------------------------------------------
                                              1.523174   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056624    0.000910    0.592856 v _189_/B1 (sg13g2_o21ai_1)
     1    0.012750    0.076778    0.082925    0.675781 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.076805    0.001182    0.676962 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.065720    0.112249    0.789211 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.065738    0.001068    0.790279 ^ sine_out[32] (out)
                                              0.790279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.790279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.540279   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192536    0.001074    1.133002 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007618    0.080339    0.129829    1.262831 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080340    0.000382    1.263213 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003788    0.076927    0.109260    1.372474 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076927    0.000151    1.372625 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005486    0.059469    0.082008    1.454632 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059471    0.000576    1.455209 v _273_/A (sg13g2_nor2_1)
     1    0.005601    0.070466    0.081955    1.537163 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.070466    0.000233    1.537396 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009340    0.084348    0.093519    1.630915 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.084363    0.001090    1.632005 v output15/A (sg13g2_buf_1)
     1    0.013550    0.051547    0.111315    1.743319 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051572    0.001056    1.744376 v sine_out[1] (out)
                                              1.744376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.744376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.005624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192536    0.001074    1.133002 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007618    0.080339    0.129829    1.262831 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080339    0.000229    1.263061 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003529    0.078610    0.100088    1.363149 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078610    0.000243    1.363392 ^ _239_/B (sg13g2_and3_1)
     1    0.007499    0.048022    0.144592    1.507984 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048026    0.000462    1.508447 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006916    0.084113    0.085361    1.593808 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084114    0.000666    1.594473 v output4/A (sg13g2_buf_1)
     1    0.011189    0.044583    0.105687    1.700160 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.044586    0.000422    1.700582 v sine_out[0] (out)
                                              1.700582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.700582   data arrival time
---------------------------------------------------------------------------------------------
                                              2.049417   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085388    0.002379    1.259806 v _189_/A2 (sg13g2_o21ai_1)
     1    0.012750    0.159834    0.168750    1.428556 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.159848    0.001183    1.429739 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.067515    0.138156    1.567895 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.067533    0.001068    1.568963 ^ sine_out[32] (out)
                                              1.568963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.568963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.181037   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104629    0.000982    1.123861 v _177_/B (sg13g2_nand2_1)
     3    0.011683    0.072508    0.093076    1.216937 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072542    0.000619    1.217556 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085008    0.097784    1.315340 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085040    0.000683    1.316024 v _281_/B (sg13g2_nor2_1)
     1    0.011842    0.119967    0.123638    1.439662 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.119978    0.000942    1.440604 ^ output35/A (sg13g2_buf_1)
     1    0.009370    0.049296    0.113989    1.554593 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.049296    0.000236    1.554829 ^ sine_out[8] (out)
                                              1.554829   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.554829   data arrival time
---------------------------------------------------------------------------------------------
                                              2.195171   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085406    0.002572    1.259999 v _186_/A2 (sg13g2_a21oi_1)
     1    0.008906    0.101090    0.126607    1.386606 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.101109    0.001077    1.387683 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.054357    0.112893    1.500576 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054382    0.001080    1.501656 ^ sine_out[30] (out)
                                              1.501656   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.501656   data arrival time
---------------------------------------------------------------------------------------------
                                              2.248344   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244304    0.001597    1.151432 v _138_/B (sg13g2_nor2_1)
     2    0.010178    0.132581    0.153567    1.304999 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132585    0.000623    1.305622 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005831    0.063978    0.104804    1.410426 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.063979    0.000338    1.410764 v output8/A (sg13g2_buf_1)
     1    0.007641    0.033790    0.088314    1.499078 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033790    0.000149    1.499227 v sine_out[13] (out)
                                              1.499227   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.499227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.250773   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104629    0.000982    1.123861 v _177_/B (sg13g2_nand2_1)
     3    0.011683    0.072508    0.093076    1.216937 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072542    0.000619    1.217556 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085008    0.097784    1.315340 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085042    0.000771    1.316112 v _180_/B (sg13g2_nand2_1)
     1    0.003063    0.038941    0.055625    1.371737 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038941    0.000208    1.371946 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.055278    0.088726    1.460671 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055328    0.000983    1.461654 ^ sine_out[28] (out)
                                              1.461654   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.461654   data arrival time
---------------------------------------------------------------------------------------------
                                              2.288346   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244304    0.001597    1.151432 v _138_/B (sg13g2_nor2_1)
     2    0.010178    0.132581    0.153567    1.304999 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132585    0.000591    1.305590 ^ _279_/B (sg13g2_nor2_1)
     1    0.004620    0.041549    0.062504    1.368094 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.041550    0.000280    1.368374 v output34/A (sg13g2_buf_1)
     1    0.011116    0.043434    0.086880    1.455253 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043465    0.001074    1.456328 v sine_out[7] (out)
                                              1.456328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.456328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293672   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244309    0.001852    1.151686 v _156_/B (sg13g2_nand2b_1)
     2    0.007838    0.083607    0.110587    1.262273 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.083607    0.000238    1.262511 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007715    0.063153    0.089618    1.352130 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.063189    0.000685    1.352815 v output23/A (sg13g2_buf_1)
     1    0.011624    0.045401    0.097447    1.450262 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045433    0.001107    1.451368 v sine_out[27] (out)
                                              1.451368   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.451368   data arrival time
---------------------------------------------------------------------------------------------
                                              2.298632   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244309    0.001852    1.151686 v _156_/B (sg13g2_nand2b_1)
     2    0.007838    0.083607    0.110587    1.262273 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.083608    0.000371    1.262644 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006937    0.063534    0.094468    1.357112 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.063538    0.000509    1.357621 v output13/A (sg13g2_buf_1)
     1    0.007641    0.033784    0.088101    1.445722 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033785    0.000200    1.445921 v sine_out[18] (out)
                                              1.445921   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.445921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.304079   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001103    1.133030 ^ _147_/B (sg13g2_nand2_1)
     2    0.007617    0.072762    0.113229    1.246259 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072764    0.000448    1.246707 v _275_/B (sg13g2_nor2_1)
     1    0.006453    0.077466    0.085458    1.332164 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.077498    0.000572    1.332736 ^ output30/A (sg13g2_buf_1)
     1    0.011550    0.056387    0.105336    1.438072 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.056416    0.001187    1.439259 ^ sine_out[3] (out)
                                              1.439259   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.439259   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310741   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131978    0.001200    1.308255 ^ output26/A (sg13g2_buf_1)
     1    0.009626    0.050540    0.117665    1.425920 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.050563    0.000987    1.426908 ^ sine_out[2] (out)
                                              1.426908   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.426908   data arrival time
---------------------------------------------------------------------------------------------
                                              2.323092   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085324    0.001458    1.258885 v _278_/B (sg13g2_nor2_1)
     1    0.003003    0.055527    0.067753    1.326638 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055527    0.000210    1.326848 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.047922    0.090152    1.417000 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.047930    0.000613    1.417613 ^ sine_out[6] (out)
                                              1.417613   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.417613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.332387   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247678    0.001880    1.168131 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005011    0.085494    0.124243    1.292374 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.085494    0.000202    1.292576 v output25/A (sg13g2_buf_1)
     1    0.012243    0.047679    0.108670    1.401246 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.047697    0.000878    1.402124 v sine_out[29] (out)
                                              1.402124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.402124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.347876   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026413    0.000691    0.870106 v _141_/A (sg13g2_or2_1)
     3    0.013096    0.056512    0.130314    1.000419 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056518    0.000591    1.001010 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013152    0.161387    0.159367    1.160377 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.161415    0.001683    1.162060 ^ _174_/B (sg13g2_nand2_1)
     1    0.004012    0.050636    0.087684    1.249744 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.050636    0.000157    1.249901 v _175_/B (sg13g2_nand2_1)
     1    0.006770    0.044981    0.055143    1.305044 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.045003    0.000604    1.305648 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.058014    0.093302    1.398950 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.058027    0.000852    1.399802 ^ sine_out[26] (out)
                                              1.399802   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.399802   data arrival time
---------------------------------------------------------------------------------------------
                                              2.350198   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244307    0.001774    1.151609 v _166_/A (sg13g2_nor2_1)
     1    0.004016    0.076016    0.108026    1.259634 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.076016    0.000280    1.259914 ^ _167_/B (sg13g2_nor2_1)
     1    0.006741    0.037631    0.055373    1.315287 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037635    0.000402    1.315689 v output19/A (sg13g2_buf_1)
     1    0.008794    0.036449    0.079750    1.395439 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036458    0.000538    1.395976 v sine_out[23] (out)
                                              1.395976   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.395976   data arrival time
---------------------------------------------------------------------------------------------
                                              2.354024   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247673    0.001636    1.167886 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004797    0.074083    0.125784    1.293670 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074083    0.000292    1.293962 v output17/A (sg13g2_buf_1)
     1    0.008468    0.036400    0.094504    1.388466 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036408    0.000516    1.388982 v sine_out[21] (out)
                                              1.388982   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.388982   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361018   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001103    1.133030 ^ _147_/B (sg13g2_nand2_1)
     2    0.007617    0.072762    0.113229    1.246259 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072764    0.000453    1.246712 v _149_/B (sg13g2_nand2_1)
     1    0.005231    0.043800    0.058611    1.305323 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043800    0.000331    1.305653 ^ output10/A (sg13g2_buf_1)
     1    0.007638    0.040514    0.079863    1.385516 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.040514    0.000200    1.385716 ^ sine_out[15] (out)
                                              1.385716   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.385716   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364284   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057215    0.001248    1.135113 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004171    0.120434    0.137209    1.272322 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.120434    0.000293    1.272614 ^ output12/A (sg13g2_buf_1)
     1    0.007638    0.042857    0.109000    1.381615 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.042857    0.000200    1.381814 ^ sine_out[17] (out)
                                              1.381814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.381814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.368186   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001096    1.133024 ^ _171_/A (sg13g2_nand2_1)
     1    0.003399    0.060487    0.082827    1.215851 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060487    0.000135    1.215986 v _172_/B (sg13g2_nand2_1)
     1    0.008488    0.053020    0.064490    1.280477 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.053058    0.000731    1.281208 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.054665    0.094025    1.375233 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054722    0.001086    1.376319 ^ sine_out[25] (out)
                                              1.376319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.376319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.373681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247674    0.001711    1.167962 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003025    0.065629    0.115580    1.283542 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065629    0.000228    1.283770 v output5/A (sg13g2_buf_1)
     1    0.007910    0.034604    0.089670    1.373440 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034604    0.000185    1.373625 v sine_out[10] (out)
                                              1.373625   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.373625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.376375   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247681    0.002011    1.168262 ^ _276_/B (sg13g2_nor2_1)
     1    0.006274    0.063599    0.088799    1.257061 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.063601    0.000393    1.257454 v output31/A (sg13g2_buf_1)
     1    0.011522    0.045096    0.097465    1.354919 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.045113    0.000820    1.355739 v sine_out[4] (out)
                                              1.355739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.355739   data arrival time
---------------------------------------------------------------------------------------------
                                              2.394261   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029400    0.001007    0.950648 v _158_/B (sg13g2_nor2_1)
     3    0.016262    0.148362    0.129270    1.079918 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.148379    0.001331    1.081249 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.058845    0.099638    1.180888 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.058845    0.000156    1.181043 v _160_/B (sg13g2_nor2_1)
     1    0.005482    0.067997    0.074895    1.255938 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.067999    0.000369    1.256307 ^ output14/A (sg13g2_buf_1)
     1    0.007625    0.041185    0.090207    1.346514 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041185    0.000199    1.346713 ^ sine_out[19] (out)
                                              1.346713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.346713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403287   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057214    0.001231    1.135095 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005221    0.074500    0.094036    1.229131 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.074500    0.000332    1.229463 ^ output18/A (sg13g2_buf_1)
     1    0.008159    0.043347    0.094438    1.323901 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043352    0.000493    1.324394 ^ sine_out[22] (out)
                                              1.324394   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.324394   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425606   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104626    0.000805    1.123683 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003963    0.068825    0.103038    1.226721 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068826    0.000248    1.226969 ^ output36/A (sg13g2_buf_1)
     1    0.008515    0.044539    0.093035    1.320005 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044545    0.000523    1.320527 ^ sine_out[9] (out)
                                              1.320527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.320527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.429473   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067110    0.000673    1.179008 v _145_/B (sg13g2_nand2_1)
     1    0.005822    0.045233    0.058451    1.237459 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045244    0.000376    1.237835 ^ output9/A (sg13g2_buf_1)
     1    0.007642    0.040569    0.080492    1.318327 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.040569    0.000200    1.318527 ^ sine_out[14] (out)
                                              1.318527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.318527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431473   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057205    0.001060    1.134924 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003656    0.066655    0.084722    1.219646 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066655    0.000240    1.219886 ^ output6/A (sg13g2_buf_1)
     1    0.007905    0.042154    0.090317    1.310203 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042159    0.000481    1.310684 ^ sine_out[11] (out)
                                              1.310684   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.310684   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439316   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104628    0.000943    1.123822 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002883    0.057612    0.096435    1.220256 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.057612    0.000113    1.220369 ^ output16/A (sg13g2_buf_1)
     1    0.007688    0.041116    0.085936    1.306305 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041116    0.000202    1.306507 ^ sine_out[20] (out)
                                              1.306507   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.306507   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443493   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057206    0.001073    1.134937 v _277_/B (sg13g2_nor2_1)
     1    0.004488    0.060513    0.068248    1.203186 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.060513    0.000302    1.203488 ^ output32/A (sg13g2_buf_1)
     1    0.011247    0.054824    0.097337    1.300824 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.054836    0.000799    1.301623 ^ sine_out[5] (out)
                                              1.301623   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.301623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448377   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123311    0.001564    0.984205 v _168_/B (sg13g2_nor2_1)
     2    0.008479    0.100199    0.113086    1.097291 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.100203    0.000528    1.097818 ^ _169_/B (sg13g2_nand2_1)
     1    0.003463    0.046064    0.071984    1.169802 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046064    0.000139    1.169941 v _170_/B (sg13g2_nand2_1)
     1    0.003174    0.031333    0.042306    1.212247 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031334    0.000124    1.212372 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.057319    0.087070    1.299442 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057363    0.000906    1.300348 ^ sine_out[24] (out)
                                              1.300348   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.300348   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449652   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123304    0.001326    0.983966 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011851    0.156230    0.176424    1.160390 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.156242    0.001090    1.161481 ^ output28/A (sg13g2_buf_1)
     1    0.014093    0.068012    0.137767    1.299248 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.068016    0.000572    1.299820 ^ sine_out[31] (out)
                                              1.299820   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.299820   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450180   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002667    0.023123    0.163657    0.313423 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023123    0.000102    0.313525 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002758    0.033727    0.353495    0.667020 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.033727    0.000110    0.667130 ^ fanout70/A (sg13g2_buf_2)
     5    0.031671    0.073691    0.109306    0.776436 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.073797    0.001969    0.778406 ^ fanout69/A (sg13g2_buf_8)
     8    0.042000    0.034985    0.097787    0.876193 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.035353    0.002112    0.878306 ^ _215_/B (sg13g2_nand3_1)
     2    0.011172    0.124651    0.120760    0.999066 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.124660    0.000863    0.999928 v _284_/B (sg13g2_and2_1)
     1    0.005334    0.029681    0.117041    1.116969 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.029693    0.000312    1.117281 v output7/A (sg13g2_buf_1)
     1    0.007856    0.033532    0.074236    1.191517 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033532    0.000163    1.191681 v sine_out[12] (out)
                                              1.191681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.191681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151462    0.000660    1.445204 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014491    0.111868    0.153185    1.598389 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111883    0.000826    1.599216 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006340    0.106826    0.131588    1.730803 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106827    0.000483    1.731287 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001860    0.053839    0.109353    1.840640 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053839    0.000070    1.840710 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001510    0.029331    0.365167    2.205877 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029331    0.000059    2.205936 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.205936   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    5.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899780   clock uncertainty
                                  0.000000    4.899780   clock reconvergence pessimism
                                 -0.115153    4.784627   library setup time
                                              4.784627   data required time
---------------------------------------------------------------------------------------------
                                              4.784627   data required time
                                             -2.205936   data arrival time
---------------------------------------------------------------------------------------------
                                              2.578691   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123307    0.001428    0.984069 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002702    0.058518    0.099627    1.083696 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058518    0.000105    1.083801 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.040953    0.086179    1.169980 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040953    0.000200    1.170179 ^ sine_out[16] (out)
                                              1.170179   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.170179   data arrival time
---------------------------------------------------------------------------------------------
                                              2.579821   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131980    0.001255    1.308311 ^ _213_/C (sg13g2_nand3_1)
     2    0.010646    0.113589    0.152724    1.461034 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113593    0.000809    1.461843 v _214_/B (sg13g2_xnor2_1)
     1    0.002260    0.037003    0.113783    1.575626 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037003    0.000147    1.575773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001864    0.033816    0.372113    1.947887 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033817    0.000069    1.947956 v _300_/D (sg13g2_dfrbpq_1)
                                              1.947956   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    5.149289 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899289   clock uncertainty
                                  0.000000    4.899289   clock reconvergence pessimism
                                 -0.116604    4.782685   library setup time
                                              4.782685   data required time
---------------------------------------------------------------------------------------------
                                              4.782685   data required time
                                             -1.947956   data arrival time
---------------------------------------------------------------------------------------------
                                              2.834729   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131980    0.001255    1.308311 ^ _213_/C (sg13g2_nand3_1)
     2    0.010646    0.113589    0.152724    1.461034 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113591    0.000708    1.461742 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003236    0.070058    0.062925    1.524667 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070058    0.000217    1.524885 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.381479    1.906364 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    1.906511 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.933542 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.933671 v _301_/D (sg13g2_dfrbpq_1)
                                              1.933671   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    5.149518 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899518   clock uncertainty
                                  0.000000    4.899518   clock reconvergence pessimism
                                 -0.110302    4.789215   library setup time
                                              4.789215   data required time
---------------------------------------------------------------------------------------------
                                              4.789215   data required time
                                             -1.933671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855543   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151462    0.000660    1.445204 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014491    0.111868    0.153185    1.598389 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111886    0.000977    1.599366 v _208_/B (sg13g2_xor2_1)
     1    0.002680    0.059388    0.121042    1.720408 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.059388    0.000195    1.720603 v _298_/D (sg13g2_dfrbpq_1)
                                              1.720603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    5.149764 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899764   clock uncertainty
                                  0.000000    4.899764   clock reconvergence pessimism
                                 -0.125841    4.773923   library setup time
                                              4.773923   data required time
---------------------------------------------------------------------------------------------
                                              4.773923   data required time
                                             -1.720603   data arrival time
---------------------------------------------------------------------------------------------
                                              3.053319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151463    0.000760    1.445304 ^ _204_/B (sg13g2_xor2_1)
     1    0.001902    0.051324    0.126517    1.571821 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051324    0.000072    1.571893 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.571893   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    5.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899749   clock uncertainty
                                  0.000000    4.899749   clock reconvergence pessimism
                                 -0.122349    4.777400   library setup time
                                              4.777400   data required time
---------------------------------------------------------------------------------------------
                                              4.777400   data required time
                                             -1.571893   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205507   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011505    0.055724    0.189097    0.338386 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.055731    0.000634    0.339020 ^ _127_/A (sg13g2_inv_1)
     1    0.011655    0.048037    0.059690    0.398710 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.048063    0.000656    0.399366 v output3/A (sg13g2_buf_1)
     1    0.008459    0.035732    0.083340    0.482706 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.035743    0.000583    0.483289 v signB (out)
                                              0.483289   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.483289   data arrival time
---------------------------------------------------------------------------------------------
                                              3.266711   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011505    0.055724    0.189097    0.338386 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.055738    0.000835    0.339221 ^ output2/A (sg13g2_buf_1)
     1    0.006653    0.037081    0.081997    0.421217 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037085    0.000401    0.421618 ^ sign (out)
                                              0.421618   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.421618   data arrival time
---------------------------------------------------------------------------------------------
                                              3.328382   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069197    0.000457    0.918691 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005465    0.043180    0.402334    1.321025 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043180    0.000424    1.321449 v _192_/B (sg13g2_xnor2_1)
     1    0.003052    0.039791    0.090420    1.411869 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.039791    0.000200    1.412069 v _294_/D (sg13g2_dfrbpq_1)
                                              1.412069   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    5.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899501   clock uncertainty
                                  0.000000    4.899501   clock reconvergence pessimism
                                 -0.118755    4.780746   library setup time
                                              4.780746   data required time
---------------------------------------------------------------------------------------------
                                              4.780746   data required time
                                             -1.412069   data arrival time
---------------------------------------------------------------------------------------------
                                              3.368677   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134545    0.000998    1.261670 v _200_/A (sg13g2_xor2_1)
     1    0.003584    0.060386    0.133377    1.395047 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.060386    0.000232    1.395280 v _296_/D (sg13g2_dfrbpq_1)
                                              1.395280   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    5.149765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899765   clock uncertainty
                                  0.000000    4.899765   clock reconvergence pessimism
                                 -0.126200    4.773565   library setup time
                                              4.773565   data required time
---------------------------------------------------------------------------------------------
                                              4.773565   data required time
                                             -1.395280   data arrival time
---------------------------------------------------------------------------------------------
                                              3.378285   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030181    0.003016    1.198429 v _288_/A (sg13g2_inv_1)
     1    0.007225    0.038091    0.041990    1.240420 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038104    0.000548    1.240968 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.240968   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    5.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899749   clock uncertainty
                                  0.000000    4.899749   clock reconvergence pessimism
                                 -0.125035    4.774714   library recovery time
                                              4.774714   data required time
---------------------------------------------------------------------------------------------
                                              4.774714   data required time
                                             -1.240968   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533746   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030092    0.002641    1.198055 v _289_/A (sg13g2_inv_1)
     1    0.006748    0.036234    0.040563    1.238618 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036244    0.000489    1.239107 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    5.149764 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899764   clock uncertainty
                                  0.000000    4.899764   clock reconvergence pessimism
                                 -0.124468    4.775296   library recovery time
                                              4.775296   data required time
---------------------------------------------------------------------------------------------
                                              4.775296   data required time
                                             -1.239107   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536189   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030056    0.002475    1.197889 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035782    0.040201    1.238090 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035793    0.000493    1.238582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    5.149518 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899518   clock uncertainty
                                  0.000000    4.899518   clock reconvergence pessimism
                                 -0.124316    4.775202   library recovery time
                                              4.775202   data required time
---------------------------------------------------------------------------------------------
                                              4.775202   data required time
                                             -1.238582   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536619   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030111    0.002723    1.198137 v _286_/A (sg13g2_inv_1)
     1    0.006341    0.034680    0.039330    1.237467 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034691    0.000485    1.237952 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    5.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899456   clock uncertainty
                                  0.000000    4.899456   clock reconvergence pessimism
                                 -0.123954    4.775502   library recovery time
                                              4.775502   data required time
---------------------------------------------------------------------------------------------
                                              4.775502   data required time
                                             -1.237952   data arrival time
---------------------------------------------------------------------------------------------
                                              3.537550   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030131    0.002811    1.198225 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033644    0.038637    1.236862 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033647    0.000249    1.237111 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    5.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899780   clock uncertainty
                                  0.000000    4.899780   clock reconvergence pessimism
                                 -0.123650    4.776130   library recovery time
                                              4.776130   data required time
---------------------------------------------------------------------------------------------
                                              4.776130   data required time
                                             -1.237111   data arrival time
---------------------------------------------------------------------------------------------
                                              3.539020   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029907    0.001677    1.197091 v _291_/A (sg13g2_inv_1)
     1    0.006145    0.033887    0.038696    1.235787 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033897    0.000455    1.236242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236242   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    5.149289 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899289   clock uncertainty
                                  0.000000    4.899289   clock reconvergence pessimism
                                 -0.123738    4.775551   library recovery time
                                              4.775551   data required time
---------------------------------------------------------------------------------------------
                                              4.775551   data required time
                                             -1.236242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.539309   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030141    0.002853    1.198267 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031727    0.037129    1.235396 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031740    0.000225    1.235621 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235621   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    5.149765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899765   clock uncertainty
                                  0.000000    4.899765   clock reconvergence pessimism
                                 -0.123093    4.776672   library recovery time
                                              4.776672   data required time
---------------------------------------------------------------------------------------------
                                              4.776672   data required time
                                             -1.235621   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541051   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029934    0.001842    1.197255 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031910    0.037136    1.234391 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031920    0.000432    1.234823 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.234823   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    5.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899501   clock uncertainty
                                  0.000000    4.899501   clock reconvergence pessimism
                                 -0.123134    4.776368   library recovery time
                                              4.776368   data required time
---------------------------------------------------------------------------------------------
                                              4.776368   data required time
                                             -1.234823   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541545   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000861    1.088674 ^ _196_/A (sg13g2_xor2_1)
     1    0.002139    0.058590    0.138224    1.226899 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.058590    0.000078    1.226977 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.226977   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    5.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899456   clock uncertainty
                                  0.000000    4.899456   clock reconvergence pessimism
                                 -0.124495    4.774961   library setup time
                                              4.774961   data required time
---------------------------------------------------------------------------------------------
                                              4.774961   data required time
                                             -1.226977   data arrival time
---------------------------------------------------------------------------------------------
                                              3.547984   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065938    0.001261    1.097872 v _129_/A (sg13g2_inv_1)
     1    0.005913    0.039712    0.049350    1.147222 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039713    0.000244    1.147466 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147466   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    5.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899339   clock uncertainty
                                  0.000000    4.899339   clock reconvergence pessimism
                                 -0.125487    4.773852   library recovery time
                                              4.773852   data required time
---------------------------------------------------------------------------------------------
                                              4.773852   data required time
                                             -1.147466   data arrival time
---------------------------------------------------------------------------------------------
                                              3.626385   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002084    0.018815    0.170822    0.320161 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.018815    0.000078    0.320239 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018649    0.087831    0.419313    0.739553 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087853    0.001313    0.740865 v fanout77/A (sg13g2_buf_8)
     6    0.035479    0.030132    0.107412    0.848277 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030137    0.000840    0.849117 v _128_/A (sg13g2_inv_2)
     5    0.028951    0.066397    0.061270    0.910388 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.066464    0.001764    0.912151 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.912151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    5.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899339   clock uncertainty
                                  0.000000    4.899339   clock reconvergence pessimism
                                 -0.127014    4.772325   library setup time
                                              4.772325   data required time
---------------------------------------------------------------------------------------------
                                              4.772325   data required time
                                             -0.912151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.860174   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030181    0.003016    1.198429 v _288_/A (sg13g2_inv_1)
     1    0.007225    0.038091    0.041990    1.240420 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038104    0.000548    1.240968 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.240968   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    5.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899749   clock uncertainty
                                  0.000000    4.899749   clock reconvergence pessimism
                                 -0.125035    4.774714   library recovery time
                                              4.774714   data required time
---------------------------------------------------------------------------------------------
                                              4.774714   data required time
                                             -1.240968   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533746   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192536    0.001074    1.133002 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007618    0.080339    0.129829    1.262831 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080340    0.000382    1.263213 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003788    0.076927    0.109260    1.372474 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076927    0.000151    1.372625 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005486    0.059469    0.082008    1.454632 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059471    0.000576    1.455209 v _273_/A (sg13g2_nor2_1)
     1    0.005601    0.070466    0.081955    1.537163 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.070466    0.000233    1.537396 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009340    0.084348    0.093519    1.630915 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.084363    0.001090    1.632005 v output15/A (sg13g2_buf_1)
     1    0.013550    0.051547    0.111315    1.743319 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051572    0.001056    1.744376 v sine_out[1] (out)
                                              1.744376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.744376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.005624   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.436528e-05 0.000000e+00 4.615372e-09 9.436989e-05  58.9%
Combinational        1.139077e-06 1.622865e-06 4.216401e-08 2.804106e-06   1.7%
Clock                4.455579e-05 1.857739e-05 3.260213e-08 6.316578e-05  39.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.400602e-04 2.020025e-05 7.938162e-08 1.603398e-04 100.0%
                            87.4%        12.6%         0.0%
%OL_METRIC_F power__internal__total 0.0001400601613568142
%OL_METRIC_F power__switching__total 2.0200252038193867e-5
%OL_METRIC_F power__leakage__total 7.938162127629766e-8
%OL_METRIC_F power__total 0.00016033979773055762

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.2504414801982281
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.149339 source latency _293_/CLK ^
-0.149780 target latency _299_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250441 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.2504918843249716
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.149780 source latency _299_/CLK ^
-0.149288 target latency _300_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250492 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.38593176968777976
nom_typ_1p20V_25C: 0.38593176968777976
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.00562439000182
nom_typ_1p20V_25C: 2.00562439000182
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.385932
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 2.578691
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.149288         network latency _300_/CLK
        0.149780 network latency _299_/CLK
---------------
0.149288 0.149780 latency
        0.000492 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.155768         network latency _300_/CLK
        0.156366 network latency _299_/CLK
---------------
0.155768 0.156366 latency
        0.000598 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.42 fmax = 413.00
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
