// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Chuan-wen Chen <chuan-wen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0>;
		clocks =
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_0P_SEL>,
			<&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
			<&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_1P_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_I2C_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_DSI_OCC_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_1P_RX_SEL>,
			<&topckgen_clk CLK_TOP_SR_PKA_SEL>,
			<&topckgen_clk CLK_TOP_SR_DMA_SEL>,
			<&topckgen_clk CLK_TOP_SR_KDF_SEL>,
			<&topckgen_clk CLK_TOP_SR_RNG_SEL>,
			<&topckgen_clk CLK_TOP_ARMPLL_DIV_PLL1_CK_EN>,
			<&topckgen_clk CLK_TOP_ARMPLL_DIV_PLL2_CK_EN>,
			<&topckgen_clk CLK_TOP_FMEM_CK_OCC_FRC_EN>,
			<&topckgen_clk CLK_TOP_MD_32K>,
			<&topckgen_clk CLK_TOP_MD_26M>,
			<&infra_ao_reg_clk CLK_IFRAO_CQ_DMA_FPC>,
			<&infra_ao_reg_clk CLK_IFRAO_CPUM>,
			<&infra_ao_reg_clk CLK_IFRAO_CQ_DMA>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&apmixedsys_clk CLK_APMIXED_MSDCPLL>,
			<&apmixedsys_clk CLK_APMIXED_MMPLL>,
			<&apmixedsys_clk CLK_APMIXED_APLL1>,
			<&apmixedsys_clk CLK_APMIXED_APLL2>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_H>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_B>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB1>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB2>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB3>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB4>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC0>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC0_H>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC0_FAES>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC0_MST_F>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC0_SLV_H>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_H>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_MST_F>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_SLV_H>,
			<&pericfg_ao_clk CLK_PERAOP_AO_F32K_CK_OCC>,
			<&imp_iic_wrap_cen_s_clk CLK_IM_C_S_I3C5_W1S>,
			<&imp_iic_wrap_cen_s_clk CLK_IM_C_S_SEC_EN_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C0_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C1_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C2_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C4_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C9_W1S>,
			<&imp_iic_wrap_e_s_clk CLK_IMP_E_S_SEC_EN_W1S>,
			<&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C10_W1S>,
			<&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C11_W1S>,
			<&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C12_W1S>,
			<&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_SEC_EN_W1S>,
			<&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C3_W1S>,
			<&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C6_W1S>,
			<&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C7_W1S>,
			<&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C8_W1S>,
			<&imp_iic_wrap_w_s_clk CLK_IMP_W_S_SEC_EN_W1S>,
			<&vlp_cksys_clk CLK_VLP_TIA_ULPOSC_SEL>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_D>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_26M>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB_CKEN>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS>,
			<&dispsys_config_clk CLK_MM_DISP_OVL0_2L>,
			<&dispsys_config_clk CLK_MM_DISP_OVL1_2L>,
			<&dispsys_config_clk CLK_MM_DISP_OVL2_2L>,
			<&dispsys_config_clk CLK_MM_DISP_OVL3_2L>,
			<&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA0>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ1>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1>,
			<&dispsys_config_clk CLK_MM_DISP_AAL0>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1>,
			<&dispsys_config_clk CLK_MM_DISP_SPLITTER0>,
			<&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>,
			<&dispsys_config_clk CLK_MM_DISP_DSI0>,
			<&dispsys_config_clk CLK_MM_DISP_DSI1>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA1>,
			<&dispsys_config_clk CLK_MM_DISP_APB_BUS>,
			<&dispsys_config_clk CLK_MM_DISP_FAKE_ENG0>,
			<&dispsys_config_clk CLK_MM_DISP_FAKE_ENG1>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			<&dispsys_config_clk CLK_MM_SMI_COMMON>,
			<&dispsys_config_clk CLK_MM_DSI0>,
			<&dispsys_config_clk CLK_MM_DSI1>,
			<&dispsys_config_clk CLK_MM_26M>,
			<&mdpsys_config_clk CLK_MDP_MUTEX0>,
			<&mdpsys_config_clk CLK_MDP_APB_BUS>,
			<&mdpsys_config_clk CLK_MDP_SMI0>,
			<&mdpsys_config_clk CLK_MDP_RDMA0>,
			<&mdpsys_config_clk CLK_MDP_HDR0>,
			<&mdpsys_config_clk CLK_MDP_AAL0>,
			<&mdpsys_config_clk CLK_MDP_RSZ0>,
			<&mdpsys_config_clk CLK_MDP_TDSHP0>,
			<&mdpsys_config_clk CLK_MDP_WROT0>,
			<&mdpsys_config_clk CLK_MDP_RDMA1>,
			<&mdpsys_config_clk CLK_MDP_RSZ1>,
			<&mdpsys_config_clk CLK_MDP_WROT1>;
	};


	bring-up-pd-isp-main@2 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
	};

	bring-up-pd-isp-dip1@3 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
	};

	bring-up-pd-isp-vcore@4 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_VCORE>;
	};

	bring-up-pd-vde0@5 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_VDE0>;
	};

	bring-up-pd-ven0@6 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x6>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_VEN0>;
	};

	bring-up-pd-cam-suba@8 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x8>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBA>;
	};

	bring-up-pd-cam-subb@9 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x9>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBB>;
	};

	bring-up-pd-cam-vcore@a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0xa>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_VCORE>;
	};

	bring-up-pd-disp@d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0xd>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_DISP>;
	};

	bring-up-pd-mm-infra@e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0xe>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	bring-up-pd-mm-proc-dormant@f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0xf>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_PROC_DORMANT>;
	};

	bring-up-pd-ssrsys@11 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x11>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_SSR>;
	};

	bring-up-pd-ssusb@12 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x12>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_SSUSB>;
	};

};
