{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744122751024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744122751024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RUBIKS_CUBE_DISPLAY_INPUT 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"RUBIKS_CUBE_DISPLAY_INPUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744122751057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744122751098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744122751098 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1744122751171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1744122751171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1744122751171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 125 30 104167 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 30 degrees (104167 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1744122751171 ""}  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1744122751171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744122751441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744122751445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744122751627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744122751638 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744122751638 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744122751638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744122751638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744122751638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744122751638 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744122751641 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744122752342 ""}
{ "Info" "ISTA_SDC_FOUND" "CORNER_TEST.sdc " "Reading SDC File: 'CORNER_TEST.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744122754124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CORNER_TEST.sdc 41 altera_reserved_tck port " "Ignored filter at CORNER_TEST.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1744122754155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CORNER_TEST.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at CORNER_TEST.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744122754155 ""}  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1744122754155 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122754158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122754158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122754158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122754158 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1744122754158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1744122754158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CORNER_TEST.sdc 85 altera_reserved_tck clock " "Ignored filter at CORNER_TEST.sdc(85): altera_reserved_tck could not be matched with a clock" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1744122754158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups CORNER_TEST.sdc 85 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at CORNER_TEST.sdc(85): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744122754158 ""}  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1744122754158 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744122754159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[10\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[10\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[0\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[0\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122754197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744122754197 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1744122754227 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744122754228 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       c_XCLK " "  40.000       c_XCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1250.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "1250.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1250.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "1250.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744122754228 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744122754228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_XCLK~output " "Destination node c_XCLK~output" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 31692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk  " "Automatically promoted node LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.01~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.01~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector0~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector0~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.11~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|switch_state_n.11~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 20593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector1~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|DETECT_SWITCH_EDGE_NOISY:read_edge\|Selector1~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 26385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755035 ""}  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "Automatically promoted node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 10908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~8 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~8" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~9 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~9" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~10 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~10" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 26462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 26763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte  " "Automatically promoted node LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~1 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~1" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~2 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~2" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~4 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector21~4" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~3 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector20~3" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~3 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~3" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~4 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~4" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~5 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|i_data\[2\]~5" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~1 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector19~1" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1744122755036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse  " "Automatically promoted node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|pos_edge_pulse  " "Automatically promoted node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|pos_edge_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_corner  " "Automatically promoted node rst_corner " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector30~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector30~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SWITCH_DEBOUNCE:vsync_debounce\|sw_out  " "Automatically promoted node SWITCH_DEBOUNCE:vsync_debounce\|sw_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector29~0 " "Destination node LCD_SPI_CONTROLLER_RUBIK:lcd\|Selector29~0" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 11290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_corner " "Destination node rst_corner" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SWITCH_DEBOUNCE:vsync_debounce\|sw_out~5 " "Destination node SWITCH_DEBOUNCE:vsync_debounce\|sw_out~5" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|skip_pixel\[1\]~0 " "Destination node OV7670_Cam:cam\|skip_pixel\[1\]~0" {  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|skip_pixel\[1\]~1 " "Destination node OV7670_Cam:cam\|skip_pixel\[1\]~1" {  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SWITCH_DEBOUNCE:vsync_debounce\|always0~0 " "Destination node SWITCH_DEBOUNCE:vsync_debounce\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.11~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.11~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 15827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.01~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|switch_state_n.01~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector1~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector1~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 19177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector0~0 " "Destination node ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|Selector0~0" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 20594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "SWITCH_DEBOUNCE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 14 0 0 } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SWITCH_DEBOUNCE:vsync_debounce\|sw_out" } } } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|skip_pixel\[1\]~0  " "Automatically promoted node OV7670_Cam:cam\|skip_pixel\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744122755036 ""}  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 12133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744122755036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744122755949 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744122755953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744122755953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744122755963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744122755971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744122755978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744122756288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744122756293 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744122756293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744122757043 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744122757055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744122758878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744122760584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744122760683 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744122781347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744122781347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744122783254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744122788103 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744122788103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744122797504 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744122797504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744122797507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.67 " "Total time spent on timing analysis during the Fitter is 4.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744122797807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744122797892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1744122797892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744122801975 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744122801981 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1744122801981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744122806011 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744122808184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744122809389 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_SDATA 3.3-V LVTTL AB3 " "Pin c_SDATA uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_SDATA } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_SDATA" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL B12 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL C10 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL D12 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL A12 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL C12 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL B14 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[8] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL F15 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[9] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL A14 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL C11 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL A13 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3 V Schmitt Trigger B8 " "Pin rst_n uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_PCLK 3.3-V LVTTL Y5 " "Pin c_PCLK uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_PCLK } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_PCLK" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_HREF 3.3-V LVTTL AA5 " "Pin c_HREF uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_HREF } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_HREF" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_VSYNC_noisy 3.3-V LVTTL Y4 " "Pin c_VSYNC_noisy uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_VSYNC_noisy } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_VSYNC_noisy" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_irq 3.3-V LVTTL AB13 " "Pin t_irq uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { t_irq } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "t_irq" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_sdo 3.3-V LVTTL W12 " "Pin t_sdo uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { t_sdo } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "t_sdo" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[1\] 3.3-V LVTTL W9 " "Pin c_DOUT\[1\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[1] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[2\] 3.3-V LVTTL V8 " "Pin c_DOUT\[2\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[2] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[3\] 3.3-V LVTTL W8 " "Pin c_DOUT\[3\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[3] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[0\] 3.3-V LVTTL V9 " "Pin c_DOUT\[0\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[0] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[5\] 3.3-V LVTTL W7 " "Pin c_DOUT\[5\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[5] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[6\] 3.3-V LVTTL W6 " "Pin c_DOUT\[6\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[6] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[7\] 3.3-V LVTTL V5 " "Pin c_DOUT\[7\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[7] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[4\] 3.3-V LVTTL V7 " "Pin c_DOUT\[4\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { c_DOUT[4] } } } { "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/blastsail/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744122809412 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1744122809412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg " "Generated suppressed messages file /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744122809841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1438 " "Peak virtual memory: 1438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744122811091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 16:33:31 2025 " "Processing ended: Tue Apr  8 16:33:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744122811091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744122811091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744122811091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744122811091 ""}
