// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/10/2025 21:04:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module wrapper (
	SW,
	KEY,
	hex_display0,
	hex_display1,
	hex_display2,
	hex_display3,
	hex_display4,
	hex_display5,
	led1,
	led2);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] hex_display0;
output 	[6:0] hex_display1;
output 	[6:0] hex_display2;
output 	[6:0] hex_display3;
output 	[6:0] hex_display4;
output 	[6:0] hex_display5;
output 	[3:0] led1;
output 	[3:0] led2;

// Design Ports Information
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_display5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \uut|PC|pc_out[2]~4_combout ;
wire \KEY[1]~input_o ;
wire \uut|PC|pc_out[2]~DUPLICATE_q ;
wire \uut|PC|Add0~5_sumout ;
wire \uut|PC|pc_out[3]~1_combout ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \show|Mux25~2_combout ;
wire \uut|PC|Add0~6 ;
wire \uut|PC|Add0~9_sumout ;
wire \uut|PC|pc_out[4]~2_combout ;
wire \uut|PC|pc_out[4]~DUPLICATE_q ;
wire \uut|PC|Add0~10 ;
wire \uut|PC|Add0~13_sumout ;
wire \uut|PC|pc_out[5]~3_combout ;
wire \uut|PC|Add0~14 ;
wire \uut|PC|Add0~1_sumout ;
wire \uut|PC|pc_out[6]~0_combout ;
wire \uut|InstructionMemory|Mux9~0_combout ;
wire \SW[1]~input_o ;
wire \show|Mux25~0_combout ;
wire \uut|Control|Selector0~0_combout ;
wire \uut|InstructionMemory|Mux2~1_combout ;
wire \uut|ALU|Mux39~0_combout ;
wire \uut|InstructionMemory|Mux1~0_combout ;
wire \uut|InstructionMemory|Mux0~0_combout ;
wire \uut|Control|Decoder1~1_combout ;
wire \uut|Control|Decoder1~2_combout ;
wire \uut|InstructionMemory|Mux3~0_combout ;
wire \uut|Control|WideOr4~0_combout ;
wire \uut|InstructionMemory|Mux4~0_combout ;
wire \uut|InstructionMemory|Mux4~1_combout ;
wire \uut|InstructionMemory|data_out[14]~1_combout ;
wire \uut|RegFile|Decoder0~0_combout ;
wire \uut|RegFile|registers[20][20]~q ;
wire \uut|RegFile|Mux11~0_combout ;
wire \uut|Control|Decoder1~0_combout ;
wire \uut|ALUSrc_Mux|out[20]~17_combout ;
wire \uut|Control|Decoder0~0_combout ;
wire \uut|ALU|Mux41~0_combout ;
wire \uut|Control|ALUOp[1]~0_combout ;
wire \uut|RegFile|registers[20][10]~q ;
wire \uut|InstructionMemory|Mux2~0_combout ;
wire \uut|RegFile|Mux21~0_combout ;
wire \uut|InstructionMemory|Mux12~0_combout ;
wire \uut|InstructionMemory|Mux3~1_combout ;
wire \uut|ALUSrc_Mux|out[0]~0_combout ;
wire \uut|RegFile|registers[20][0]~q ;
wire \uut|RegFile|Mux31~0_combout ;
wire \uut|ALU|_~1_sumout ;
wire \uut|ALU|Mux64~0_combout ;
wire \uut|MemToReg_Mux|out[0]~0_combout ;
wire \uut|RegFile|registers[20][30]~q ;
wire \uut|RegFile|Mux1~0_combout ;
wire \uut|ALUSrc_Mux|out[30]~27_combout ;
wire \uut|ALU|Mux61~0_combout ;
wire \uut|InstructionMemory|data_out[4]~0_combout ;
wire \uut|RegFile|registers[10][0]~0_combout ;
wire \uut|RegFile|registers[10][9]~q ;
wire \uut|RegFile|Mux54~0_combout ;
wire \uut|RegFile|registers[10][8]~q ;
wire \uut|RegFile|Mux55~0_combout ;
wire \uut|RegFile|registers[10][7]~q ;
wire \uut|RegFile|Mux56~0_combout ;
wire \uut|RegFile|registers[20][6]~q ;
wire \uut|RegFile|Mux25~0_combout ;
wire \uut|InstructionMemory|Mux7~0_combout ;
wire \uut|RegFile|registers[10][5]~q ;
wire \uut|RegFile|Mux58~0_combout ;
wire \uut|ALU|AdderInputB[5]~2_combout ;
wire \uut|RegFile|registers[20][4]~q ;
wire \uut|RegFile|Mux27~0_combout ;
wire \uut|RegFile|registers[10][3]~q ;
wire \uut|ALU|AdderInputB[3]~13_combout ;
wire \uut|ALU|AdderInputB[3]~1_combout ;
wire \uut|RegFile|registers[20][2]~q ;
wire \uut|RegFile|Mux29~0_combout ;
wire \uut|RegFile|registers[10][1]~q ;
wire \uut|RegFile|Mux62~0_combout ;
wire \uut|InstructionMemory|Mux11~0_combout ;
wire \uut|ALUSrc_Mux|out[1]~1_combout ;
wire \uut|ALU|Mux63~0_combout ;
wire \uut|ALU|AdderInputB[1]~12_combout ;
wire \uut|ALU|AdderInputB[1]~0_combout ;
wire \uut|ALU|_~2 ;
wire \uut|ALU|_~3 ;
wire \uut|ALU|_~5_sumout ;
wire \uut|ALU|Mux63~1_combout ;
wire \uut|RegFile|registers[20][12]~feeder_combout ;
wire \uut|RegFile|registers[20][12]~q ;
wire \uut|RegFile|Mux19~0_combout ;
wire \uut|RegFile|registers[20][11]~q ;
wire \uut|RegFile|Mux20~0_combout ;
wire \uut|ALU|_~7 ;
wire \uut|ALU|_~11 ;
wire \uut|ALU|_~15 ;
wire \uut|ALU|_~19 ;
wire \uut|ALU|_~23 ;
wire \uut|ALU|_~27 ;
wire \uut|ALU|_~31 ;
wire \uut|ALU|_~35 ;
wire \uut|ALU|_~39 ;
wire \uut|ALU|_~42 ;
wire \uut|ALU|_~43 ;
wire \uut|ALU|_~46 ;
wire \uut|ALU|_~47 ;
wire \uut|ALU|_~49_sumout ;
wire \uut|ALU|Mux52~0_combout ;
wire \uut|RegFile|registers[20][15]~q ;
wire \uut|RegFile|Mux16~0_combout ;
wire \uut|ALU|AdderInputB[15]~3_combout ;
wire \uut|RegFile|registers[20][14]~q ;
wire \uut|RegFile|Mux17~0_combout ;
wire \uut|ALUSrc_Mux|out[14]~11_combout ;
wire \uut|ALUSrc_Mux|out[13]~10_combout ;
wire \uut|RegFile|registers[20][13]~q ;
wire \uut|RegFile|Mux18~0_combout ;
wire \uut|ALU|_~50 ;
wire \uut|ALU|_~51 ;
wire \uut|ALU|_~54 ;
wire \uut|ALU|_~55 ;
wire \uut|ALU|_~58 ;
wire \uut|ALU|_~59 ;
wire \uut|ALU|_~61_sumout ;
wire \uut|ALU|Mux49~0_combout ;
wire \uut|ALUSrc_Mux|out[16]~13_combout ;
wire \uut|RegFile|registers[20][16]~q ;
wire \uut|RegFile|Mux15~0_combout ;
wire \uut|ALU|_~62 ;
wire \uut|ALU|_~63 ;
wire \uut|ALU|_~65_sumout ;
wire \uut|ALU|Mux48~0_combout ;
wire \uut|RegFile|registers[10][17]~q ;
wire \uut|RegFile|Mux46~0_combout ;
wire \uut|ALU|Mux40~0_combout ;
wire \uut|ALU|AdderInputB[21]~6_combout ;
wire \uut|RegFile|registers[20][21]~q ;
wire \uut|RegFile|Mux10~0_combout ;
wire \uut|RegFile|registers[10][19]~q ;
wire \uut|RegFile|Mux44~0_combout ;
wire \uut|ALU|AdderInputB[19]~5_combout ;
wire \uut|RegFile|registers[20][18]~q ;
wire \uut|RegFile|Mux13~0_combout ;
wire \uut|ALUSrc_Mux|out[18]~15_combout ;
wire \uut|ALU|AdderInputB[17]~4_combout ;
wire \uut|ALU|_~66 ;
wire \uut|ALU|_~67 ;
wire \uut|ALU|_~70 ;
wire \uut|ALU|_~71 ;
wire \uut|ALU|_~74 ;
wire \uut|ALU|_~75 ;
wire \uut|ALU|_~79 ;
wire \uut|ALU|_~82 ;
wire \uut|ALU|_~83 ;
wire \uut|ALU|_~85_sumout ;
wire \uut|ALU|Mux43~0_combout ;
wire \uut|RegFile|registers[20][22]~q ;
wire \uut|RegFile|Mux9~0_combout ;
wire \uut|ALUSrc_Mux|out[22]~19_combout ;
wire \uut|ALU|_~86 ;
wire \uut|ALU|_~87 ;
wire \uut|ALU|_~89_sumout ;
wire \uut|ALU|Mux42~0_combout ;
wire \uut|RegFile|registers[10][23]~q ;
wire \uut|RegFile|Mux40~0_combout ;
wire \uut|RegFile|registers[10][24]~q ;
wire \uut|RegFile|Mux39~0_combout ;
wire \uut|RegFile|registers[10][25]~q ;
wire \uut|RegFile|Mux38~0_combout ;
wire \uut|RegFile|registers[20][26]~q ;
wire \uut|RegFile|Mux5~0_combout ;
wire \uut|ALUSrc_Mux|out[26]~23_combout ;
wire \uut|ALU|AdderInputB[25]~8_combout ;
wire \uut|ALUSrc_Mux|out[24]~21_combout ;
wire \uut|ALU|AdderInputB[23]~7_combout ;
wire \uut|ALU|_~90 ;
wire \uut|ALU|_~91 ;
wire \uut|ALU|_~94 ;
wire \uut|ALU|_~95 ;
wire \uut|ALU|_~98 ;
wire \uut|ALU|_~99 ;
wire \uut|ALU|_~102 ;
wire \uut|ALU|_~103 ;
wire \uut|ALU|_~105_sumout ;
wire \uut|ALU|Mux38~0_combout ;
wire \uut|RegFile|registers[20][27]~q ;
wire \uut|RegFile|Mux4~0_combout ;
wire \uut|ALU|AdderInputB[27]~9_combout ;
wire \uut|ALU|_~106 ;
wire \uut|ALU|_~107 ;
wire \uut|ALU|_~109_sumout ;
wire \uut|ALU|Mux37~0_combout ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|RegFile|registers[20][28]~q ;
wire \uut|RegFile|Mux3~0_combout ;
wire \uut|ALUSrc_Mux|out[28]~25_combout ;
wire \uut|ALU|_~110 ;
wire \uut|ALU|_~111 ;
wire \uut|ALU|_~113_sumout ;
wire \uut|ALU|Mux36~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|MemToReg_Mux|out[28]~34_combout ;
wire \uut|RegFile|registers[10][28]~q ;
wire \uut|RegFile|Mux35~0_combout ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|MemToReg_Mux|out[27]~33_combout ;
wire \uut|RegFile|registers[10][27]~q ;
wire \uut|RegFile|Mux36~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|MemToReg_Mux|out[26]~32_combout ;
wire \uut|RegFile|registers[10][26]~q ;
wire \uut|RegFile|Mux37~0_combout ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|MemToReg_Mux|out[22]~28_combout ;
wire \uut|RegFile|registers[10][22]~q ;
wire \uut|RegFile|Mux41~0_combout ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|MemToReg_Mux|out[21]~27_combout ;
wire \uut|RegFile|registers[10][21]~q ;
wire \uut|RegFile|Mux42~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|MemToReg_Mux|out[24]~30_combout ;
wire \uut|RegFile|registers[20][24]~q ;
wire \uut|RegFile|Mux7~0_combout ;
wire \uut|ALU|_~97_sumout ;
wire \uut|DataMem|Equal1~0_combout ;
wire \uut|ALU|_~77_sumout ;
wire \uut|ALU|_~73_sumout ;
wire \uut|DataMem|Equal1~5_combout ;
wire \uut|RegFile|registers[20][29]~q ;
wire \uut|RegFile|Mux2~0_combout ;
wire \uut|ALU|_~114 ;
wire \uut|ALU|_~115 ;
wire \uut|ALU|_~117_sumout ;
wire \uut|DataMem|Equal1~6_combout ;
wire \uut|DataMem|Equal1~1_combout ;
wire \uut|DataMem|Equal1~7_combout ;
wire \uut|DataMem|stack_seg|mem3~0_combout ;
wire \uut|ALU|Mux46~0_combout ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|MemToReg_Mux|out[18]~24_combout ;
wire \uut|RegFile|registers[10][18]~q ;
wire \uut|RegFile|Mux45~0_combout ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|MemToReg_Mux|out[16]~22_combout ;
wire \uut|RegFile|registers[10][16]~q ;
wire \uut|RegFile|Mux47~0_combout ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|MemToReg_Mux|out[15]~21_combout ;
wire \uut|RegFile|registers[10][15]~q ;
wire \uut|RegFile|Mux48~0_combout ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|ALU|_~57_sumout ;
wire \uut|ALU|Mux50~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|MemToReg_Mux|out[14]~20_combout ;
wire \uut|RegFile|registers[10][14]~q ;
wire \uut|RegFile|Mux49~0_combout ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|ALU|_~53_sumout ;
wire \uut|ALU|Mux51~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|MemToReg_Mux|out[13]~19_combout ;
wire \uut|RegFile|registers[10][13]~q ;
wire \uut|RegFile|Mux50~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|MemToReg_Mux|out[12]~18_combout ;
wire \uut|RegFile|registers[10][12]~q ;
wire \uut|RegFile|Mux51~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|MemToReg_Mux|out[11]~17_combout ;
wire \uut|RegFile|registers[10][11]~q ;
wire \uut|RegFile|Mux52~0_combout ;
wire \uut|ALU|_~45_sumout ;
wire \uut|ALU|Mux53~0_combout ;
wire \uut|RegFile|Mux61~0_combout ;
wire \uut|RegFile|Mux60~0_combout ;
wire \uut|RegFile|Mux57~0_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|MemToReg_Mux|out[1]~7_combout ;
wire \uut|RegFile|registers[20][1]~q ;
wire \uut|RegFile|Mux30~0_combout ;
wire \uut|ALU|_~6 ;
wire \uut|ALU|_~10 ;
wire \uut|ALU|_~14 ;
wire \uut|ALU|_~18 ;
wire \uut|ALU|_~22 ;
wire \uut|ALU|_~26 ;
wire \uut|ALU|_~30 ;
wire \uut|ALU|_~34 ;
wire \uut|ALU|_~37_sumout ;
wire \uut|ALU|Mux55~0_combout ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \uut|MemToReg_Mux|out[8]~14_combout ;
wire \uut|RegFile|registers[20][8]~q ;
wire \uut|RegFile|Mux23~0_combout ;
wire \uut|ALU|_~33_sumout ;
wire \uut|ALU|Mux56~0_combout ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|MemToReg_Mux|out[7]~13_combout ;
wire \uut|RegFile|registers[20][7]~q ;
wire \uut|RegFile|Mux24~0_combout ;
wire \uut|ALU|_~29_sumout ;
wire \uut|ALU|Mux57~0_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \uut|MemToReg_Mux|out[6]~12_combout ;
wire \uut|RegFile|registers[10][6]~q ;
wire \uut|InstructionMemory|Mux6~0_combout ;
wire \uut|ALUSrc_Mux|out[6]~3_combout ;
wire \uut|ALU|_~25_sumout ;
wire \uut|ALU|Mux58~0_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|MemToReg_Mux|out[5]~11_combout ;
wire \uut|RegFile|registers[20][5]~q ;
wire \uut|RegFile|Mux26~0_combout ;
wire \uut|ALU|_~21_sumout ;
wire \uut|ALU|Mux59~0_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \uut|MemToReg_Mux|out[4]~10_combout ;
wire \uut|RegFile|registers[10][4]~q ;
wire \uut|RegFile|Mux59~0_combout ;
wire \uut|ALUSrc_Mux|out[4]~29_combout ;
wire \uut|ALU|_~17_sumout ;
wire \uut|ALU|Mux60~0_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \uut|MemToReg_Mux|out[2]~8_combout ;
wire \uut|RegFile|registers[10][2]~q ;
wire \uut|InstructionMemory|Mux10~0_combout ;
wire \uut|ALUSrc_Mux|out[2]~2_combout ;
wire \uut|ALU|_~9_sumout ;
wire \uut|ALU|Mux62~0_combout ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|ALU|Mux35~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \uut|MemToReg_Mux|out[29]~35_combout ;
wire \uut|RegFile|registers[10][29]~q ;
wire \uut|InstructionMemory|Mux3~2_combout ;
wire \uut|RegFile|Mux34~0_combout ;
wire \uut|ALU|AdderInputB[29]~10_combout ;
wire \uut|ALU|_~118 ;
wire \uut|ALU|_~119 ;
wire \uut|ALU|_~121_sumout ;
wire \uut|ALU|Mux34~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \uut|MemToReg_Mux|out[30]~36_combout ;
wire \uut|RegFile|registers[10][30]~q ;
wire \uut|RegFile|Mux33~0_combout ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|MemToReg_Mux|out[31]~37_combout ;
wire \uut|RegFile|registers[10][31]~q ;
wire \uut|RegFile|Mux32~0_combout ;
wire \uut|ALU|AdderInputB[31]~11_combout ;
wire \uut|RegFile|registers[20][31]~q ;
wire \uut|RegFile|Mux0~0_combout ;
wire \uut|ALU|_~122 ;
wire \uut|ALU|_~123 ;
wire \uut|ALU|_~125_sumout ;
wire \uut|ALU|Mux33~0_combout ;
wire \uut|DataMem|Equal1~2_combout ;
wire \uut|MemToReg_Mux|out[0]~1_combout ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \uut|MemToReg_Mux|out[0]~4_combout ;
wire \uut|MemToReg_Mux|out[0]~3_combout ;
wire \uut|MemToReg_Mux|out[0]~5_combout ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \uut|MemToReg_Mux|out[0]~6_combout ;
wire \uut|RegFile|registers[10][0]~q ;
wire \uut|RegFile|Mux63~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|MemToReg_Mux|out[9]~15_combout ;
wire \uut|RegFile|registers[20][9]~q ;
wire \uut|RegFile|Mux22~0_combout ;
wire \uut|ALU|_~38 ;
wire \uut|ALU|_~41_sumout ;
wire \uut|ALU|Mux54~0_combout ;
wire \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \uut|MemToReg_Mux|out[10]~16_combout ;
wire \uut|RegFile|registers[10][10]~q ;
wire \uut|RegFile|Mux53~0_combout ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|ALU|Mux47~0_combout ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|MemToReg_Mux|out[17]~23_combout ;
wire \uut|RegFile|registers[20][17]~q ;
wire \uut|RegFile|Mux14~0_combout ;
wire \uut|ALU|_~69_sumout ;
wire \uut|DataMem|Equal1~3_combout ;
wire \uut|DataMem|Equal1~4_combout ;
wire \uut|DataMem|stack_seg|mem3~1_combout ;
wire \uut|DataMem|stack_seg|mem3~2_combout ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \uut|MemToReg_Mux|out[23]~29_combout ;
wire \uut|RegFile|registers[20][23]~q ;
wire \uut|RegFile|Mux8~0_combout ;
wire \uut|ALU|_~93_sumout ;
wire \uut|DataMem|Equal0~6_combout ;
wire \uut|DataMem|Equal0~2_combout ;
wire \uut|DataMem|Equal0~3_combout ;
wire \uut|DataMem|Equal0~4_combout ;
wire \uut|DataMem|Equal0~5_combout ;
wire \uut|DataMem|Equal0~0_combout ;
wire \uut|DataMem|Equal0~1_combout ;
wire \uut|MemToReg_Mux|out[0]~2_combout ;
wire \uut|ALU|Mux45~0_combout ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|MemToReg_Mux|out[19]~25_combout ;
wire \uut|RegFile|registers[20][19]~q ;
wire \uut|RegFile|Mux12~0_combout ;
wire \uut|ALU|_~78 ;
wire \uut|ALU|_~81_sumout ;
wire \uut|ALU|Mux44~0_combout ;
wire \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \uut|MemToReg_Mux|out[20]~26_combout ;
wire \uut|RegFile|registers[10][20]~q ;
wire \uut|RegFile|Mux43~0_combout ;
wire \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \uut|MemToReg_Mux|out[25]~31_combout ;
wire \uut|RegFile|registers[20][25]~q ;
wire \uut|RegFile|Mux6~0_combout ;
wire \uut|ALU|_~101_sumout ;
wire \uut|DataMem|Equal0~7_combout ;
wire \uut|DataMem|data_seg|mem3~0_combout ;
wire \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \uut|MemToReg_Mux|out[3]~9_combout ;
wire \uut|RegFile|registers[20][3]~q ;
wire \uut|RegFile|Mux28~0_combout ;
wire \uut|ALU|_~13_sumout ;
wire \uut|DataMem|ser|s_data_out[0]~0_combout ;
wire \uut|DataMem|ser|s_data_out[0]~2_combout ;
wire \uut|DataMem|ser|s_data_out[0]~3_combout ;
wire \uut|DataMem|ser|s_data_out[0]~1_combout ;
wire \show|Mux28~0_combout ;
wire \show|Mux25~1_combout ;
wire \show|Mux28~1_combout ;
wire \show|Mux25~3_combout ;
wire \show|Mux28~2_combout ;
wire \show|Mux30~3_combout ;
wire \show|Mux30~4_combout ;
wire \show|Mux30~2_combout ;
wire \show|Mux30~0_combout ;
wire \show|Mux30~1_combout ;
wire \show|Mux30~5_combout ;
wire \uut|InstructionMemory|Mux10~1_combout ;
wire \show|Mux29~0_combout ;
wire \show|Mux29~1_combout ;
wire \show|Mux29~2_combout ;
wire \show|Mux31~1_combout ;
wire \show|Mux31~0_combout ;
wire \show|Mux31~2_combout ;
wire \show|Mux31~3_combout ;
wire \hex_display_inst0|WideOr6~0_combout ;
wire \hex_display_inst0|WideOr5~0_combout ;
wire \hex_display_inst0|WideOr4~0_combout ;
wire \hex_display_inst0|WideOr3~0_combout ;
wire \hex_display_inst0|WideOr2~0_combout ;
wire \hex_display_inst0|WideOr1~0_combout ;
wire \hex_display_inst0|WideOr0~0_combout ;
wire \show|Mux27~0_combout ;
wire \show|Mux27~1_combout ;
wire \show|Mux27~2_combout ;
wire \uut|ALUSrc_Mux|out[7]~4_combout ;
wire \uut|PC|pc_out[7]~DUPLICATE_q ;
wire \uut|PC|Add0~2 ;
wire \uut|PC|Add0~17_sumout ;
wire \uut|PC|pc_out[7]~5_combout ;
wire \show|Mux24~0_combout ;
wire \show|Mux24~1_combout ;
wire \uut|InstructionMemory|Mux6~1_combout ;
wire \show|Mux25~4_combout ;
wire \show|Mux25~5_combout ;
wire \show|Mux25~6_combout ;
wire \show|Mux26~0_combout ;
wire \show|Mux26~1_combout ;
wire \show|Mux26~2_combout ;
wire \hex_display_inst1|WideOr6~0_combout ;
wire \hex_display_inst1|WideOr5~0_combout ;
wire \hex_display_inst1|WideOr4~0_combout ;
wire \hex_display_inst1|WideOr3~0_combout ;
wire \hex_display_inst1|WideOr2~0_combout ;
wire \hex_display_inst1|WideOr1~0_combout ;
wire \hex_display_inst1|WideOr0~0_combout ;
wire \uut|PC|Add0~18 ;
wire \uut|PC|Add0~21_sumout ;
wire \uut|PC|pc_out[8]~6_combout ;
wire \uut|PC|pc_out[8]~DUPLICATE_q ;
wire \uut|PC|Add0~22 ;
wire \uut|PC|Add0~25_sumout ;
wire \uut|PC|pc_out[9]~7_combout ;
wire \uut|PC|pc_out[9]~DUPLICATE_q ;
wire \uut|PC|Add0~26 ;
wire \uut|PC|Add0~29_sumout ;
wire \uut|PC|pc_out[10]~8_combout ;
wire \uut|PC|Add0~30 ;
wire \uut|PC|Add0~33_sumout ;
wire \uut|PC|pc_out[11]~9_combout ;
wire \uut|ALUSrc_Mux|out[11]~8_combout ;
wire \show|Mux20~0_combout ;
wire \uut|ALUSrc_Mux|out[9]~6_combout ;
wire \show|Mux22~0_combout ;
wire \uut|ALUSrc_Mux|out[8]~5_combout ;
wire \show|Mux23~0_combout ;
wire \uut|ALUSrc_Mux|out[10]~7_combout ;
wire \show|Mux21~0_combout ;
wire \hex_display_inst2|WideOr6~0_combout ;
wire \hex_display_inst2|WideOr5~0_combout ;
wire \hex_display_inst2|WideOr4~0_combout ;
wire \hex_display_inst2|WideOr3~0_combout ;
wire \hex_display_inst2|WideOr2~0_combout ;
wire \hex_display_inst2|WideOr1~0_combout ;
wire \hex_display_inst2|WideOr0~0_combout ;
wire \uut|PC|Add0~34 ;
wire \uut|PC|Add0~37_sumout ;
wire \uut|PC|pc_out[12]~10_combout ;
wire \uut|ALUSrc_Mux|out[12]~9_combout ;
wire \show|Mux19~0_combout ;
wire \show|Mux1~1_combout ;
wire \uut|PC|Add0~38 ;
wire \uut|PC|Add0~41_sumout ;
wire \uut|PC|pc_out[13]~11_combout ;
wire \uut|PC|Add0~42 ;
wire \uut|PC|Add0~45_sumout ;
wire \uut|PC|pc_out[14]~12_combout ;
wire \show|Mux17~1_combout ;
wire \show|Mux17~0_combout ;
wire \uut|PC|Add0~46 ;
wire \uut|PC|Add0~49_sumout ;
wire \uut|PC|pc_out[15]~13_combout ;
wire \show|Mux16~0_combout ;
wire \uut|ALUSrc_Mux|out[15]~12_combout ;
wire \show|Mux16~1_combout ;
wire \show|Mux16~2_combout ;
wire \show|Mux18~1_combout ;
wire \show|Mux18~0_combout ;
wire \hex_display_inst3|WideOr6~0_combout ;
wire \hex_display_inst3|WideOr5~0_combout ;
wire \hex_display_inst3|WideOr4~0_combout ;
wire \hex_display_inst3|WideOr3~0_combout ;
wire \hex_display_inst3|WideOr2~0_combout ;
wire \hex_display_inst3|WideOr1~0_combout ;
wire \hex_display_inst3|WideOr0~0_combout ;
wire \uut|PC|Add0~50 ;
wire \uut|PC|Add0~53_sumout ;
wire \uut|PC|pc_out[16]~14_combout ;
wire \uut|PC|Add0~54 ;
wire \uut|PC|Add0~57_sumout ;
wire \uut|PC|pc_out[17]~15_combout ;
wire \uut|ALUSrc_Mux|out[17]~14_combout ;
wire \show|Mux14~1_combout ;
wire \show|Mux14~0_combout ;
wire \show|Mux1~0_combout ;
wire \show|Mux15~0_combout ;
wire \show|Mux15~1_combout ;
wire \show|Mux15~2_combout ;
wire \uut|PC|Add0~58 ;
wire \uut|PC|Add0~61_sumout ;
wire \uut|PC|pc_out[18]~16_combout ;
wire \uut|PC|Add0~62 ;
wire \uut|PC|Add0~65_sumout ;
wire \uut|PC|pc_out[19]~17_combout ;
wire \uut|ALUSrc_Mux|out[19]~16_combout ;
wire \show|Mux12~1_combout ;
wire \show|Mux12~0_combout ;
wire \show|Mux13~0_combout ;
wire \show|Mux13~1_combout ;
wire \hex_display_inst4|WideOr6~0_combout ;
wire \hex_display_inst4|WideOr5~0_combout ;
wire \hex_display_inst4|WideOr4~0_combout ;
wire \hex_display_inst4|WideOr3~0_combout ;
wire \hex_display_inst4|WideOr2~0_combout ;
wire \hex_display_inst4|WideOr1~0_combout ;
wire \hex_display_inst4|WideOr0~0_combout ;
wire \uut|PC|Add0~66 ;
wire \uut|PC|Add0~69_sumout ;
wire \uut|PC|pc_out[20]~18_combout ;
wire \show|Mux11~0_combout ;
wire \show|Mux11~1_combout ;
wire \uut|PC|pc_out[22]~DUPLICATE_q ;
wire \uut|PC|Add0~70 ;
wire \uut|PC|Add0~73_sumout ;
wire \uut|PC|pc_out[21]~19_combout ;
wire \uut|PC|Add0~74 ;
wire \uut|PC|Add0~77_sumout ;
wire \show|Mux9~0_combout ;
wire \show|Mux9~1_combout ;
wire \uut|PC|pc_out[23]~DUPLICATE_q ;
wire \uut|PC|Add0~78 ;
wire \uut|PC|Add0~81_sumout ;
wire \uut|ALUSrc_Mux|out[23]~20_combout ;
wire \show|Mux8~1_combout ;
wire \show|Mux8~0_combout ;
wire \uut|ALUSrc_Mux|out[21]~18_combout ;
wire \show|Mux10~0_combout ;
wire \show|Mux10~1_combout ;
wire \hex_display_inst5|WideOr6~0_combout ;
wire \hex_display_inst5|WideOr5~0_combout ;
wire \hex_display_inst5|WideOr4~0_combout ;
wire \hex_display_inst5|WideOr3~0_combout ;
wire \hex_display_inst5|WideOr2~0_combout ;
wire \hex_display_inst5|WideOr1~0_combout ;
wire \hex_display_inst5|WideOr0~0_combout ;
wire \uut|PC|Add0~82 ;
wire \uut|PC|Add0~85_sumout ;
wire \show|Mux7~0_combout ;
wire \uut|PC|Add0~86 ;
wire \uut|PC|Add0~89_sumout ;
wire \uut|ALUSrc_Mux|out[25]~22_combout ;
wire \show|Mux6~1_combout ;
wire \show|Mux6~0_combout ;
wire \uut|PC|pc_out[26]~DUPLICATE_q ;
wire \uut|PC|Add0~90 ;
wire \uut|PC|Add0~93_sumout ;
wire \show|Mux5~1_combout ;
wire \show|Mux5~0_combout ;
wire \uut|PC|Add0~94 ;
wire \uut|PC|Add0~97_sumout ;
wire \uut|ALUSrc_Mux|out[27]~24_combout ;
wire \show|Mux4~1_combout ;
wire \show|Mux4~0_combout ;
wire \uut|PC|Add0~98 ;
wire \uut|PC|Add0~101_sumout ;
wire \show|Mux3~0_combout ;
wire \show|Mux3~1_combout ;
wire \uut|PC|Add0~102 ;
wire \uut|PC|Add0~105_sumout ;
wire \show|Mux2~0_combout ;
wire \uut|ALUSrc_Mux|out[29]~26_combout ;
wire \show|Mux2~1_combout ;
wire \show|Mux2~2_combout ;
wire \uut|PC|Add0~106 ;
wire \uut|PC|Add0~109_sumout ;
wire \uut|PC|pc_out[30]~DUPLICATE_q ;
wire \show|Mux1~2_combout ;
wire \show|Mux1~3_combout ;
wire \uut|PC|Add0~110 ;
wire \uut|PC|Add0~113_sumout ;
wire \uut|ALUSrc_Mux|out[31]~28_combout ;
wire \show|Mux0~1_combout ;
wire \show|Mux0~0_combout ;
wire [31:0] \uut|PC|pc_out ;
wire [7:0] \uut|DataMem|ser|s_data_out ;

wire [9:0] \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [9:0] \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [9];

assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [9];

assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];

assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];

assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  = \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  = \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hex_display0[0]~output (
	.i(\hex_display_inst0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[0]),
	.obar());
// synopsys translate_off
defparam \hex_display0[0]~output .bus_hold = "false";
defparam \hex_display0[0]~output .open_drain_output = "false";
defparam \hex_display0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hex_display0[1]~output (
	.i(\hex_display_inst0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[1]),
	.obar());
// synopsys translate_off
defparam \hex_display0[1]~output .bus_hold = "false";
defparam \hex_display0[1]~output .open_drain_output = "false";
defparam \hex_display0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hex_display0[2]~output (
	.i(\hex_display_inst0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[2]),
	.obar());
// synopsys translate_off
defparam \hex_display0[2]~output .bus_hold = "false";
defparam \hex_display0[2]~output .open_drain_output = "false";
defparam \hex_display0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hex_display0[3]~output (
	.i(\hex_display_inst0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[3]),
	.obar());
// synopsys translate_off
defparam \hex_display0[3]~output .bus_hold = "false";
defparam \hex_display0[3]~output .open_drain_output = "false";
defparam \hex_display0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hex_display0[4]~output (
	.i(\hex_display_inst0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[4]),
	.obar());
// synopsys translate_off
defparam \hex_display0[4]~output .bus_hold = "false";
defparam \hex_display0[4]~output .open_drain_output = "false";
defparam \hex_display0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hex_display0[5]~output (
	.i(\hex_display_inst0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[5]),
	.obar());
// synopsys translate_off
defparam \hex_display0[5]~output .bus_hold = "false";
defparam \hex_display0[5]~output .open_drain_output = "false";
defparam \hex_display0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hex_display0[6]~output (
	.i(!\hex_display_inst0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display0[6]),
	.obar());
// synopsys translate_off
defparam \hex_display0[6]~output .bus_hold = "false";
defparam \hex_display0[6]~output .open_drain_output = "false";
defparam \hex_display0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hex_display1[0]~output (
	.i(\hex_display_inst1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[0]),
	.obar());
// synopsys translate_off
defparam \hex_display1[0]~output .bus_hold = "false";
defparam \hex_display1[0]~output .open_drain_output = "false";
defparam \hex_display1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hex_display1[1]~output (
	.i(\hex_display_inst1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[1]),
	.obar());
// synopsys translate_off
defparam \hex_display1[1]~output .bus_hold = "false";
defparam \hex_display1[1]~output .open_drain_output = "false";
defparam \hex_display1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hex_display1[2]~output (
	.i(\hex_display_inst1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[2]),
	.obar());
// synopsys translate_off
defparam \hex_display1[2]~output .bus_hold = "false";
defparam \hex_display1[2]~output .open_drain_output = "false";
defparam \hex_display1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hex_display1[3]~output (
	.i(\hex_display_inst1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[3]),
	.obar());
// synopsys translate_off
defparam \hex_display1[3]~output .bus_hold = "false";
defparam \hex_display1[3]~output .open_drain_output = "false";
defparam \hex_display1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hex_display1[4]~output (
	.i(\hex_display_inst1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[4]),
	.obar());
// synopsys translate_off
defparam \hex_display1[4]~output .bus_hold = "false";
defparam \hex_display1[4]~output .open_drain_output = "false";
defparam \hex_display1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hex_display1[5]~output (
	.i(\hex_display_inst1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[5]),
	.obar());
// synopsys translate_off
defparam \hex_display1[5]~output .bus_hold = "false";
defparam \hex_display1[5]~output .open_drain_output = "false";
defparam \hex_display1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hex_display1[6]~output (
	.i(!\hex_display_inst1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display1[6]),
	.obar());
// synopsys translate_off
defparam \hex_display1[6]~output .bus_hold = "false";
defparam \hex_display1[6]~output .open_drain_output = "false";
defparam \hex_display1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \hex_display2[0]~output (
	.i(\hex_display_inst2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[0]),
	.obar());
// synopsys translate_off
defparam \hex_display2[0]~output .bus_hold = "false";
defparam \hex_display2[0]~output .open_drain_output = "false";
defparam \hex_display2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \hex_display2[1]~output (
	.i(\hex_display_inst2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[1]),
	.obar());
// synopsys translate_off
defparam \hex_display2[1]~output .bus_hold = "false";
defparam \hex_display2[1]~output .open_drain_output = "false";
defparam \hex_display2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \hex_display2[2]~output (
	.i(\hex_display_inst2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[2]),
	.obar());
// synopsys translate_off
defparam \hex_display2[2]~output .bus_hold = "false";
defparam \hex_display2[2]~output .open_drain_output = "false";
defparam \hex_display2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \hex_display2[3]~output (
	.i(\hex_display_inst2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[3]),
	.obar());
// synopsys translate_off
defparam \hex_display2[3]~output .bus_hold = "false";
defparam \hex_display2[3]~output .open_drain_output = "false";
defparam \hex_display2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \hex_display2[4]~output (
	.i(\hex_display_inst2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[4]),
	.obar());
// synopsys translate_off
defparam \hex_display2[4]~output .bus_hold = "false";
defparam \hex_display2[4]~output .open_drain_output = "false";
defparam \hex_display2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \hex_display2[5]~output (
	.i(\hex_display_inst2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[5]),
	.obar());
// synopsys translate_off
defparam \hex_display2[5]~output .bus_hold = "false";
defparam \hex_display2[5]~output .open_drain_output = "false";
defparam \hex_display2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \hex_display2[6]~output (
	.i(!\hex_display_inst2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display2[6]),
	.obar());
// synopsys translate_off
defparam \hex_display2[6]~output .bus_hold = "false";
defparam \hex_display2[6]~output .open_drain_output = "false";
defparam \hex_display2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \hex_display3[0]~output (
	.i(\hex_display_inst3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[0]),
	.obar());
// synopsys translate_off
defparam \hex_display3[0]~output .bus_hold = "false";
defparam \hex_display3[0]~output .open_drain_output = "false";
defparam \hex_display3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \hex_display3[1]~output (
	.i(\hex_display_inst3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[1]),
	.obar());
// synopsys translate_off
defparam \hex_display3[1]~output .bus_hold = "false";
defparam \hex_display3[1]~output .open_drain_output = "false";
defparam \hex_display3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \hex_display3[2]~output (
	.i(\hex_display_inst3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[2]),
	.obar());
// synopsys translate_off
defparam \hex_display3[2]~output .bus_hold = "false";
defparam \hex_display3[2]~output .open_drain_output = "false";
defparam \hex_display3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \hex_display3[3]~output (
	.i(\hex_display_inst3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[3]),
	.obar());
// synopsys translate_off
defparam \hex_display3[3]~output .bus_hold = "false";
defparam \hex_display3[3]~output .open_drain_output = "false";
defparam \hex_display3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \hex_display3[4]~output (
	.i(\hex_display_inst3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[4]),
	.obar());
// synopsys translate_off
defparam \hex_display3[4]~output .bus_hold = "false";
defparam \hex_display3[4]~output .open_drain_output = "false";
defparam \hex_display3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \hex_display3[5]~output (
	.i(\hex_display_inst3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[5]),
	.obar());
// synopsys translate_off
defparam \hex_display3[5]~output .bus_hold = "false";
defparam \hex_display3[5]~output .open_drain_output = "false";
defparam \hex_display3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \hex_display3[6]~output (
	.i(!\hex_display_inst3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display3[6]),
	.obar());
// synopsys translate_off
defparam \hex_display3[6]~output .bus_hold = "false";
defparam \hex_display3[6]~output .open_drain_output = "false";
defparam \hex_display3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \hex_display4[0]~output (
	.i(\hex_display_inst4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[0]),
	.obar());
// synopsys translate_off
defparam \hex_display4[0]~output .bus_hold = "false";
defparam \hex_display4[0]~output .open_drain_output = "false";
defparam \hex_display4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \hex_display4[1]~output (
	.i(\hex_display_inst4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[1]),
	.obar());
// synopsys translate_off
defparam \hex_display4[1]~output .bus_hold = "false";
defparam \hex_display4[1]~output .open_drain_output = "false";
defparam \hex_display4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \hex_display4[2]~output (
	.i(\hex_display_inst4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[2]),
	.obar());
// synopsys translate_off
defparam \hex_display4[2]~output .bus_hold = "false";
defparam \hex_display4[2]~output .open_drain_output = "false";
defparam \hex_display4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \hex_display4[3]~output (
	.i(\hex_display_inst4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[3]),
	.obar());
// synopsys translate_off
defparam \hex_display4[3]~output .bus_hold = "false";
defparam \hex_display4[3]~output .open_drain_output = "false";
defparam \hex_display4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \hex_display4[4]~output (
	.i(\hex_display_inst4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[4]),
	.obar());
// synopsys translate_off
defparam \hex_display4[4]~output .bus_hold = "false";
defparam \hex_display4[4]~output .open_drain_output = "false";
defparam \hex_display4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \hex_display4[5]~output (
	.i(\hex_display_inst4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[5]),
	.obar());
// synopsys translate_off
defparam \hex_display4[5]~output .bus_hold = "false";
defparam \hex_display4[5]~output .open_drain_output = "false";
defparam \hex_display4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \hex_display4[6]~output (
	.i(!\hex_display_inst4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display4[6]),
	.obar());
// synopsys translate_off
defparam \hex_display4[6]~output .bus_hold = "false";
defparam \hex_display4[6]~output .open_drain_output = "false";
defparam \hex_display4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \hex_display5[0]~output (
	.i(\hex_display_inst5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[0]),
	.obar());
// synopsys translate_off
defparam \hex_display5[0]~output .bus_hold = "false";
defparam \hex_display5[0]~output .open_drain_output = "false";
defparam \hex_display5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \hex_display5[1]~output (
	.i(\hex_display_inst5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[1]),
	.obar());
// synopsys translate_off
defparam \hex_display5[1]~output .bus_hold = "false";
defparam \hex_display5[1]~output .open_drain_output = "false";
defparam \hex_display5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \hex_display5[2]~output (
	.i(\hex_display_inst5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[2]),
	.obar());
// synopsys translate_off
defparam \hex_display5[2]~output .bus_hold = "false";
defparam \hex_display5[2]~output .open_drain_output = "false";
defparam \hex_display5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \hex_display5[3]~output (
	.i(\hex_display_inst5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[3]),
	.obar());
// synopsys translate_off
defparam \hex_display5[3]~output .bus_hold = "false";
defparam \hex_display5[3]~output .open_drain_output = "false";
defparam \hex_display5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \hex_display5[4]~output (
	.i(\hex_display_inst5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[4]),
	.obar());
// synopsys translate_off
defparam \hex_display5[4]~output .bus_hold = "false";
defparam \hex_display5[4]~output .open_drain_output = "false";
defparam \hex_display5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \hex_display5[5]~output (
	.i(\hex_display_inst5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[5]),
	.obar());
// synopsys translate_off
defparam \hex_display5[5]~output .bus_hold = "false";
defparam \hex_display5[5]~output .open_drain_output = "false";
defparam \hex_display5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \hex_display5[6]~output (
	.i(!\hex_display_inst5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_display5[6]),
	.obar());
// synopsys translate_off
defparam \hex_display5[6]~output .bus_hold = "false";
defparam \hex_display5[6]~output .open_drain_output = "false";
defparam \hex_display5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \led1[0]~output (
	.i(\show|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1[0]),
	.obar());
// synopsys translate_off
defparam \led1[0]~output .bus_hold = "false";
defparam \led1[0]~output .open_drain_output = "false";
defparam \led1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \led1[1]~output (
	.i(\show|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1[1]),
	.obar());
// synopsys translate_off
defparam \led1[1]~output .bus_hold = "false";
defparam \led1[1]~output .open_drain_output = "false";
defparam \led1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led1[2]~output (
	.i(\show|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1[2]),
	.obar());
// synopsys translate_off
defparam \led1[2]~output .bus_hold = "false";
defparam \led1[2]~output .open_drain_output = "false";
defparam \led1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led1[3]~output (
	.i(\show|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1[3]),
	.obar());
// synopsys translate_off
defparam \led1[3]~output .bus_hold = "false";
defparam \led1[3]~output .open_drain_output = "false";
defparam \led1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \led2[0]~output (
	.i(\show|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2[0]),
	.obar());
// synopsys translate_off
defparam \led2[0]~output .bus_hold = "false";
defparam \led2[0]~output .open_drain_output = "false";
defparam \led2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \led2[1]~output (
	.i(\show|Mux2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2[1]),
	.obar());
// synopsys translate_off
defparam \led2[1]~output .bus_hold = "false";
defparam \led2[1]~output .open_drain_output = "false";
defparam \led2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \led2[2]~output (
	.i(\show|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2[2]),
	.obar());
// synopsys translate_off
defparam \led2[2]~output .bus_hold = "false";
defparam \led2[2]~output .open_drain_output = "false";
defparam \led2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \led2[3]~output (
	.i(\show|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2[3]),
	.obar());
// synopsys translate_off
defparam \led2[3]~output .bus_hold = "false";
defparam \led2[3]~output .open_drain_output = "false";
defparam \led2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N57
cyclonev_lcell_comb \uut|PC|pc_out[2]~4 (
// Equation(s):
// \uut|PC|pc_out[2]~4_combout  = !\uut|PC|pc_out[2]~DUPLICATE_q 

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[2]~4 .extended_lut = "off";
defparam \uut|PC|pc_out[2]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \uut|PC|pc_out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y11_N26
dffeas \uut|PC|pc_out[2]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[2]~4_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N30
cyclonev_lcell_comb \uut|PC|Add0~5 (
// Equation(s):
// \uut|PC|Add0~5_sumout  = SUM(( !\uut|PC|pc_out[2]~DUPLICATE_q  ) + ( !\uut|PC|pc_out [3] ) + ( !VCC ))
// \uut|PC|Add0~6  = CARRY(( !\uut|PC|pc_out[2]~DUPLICATE_q  ) + ( !\uut|PC|pc_out [3] ) + ( !VCC ))

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~5_sumout ),
	.cout(\uut|PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~5 .extended_lut = "off";
defparam \uut|PC|Add0~5 .lut_mask = 64'h00000F0F0000AAAA;
defparam \uut|PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N18
cyclonev_lcell_comb \uut|PC|pc_out[3]~1 (
// Equation(s):
// \uut|PC|pc_out[3]~1_combout  = ( !\uut|PC|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[3]~1 .extended_lut = "off";
defparam \uut|PC|pc_out[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N29
dffeas \uut|PC|pc_out[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[3]~1_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[3] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \show|Mux25~2 (
// Equation(s):
// \show|Mux25~2_combout  = ( \SW[0]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~2 .extended_lut = "off";
defparam \show|Mux25~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \show|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N33
cyclonev_lcell_comb \uut|PC|Add0~9 (
// Equation(s):
// \uut|PC|Add0~9_sumout  = SUM(( !\uut|PC|pc_out[4]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~6  ))
// \uut|PC|Add0~10  = CARRY(( !\uut|PC|pc_out[4]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~9_sumout ),
	.cout(\uut|PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~9 .extended_lut = "off";
defparam \uut|PC|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \uut|PC|pc_out[4]~2 (
// Equation(s):
// \uut|PC|pc_out[4]~2_combout  = ( !\uut|PC|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[4]~2 .extended_lut = "off";
defparam \uut|PC|pc_out[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N25
dffeas \uut|PC|pc_out[4]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[4]~2_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \uut|PC|Add0~13 (
// Equation(s):
// \uut|PC|Add0~13_sumout  = SUM(( !\uut|PC|pc_out [5] ) + ( GND ) + ( \uut|PC|Add0~10  ))
// \uut|PC|Add0~14  = CARRY(( !\uut|PC|pc_out [5] ) + ( GND ) + ( \uut|PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~13_sumout ),
	.cout(\uut|PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~13 .extended_lut = "off";
defparam \uut|PC|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \uut|PC|pc_out[5]~3 (
// Equation(s):
// \uut|PC|pc_out[5]~3_combout  = ( !\uut|PC|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[5]~3 .extended_lut = "off";
defparam \uut|PC|pc_out[5]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N20
dffeas \uut|PC|pc_out[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[5]~3_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[5] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N39
cyclonev_lcell_comb \uut|PC|Add0~1 (
// Equation(s):
// \uut|PC|Add0~1_sumout  = SUM(( !\uut|PC|pc_out [6] ) + ( GND ) + ( \uut|PC|Add0~14  ))
// \uut|PC|Add0~2  = CARRY(( !\uut|PC|pc_out [6] ) + ( GND ) + ( \uut|PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~1_sumout ),
	.cout(\uut|PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~1 .extended_lut = "off";
defparam \uut|PC|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \uut|PC|pc_out[6]~0 (
// Equation(s):
// \uut|PC|pc_out[6]~0_combout  = ( !\uut|PC|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[6]~0 .extended_lut = "off";
defparam \uut|PC|pc_out[6]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N23
dffeas \uut|PC|pc_out[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[6]~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[6] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N54
cyclonev_lcell_comb \uut|InstructionMemory|Mux9~0 (
// Equation(s):
// \uut|InstructionMemory|Mux9~0_combout  = ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( \uut|PC|pc_out [6] & ( (!\uut|PC|pc_out [5] & !\KEY[1]~input_o ) ) ) ) # ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & ((!\uut|PC|pc_out [3] 
// & ((\uut|PC|pc_out[2]~DUPLICATE_q ))) # (\uut|PC|pc_out [3] & ((!\uut|PC|pc_out [5]) # (!\uut|PC|pc_out[2]~DUPLICATE_q ))))) ) ) ) # ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (((\uut|PC|pc_out [5] & !\uut|PC|pc_out 
// [3])) # (\uut|PC|pc_out[2]~DUPLICATE_q ))) ) ) ) # ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( !\uut|PC|pc_out [6] & ( (\uut|PC|pc_out [5] & (!\KEY[1]~input_o  & ((!\uut|PC|pc_out [3]) # (\uut|PC|pc_out[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\uut|PC|pc_out [5]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out [3]),
	.datad(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datae(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux9~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux9~0 .lut_mask = 64'h404440CC0CC88888;
defparam \uut|InstructionMemory|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N45
cyclonev_lcell_comb \show|Mux25~0 (
// Equation(s):
// \show|Mux25~0_combout  = ( \SW[2]~input_o  & ( !\SW[1]~input_o  $ (\SW[0]~input_o ) ) ) # ( !\SW[2]~input_o  & ( (!\SW[1]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~0 .extended_lut = "off";
defparam \show|Mux25~0 .lut_mask = 64'h8888888899999999;
defparam \show|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N42
cyclonev_lcell_comb \uut|Control|Selector0~0 (
// Equation(s):
// \uut|Control|Selector0~0_combout  = ( !\KEY[1]~input_o  & ( \uut|PC|pc_out [6] ) ) # ( !\KEY[1]~input_o  & ( !\uut|PC|pc_out [6] & ( ((\uut|PC|pc_out[4]~DUPLICATE_q  & ((\uut|PC|pc_out [3]) # (\uut|PC|pc_out[2]~DUPLICATE_q )))) # (\uut|PC|pc_out [5]) ) ) 
// )

	.dataa(!\uut|PC|pc_out [5]),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datad(!\uut|PC|pc_out [3]),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|Selector0~0 .extended_lut = "off";
defparam \uut|Control|Selector0~0 .lut_mask = 64'h57770000FFFF0000;
defparam \uut|Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \uut|InstructionMemory|Mux2~1 (
// Equation(s):
// \uut|InstructionMemory|Mux2~1_combout  = ( \uut|PC|pc_out [6] & ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( (!\KEY[1]~input_o  & ((!\uut|PC|pc_out [5] & (\uut|PC|pc_out[2]~DUPLICATE_q )) # (\uut|PC|pc_out [5] & ((!\uut|PC|pc_out [3]))))) ) ) ) # ( 
// !\uut|PC|pc_out [6] & ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( (\uut|PC|pc_out[2]~DUPLICATE_q  & !\KEY[1]~input_o ) ) ) ) # ( \uut|PC|pc_out [6] & ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( (\uut|PC|pc_out[2]~DUPLICATE_q  & !\KEY[1]~input_o ) ) ) ) # ( 
// !\uut|PC|pc_out [6] & ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( (\uut|PC|pc_out[2]~DUPLICATE_q  & (!\KEY[1]~input_o  & \uut|PC|pc_out [5])) ) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out [3]),
	.datad(!\uut|PC|pc_out [5]),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux2~1 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux2~1 .lut_mask = 64'h00444444444444C0;
defparam \uut|InstructionMemory|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N0
cyclonev_lcell_comb \uut|ALU|Mux39~0 (
// Equation(s):
// \uut|ALU|Mux39~0_combout  = ( \uut|ALU|_~101_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|ALU|_~101_sumout ),
	.dataf(!\uut|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux39~0 .extended_lut = "off";
defparam \uut|ALU|Mux39~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N9
cyclonev_lcell_comb \uut|InstructionMemory|Mux1~0 (
// Equation(s):
// \uut|InstructionMemory|Mux1~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( (\uut|PC|pc_out [5] & (!\uut|PC|pc_out [3] $ (!\uut|PC|pc_out[4]~DUPLICATE_q ))) ) ) ) # ( !\uut|PC|pc_out [6] & ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( 
// (!\uut|PC|pc_out [5] & !\uut|PC|pc_out[4]~DUPLICATE_q ) ) ) ) # ( \uut|PC|pc_out [6] & ( !\uut|PC|pc_out[2]~DUPLICATE_q  & ( (\uut|PC|pc_out [5] & \uut|PC|pc_out[4]~DUPLICATE_q ) ) ) ) # ( !\uut|PC|pc_out [6] & ( !\uut|PC|pc_out[2]~DUPLICATE_q  & ( 
// (!\uut|PC|pc_out [5] & ((!\uut|PC|pc_out [3]) # (!\uut|PC|pc_out[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\uut|PC|pc_out [3]),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux1~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux1~0 .lut_mask = 64'hF0A0000FF000050A;
defparam \uut|InstructionMemory|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \uut|InstructionMemory|Mux0~0 (
// Equation(s):
// \uut|InstructionMemory|Mux0~0_combout  = ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( (\uut|PC|pc_out [5] & \uut|PC|pc_out [6]) ) ) # ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( (!\uut|PC|pc_out [5] & ((!\uut|PC|pc_out [6]))) # (\uut|PC|pc_out [5] & (\uut|PC|pc_out [3] 
// & \uut|PC|pc_out [6])) ) )

	.dataa(!\uut|PC|pc_out [3]),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux0~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux0~0 .lut_mask = 64'hF005F005000F000F;
defparam \uut|InstructionMemory|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \uut|Control|Decoder1~1 (
// Equation(s):
// \uut|Control|Decoder1~1_combout  = ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( (!\KEY[1]~input_o  & !\uut|InstructionMemory|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|InstructionMemory|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|Decoder1~1 .extended_lut = "off";
defparam \uut|Control|Decoder1~1 .lut_mask = 64'h00000000F000F000;
defparam \uut|Control|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N3
cyclonev_lcell_comb \uut|Control|Decoder1~2 (
// Equation(s):
// \uut|Control|Decoder1~2_combout  = ( \uut|InstructionMemory|Mux1~0_combout  & ( \uut|Control|Decoder1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux1~0_combout ),
	.dataf(!\uut|Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|Decoder1~2 .extended_lut = "off";
defparam \uut|Control|Decoder1~2 .lut_mask = 64'h000000000000FFFF;
defparam \uut|Control|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N26
dffeas \uut|PC|pc_out[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[4]~2_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[4] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N18
cyclonev_lcell_comb \uut|InstructionMemory|Mux3~0 (
// Equation(s):
// \uut|InstructionMemory|Mux3~0_combout  = ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( (!\uut|PC|pc_out [4] & !\uut|PC|pc_out [5]) ) ) # ( !\uut|PC|pc_out[2]~DUPLICATE_q  & ( (!\uut|PC|pc_out [5] & ((!\uut|PC|pc_out [4]) # (!\uut|PC|pc_out [3]))) ) )

	.dataa(!\uut|PC|pc_out [4]),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [3]),
	.datad(!\uut|PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux3~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux3~0 .lut_mask = 64'hFA00FA00AA00AA00;
defparam \uut|InstructionMemory|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N27
cyclonev_lcell_comb \uut|Control|WideOr4~0 (
// Equation(s):
// \uut|Control|WideOr4~0_combout  = ( \uut|PC|pc_out [3] & ( \uut|PC|pc_out [4] & ( ((\uut|PC|pc_out [5] & (!\uut|PC|pc_out[2]~DUPLICATE_q  & \uut|PC|pc_out [6]))) # (\KEY[1]~input_o ) ) ) ) # ( !\uut|PC|pc_out [3] & ( \uut|PC|pc_out [4] & ( 
// ((!\uut|PC|pc_out [5] & (!\uut|PC|pc_out[2]~DUPLICATE_q  & !\uut|PC|pc_out [6])) # (\uut|PC|pc_out [5] & ((\uut|PC|pc_out [6])))) # (\KEY[1]~input_o ) ) ) ) # ( \uut|PC|pc_out [3] & ( !\uut|PC|pc_out [4] & ( ((!\uut|PC|pc_out [5] & ((!\uut|PC|pc_out 
// [6]))) # (\uut|PC|pc_out [5] & (\uut|PC|pc_out[2]~DUPLICATE_q  & \uut|PC|pc_out [6]))) # (\KEY[1]~input_o ) ) ) ) # ( !\uut|PC|pc_out [3] & ( !\uut|PC|pc_out [4] & ( ((!\uut|PC|pc_out [5] & !\uut|PC|pc_out [6])) # (\KEY[1]~input_o ) ) ) )

	.dataa(!\uut|PC|pc_out [5]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(!\uut|PC|pc_out [3]),
	.dataf(!\uut|PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|WideOr4~0 .extended_lut = "off";
defparam \uut|Control|WideOr4~0 .lut_mask = 64'hBB33BB37B3773373;
defparam \uut|Control|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \uut|InstructionMemory|Mux4~0 (
// Equation(s):
// \uut|InstructionMemory|Mux4~0_combout  = ( \uut|PC|pc_out [5] & ( !\uut|PC|pc_out[4]~DUPLICATE_q  $ (((!\uut|PC|pc_out[2]~DUPLICATE_q ) # (!\uut|PC|pc_out [3]))) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux4~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux4~0 .lut_mask = 64'h0000000036363636;
defparam \uut|InstructionMemory|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N33
cyclonev_lcell_comb \uut|InstructionMemory|Mux4~1 (
// Equation(s):
// \uut|InstructionMemory|Mux4~1_combout  = ( \uut|InstructionMemory|Mux4~0_combout  & ( (!\KEY[1]~input_o  & \uut|PC|pc_out [6]) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux4~1 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux4~1 .lut_mask = 64'h0000000000AA00AA;
defparam \uut|InstructionMemory|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \uut|InstructionMemory|data_out[14]~1 (
// Equation(s):
// \uut|InstructionMemory|data_out[14]~1_combout  = ( \uut|PC|pc_out [3] & ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( (\uut|PC|pc_out [6] & (\uut|PC|pc_out [5] & (\uut|PC|pc_out[2]~DUPLICATE_q  & !\KEY[1]~input_o ))) ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\uut|PC|pc_out [5]),
	.datac(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\uut|PC|pc_out [3]),
	.dataf(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|data_out[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|data_out[14]~1 .extended_lut = "off";
defparam \uut|InstructionMemory|data_out[14]~1 .lut_mask = 64'h0000000000000100;
defparam \uut|InstructionMemory|data_out[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N21
cyclonev_lcell_comb \uut|RegFile|Decoder0~0 (
// Equation(s):
// \uut|RegFile|Decoder0~0_combout  = ( !\uut|InstructionMemory|data_out[14]~1_combout  & ( (\uut|InstructionMemory|Mux4~1_combout  & \uut|Control|WideOr4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\uut|InstructionMemory|Mux4~1_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|data_out[14]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Decoder0~0 .extended_lut = "off";
defparam \uut|RegFile|Decoder0~0 .lut_mask = 64'h0303000003030000;
defparam \uut|RegFile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N8
dffeas \uut|RegFile|registers[20][20] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[20]~26_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][20] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N6
cyclonev_lcell_comb \uut|RegFile|Mux11~0 (
// Equation(s):
// \uut|RegFile|Mux11~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux2~1_combout ),
	.datad(!\uut|RegFile|registers[20][20]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux11~0 .extended_lut = "off";
defparam \uut|RegFile|Mux11~0 .lut_mask = 64'h000F000F000F000F;
defparam \uut|RegFile|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \uut|Control|Decoder1~0 (
// Equation(s):
// \uut|Control|Decoder1~0_combout  = ( \uut|PC|pc_out [6] & ( (\uut|PC|pc_out [5] & (!\uut|PC|pc_out[4]~DUPLICATE_q  $ (((!\uut|PC|pc_out[2]~DUPLICATE_q ) # (!\uut|PC|pc_out [3]))))) ) ) # ( !\uut|PC|pc_out [6] & ( (!\uut|PC|pc_out [5] & 
// ((!\uut|PC|pc_out[4]~DUPLICATE_q ) # ((!\uut|PC|pc_out[2]~DUPLICATE_q  & !\uut|PC|pc_out [3])))) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out [3]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|Decoder1~0 .extended_lut = "off";
defparam \uut|Control|Decoder1~0 .lut_mask = 64'hE0C0E0C003060306;
defparam \uut|Control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[20]~17 (
// Equation(s):
// \uut|ALUSrc_Mux|out[20]~17_combout  = ( \uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][20]~q  & ( (!\KEY[1]~input_o  & (((!\uut|InstructionMemory|Mux3~0_combout  & \uut|Control|Decoder1~0_combout )) # (\uut|PC|pc_out [6]))) ) ) ) # 
// ( !\uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][20]~q  & ( (!\KEY[1]~input_o  & (\uut|Control|Decoder1~0_combout  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6])))) ) ) ) # ( 
// \uut|InstructionMemory|Mux4~0_combout  & ( !\uut|RegFile|registers[10][20]~q  & ( (!\KEY[1]~input_o  & (\uut|PC|pc_out [6] & !\uut|Control|Decoder1~0_combout )) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\uut|Control|Decoder1~0_combout ),
	.datae(!\uut|InstructionMemory|Mux4~0_combout ),
	.dataf(!\uut|RegFile|registers[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[20]~17 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[20]~17 .lut_mask = 64'h00000A00008A0A8A;
defparam \uut|ALUSrc_Mux|out[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N3
cyclonev_lcell_comb \uut|Control|Decoder0~0 (
// Equation(s):
// \uut|Control|Decoder0~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|PC|pc_out [5] & ( (!\KEY[1]~input_o  & (!\uut|PC|pc_out [4] $ (((!\uut|PC|pc_out [3]) # (!\uut|PC|pc_out[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\uut|PC|pc_out [3]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datad(!\uut|PC|pc_out [4]),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|Decoder0~0 .extended_lut = "off";
defparam \uut|Control|Decoder0~0 .lut_mask = 64'h00000000000004C8;
defparam \uut|Control|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \uut|ALU|Mux41~0 (
// Equation(s):
// \uut|ALU|Mux41~0_combout  = (\uut|Control|Selector0~0_combout  & \uut|ALU|_~93_sumout )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\uut|ALU|_~93_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux41~0 .extended_lut = "off";
defparam \uut|ALU|Mux41~0 .lut_mask = 64'h1111111111111111;
defparam \uut|ALU|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N0
cyclonev_lcell_comb \uut|Control|ALUOp[1]~0 (
// Equation(s):
// \uut|Control|ALUOp[1]~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|PC|pc_out [5] & ( (!\KEY[1]~input_o  & (!\uut|PC|pc_out [4] $ (((!\uut|PC|pc_out [3]) # (!\uut|PC|pc_out[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\uut|PC|pc_out [3]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out [4]),
	.datad(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|Control|ALUOp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|Control|ALUOp[1]~0 .extended_lut = "off";
defparam \uut|Control|ALUOp[1]~0 .lut_mask = 64'h0000000000000C48;
defparam \uut|Control|ALUOp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N59
dffeas \uut|RegFile|registers[20][10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[10]~16_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][10] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \uut|InstructionMemory|Mux2~0 (
// Equation(s):
// \uut|InstructionMemory|Mux2~0_combout  = ( \uut|PC|pc_out [4] & ( (!\uut|PC|pc_out [5] & (\uut|PC|pc_out[2]~DUPLICATE_q )) # (\uut|PC|pc_out [5] & ((!\uut|PC|pc_out [6] & (\uut|PC|pc_out[2]~DUPLICATE_q )) # (\uut|PC|pc_out [6] & ((!\uut|PC|pc_out [3]))))) 
// ) ) # ( !\uut|PC|pc_out [4] & ( (\uut|PC|pc_out[2]~DUPLICATE_q  & ((\uut|PC|pc_out [6]) # (\uut|PC|pc_out [5]))) ) )

	.dataa(!\uut|PC|pc_out [5]),
	.datab(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\uut|PC|pc_out [3]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux2~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux2~0 .lut_mask = 64'h1313131337323732;
defparam \uut|InstructionMemory|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N15
cyclonev_lcell_comb \uut|RegFile|Mux21~0 (
// Equation(s):
// \uut|RegFile|Mux21~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][10]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|RegFile|registers[20][10]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux21~0 .extended_lut = "off";
defparam \uut|RegFile|Mux21~0 .lut_mask = 64'h0000000000F000F0;
defparam \uut|RegFile|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N39
cyclonev_lcell_comb \uut|InstructionMemory|Mux12~0 (
// Equation(s):
// \uut|InstructionMemory|Mux12~0_combout  = ( \uut|PC|pc_out [3] & ( (!\uut|PC|pc_out[4]~DUPLICATE_q  & (!\uut|PC|pc_out [5] & \uut|PC|pc_out [6])) # (\uut|PC|pc_out[4]~DUPLICATE_q  & (\uut|PC|pc_out [5] & !\uut|PC|pc_out [6])) ) ) # ( !\uut|PC|pc_out [3] & 
// ( (\uut|PC|pc_out [5] & (!\uut|PC|pc_out[4]~DUPLICATE_q  $ (!\uut|PC|pc_out [6]))) ) )

	.dataa(gnd),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux12~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux12~0 .lut_mask = 64'h030C030C03C003C0;
defparam \uut|InstructionMemory|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N42
cyclonev_lcell_comb \uut|InstructionMemory|Mux3~1 (
// Equation(s):
// \uut|InstructionMemory|Mux3~1_combout  = ( !\uut|PC|pc_out [6] & ( (!\uut|PC|pc_out [5] & ((!\uut|PC|pc_out[4]~DUPLICATE_q ) # ((!\uut|PC|pc_out[2]~DUPLICATE_q  & !\uut|PC|pc_out [3])))) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out [3]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux3~1 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux3~1 .lut_mask = 64'hE0C0E0C000000000;
defparam \uut|InstructionMemory|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N3
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[0]~0 (
// Equation(s):
// \uut|ALUSrc_Mux|out[0]~0_combout  = ( !\uut|Control|Decoder1~0_combout  & ( \uut|InstructionMemory|Mux3~1_combout  & ( (!\uut|PC|pc_out[2]~DUPLICATE_q  & (!\KEY[1]~input_o  & \uut|InstructionMemory|Mux12~0_combout )) ) ) ) # ( 
// \uut|Control|Decoder1~0_combout  & ( !\uut|InstructionMemory|Mux3~1_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][0]~q ) ) ) ) # ( !\uut|Control|Decoder1~0_combout  & ( !\uut|InstructionMemory|Mux3~1_combout  & ( 
// (!\uut|PC|pc_out[2]~DUPLICATE_q  & (!\KEY[1]~input_o  & \uut|InstructionMemory|Mux12~0_combout )) ) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|InstructionMemory|Mux12~0_combout ),
	.datad(!\uut|RegFile|registers[10][0]~q ),
	.datae(!\uut|Control|Decoder1~0_combout ),
	.dataf(!\uut|InstructionMemory|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[0]~0 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[0]~0 .lut_mask = 64'h080800CC08080000;
defparam \uut|ALUSrc_Mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N56
dffeas \uut|RegFile|registers[20][0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[0]~6_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][0] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \uut|RegFile|Mux31~0 (
// Equation(s):
// \uut|RegFile|Mux31~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][0]~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][0]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux31~0 .extended_lut = "off";
defparam \uut|RegFile|Mux31~0 .lut_mask = 64'h0000000000CC00CC;
defparam \uut|RegFile|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \uut|ALU|_~1 (
// Equation(s):
// \uut|ALU|_~1_sumout  = SUM(( !\uut|ALUSrc_Mux|out[0]~0_combout  $ (!\uut|RegFile|Mux31~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \uut|ALU|_~2  = CARRY(( !\uut|ALUSrc_Mux|out[0]~0_combout  $ (!\uut|RegFile|Mux31~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \uut|ALU|_~3  = SHARE((!\uut|ALUSrc_Mux|out[0]~0_combout  & (\uut|Control|WideOr4~0_combout  & (\uut|Control|Decoder0~0_combout ))) # (\uut|ALUSrc_Mux|out[0]~0_combout  & (((\uut|RegFile|Mux31~0_combout )))))

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(!\uut|Control|Decoder0~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[0]~0_combout ),
	.datad(!\uut|RegFile|Mux31~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|ALU|_~1_sumout ),
	.cout(\uut|ALU|_~2 ),
	.shareout(\uut|ALU|_~3 ));
// synopsys translate_off
defparam \uut|ALU|_~1 .extended_lut = "off";
defparam \uut|ALU|_~1 .lut_mask = 64'h0000101F00000FF0;
defparam \uut|ALU|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \uut|ALU|Mux64~0 (
// Equation(s):
// \uut|ALU|Mux64~0_combout  = ( \uut|ALU|_~1_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux64~0 .extended_lut = "off";
defparam \uut|ALU|Mux64~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~0 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~0_combout  = (\uut|ALU|Mux64~0_combout  & !\uut|Control|Decoder1~2_combout )

	.dataa(gnd),
	.datab(!\uut|ALU|Mux64~0_combout ),
	.datac(gnd),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~0 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~0 .lut_mask = 64'h3300330033003300;
defparam \uut|MemToReg_Mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N29
dffeas \uut|RegFile|registers[20][30] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[30]~36_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][30] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N27
cyclonev_lcell_comb \uut|RegFile|Mux1~0 (
// Equation(s):
// \uut|RegFile|Mux1~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][30]~q )

	.dataa(!\uut|InstructionMemory|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][30]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux1~0 .extended_lut = "off";
defparam \uut|RegFile|Mux1~0 .lut_mask = 64'h0055005500550055;
defparam \uut|RegFile|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N27
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[30]~27 (
// Equation(s):
// \uut|ALUSrc_Mux|out[30]~27_combout  = ( \uut|RegFile|Mux33~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[30]~27 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[30]~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALUSrc_Mux|out[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N0
cyclonev_lcell_comb \uut|ALU|Mux61~0 (
// Equation(s):
// \uut|ALU|Mux61~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux61~0 .extended_lut = "off";
defparam \uut|ALU|Mux61~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N15
cyclonev_lcell_comb \uut|InstructionMemory|data_out[4]~0 (
// Equation(s):
// \uut|InstructionMemory|data_out[4]~0_combout  = ( \uut|PC|pc_out [5] & ( (!\uut|PC|pc_out [6] & (!\uut|PC|pc_out[2]~DUPLICATE_q  & (!\KEY[1]~input_o  & \uut|PC|pc_out [3]))) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|PC|pc_out [3]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|data_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|data_out[4]~0 .extended_lut = "off";
defparam \uut|InstructionMemory|data_out[4]~0 .lut_mask = 64'h0000000000800080;
defparam \uut|InstructionMemory|data_out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N25
dffeas \uut|PC|pc_out[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[2]~4_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[2] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N21
cyclonev_lcell_comb \uut|RegFile|registers[10][0]~0 (
// Equation(s):
// \uut|RegFile|registers[10][0]~0_combout  = ( !\uut|InstructionMemory|Mux0~0_combout  & ( \uut|InstructionMemory|Mux1~0_combout  & ( (!\KEY[1]~input_o  & (\uut|PC|pc_out [2] & !\uut|InstructionMemory|Mux3~1_combout )) ) ) ) # ( 
// \uut|InstructionMemory|Mux0~0_combout  & ( !\uut|InstructionMemory|Mux1~0_combout  & ( (!\KEY[1]~input_o  & !\uut|InstructionMemory|Mux3~1_combout ) ) ) ) # ( !\uut|InstructionMemory|Mux0~0_combout  & ( !\uut|InstructionMemory|Mux1~0_combout  & ( 
// (!\KEY[1]~input_o  & (!\uut|PC|pc_out [2] & !\uut|InstructionMemory|Mux3~1_combout )) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [2]),
	.datad(!\uut|InstructionMemory|Mux3~1_combout ),
	.datae(!\uut|InstructionMemory|Mux0~0_combout ),
	.dataf(!\uut|InstructionMemory|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|registers[10][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|registers[10][0]~0 .extended_lut = "off";
defparam \uut|RegFile|registers[10][0]~0 .lut_mask = 64'hA000AA000A000000;
defparam \uut|RegFile|registers[10][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N23
dffeas \uut|RegFile|registers[10][9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[9]~15_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][9] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N21
cyclonev_lcell_comb \uut|RegFile|Mux54~0 (
// Equation(s):
// \uut|RegFile|Mux54~0_combout  = ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][9]~q ) ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (!\uut|InstructionMemory|Mux3~0_combout  & \uut|RegFile|registers[10][9]~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(!\uut|RegFile|registers[10][9]~q ),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux54~0 .extended_lut = "off";
defparam \uut|RegFile|Mux54~0 .lut_mask = 64'h00A000A000AA00AA;
defparam \uut|RegFile|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N32
dffeas \uut|RegFile|registers[10][8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[8]~14_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][8] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N48
cyclonev_lcell_comb \uut|RegFile|Mux55~0 (
// Equation(s):
// \uut|RegFile|Mux55~0_combout  = ( \uut|RegFile|registers[10][8]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux55~0 .extended_lut = "off";
defparam \uut|RegFile|Mux55~0 .lut_mask = 64'h00000000AA0AAA0A;
defparam \uut|RegFile|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N47
dffeas \uut|RegFile|registers[10][7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[7]~13_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][7] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N15
cyclonev_lcell_comb \uut|RegFile|Mux56~0 (
// Equation(s):
// \uut|RegFile|Mux56~0_combout  = ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][7]~q ) ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (\uut|RegFile|registers[10][7]~q  & !\uut|InstructionMemory|Mux3~0_combout )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][7]~q ),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux56~0 .extended_lut = "off";
defparam \uut|RegFile|Mux56~0 .lut_mask = 64'h0A000A000A0A0A0A;
defparam \uut|RegFile|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N11
dffeas \uut|RegFile|registers[20][6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[6]~12_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][6] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N9
cyclonev_lcell_comb \uut|RegFile|Mux25~0 (
// Equation(s):
// \uut|RegFile|Mux25~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][6]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][6]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux25~0 .extended_lut = "off";
defparam \uut|RegFile|Mux25~0 .lut_mask = 64'h0000000000AA00AA;
defparam \uut|RegFile|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N33
cyclonev_lcell_comb \uut|InstructionMemory|Mux7~0 (
// Equation(s):
// \uut|InstructionMemory|Mux7~0_combout  = ( \uut|PC|pc_out[4]~DUPLICATE_q  & ( \uut|PC|pc_out [5] & ( (!\KEY[1]~input_o  & ((!\uut|PC|pc_out [6] & (!\uut|PC|pc_out[2]~DUPLICATE_q  & !\uut|PC|pc_out [3])) # (\uut|PC|pc_out [6] & 
// ((!\uut|PC|pc_out[2]~DUPLICATE_q ) # (!\uut|PC|pc_out [3]))))) ) ) ) # ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( \uut|PC|pc_out [5] & ( (!\KEY[1]~input_o  & (!\uut|PC|pc_out[2]~DUPLICATE_q  $ (((\uut|PC|pc_out [6] & \uut|PC|pc_out [3]))))) ) ) ) # ( 
// \uut|PC|pc_out[4]~DUPLICATE_q  & ( !\uut|PC|pc_out [5] & ( (!\KEY[1]~input_o  & (!\uut|PC|pc_out[2]~DUPLICATE_q  & ((\uut|PC|pc_out [3]) # (\uut|PC|pc_out [6])))) ) ) ) # ( !\uut|PC|pc_out[4]~DUPLICATE_q  & ( !\uut|PC|pc_out [5] & ( (\uut|PC|pc_out [6] & 
// (!\KEY[1]~input_o  & !\uut|PC|pc_out[2]~DUPLICATE_q )) ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datad(!\uut|PC|pc_out [3]),
	.datae(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.dataf(!\uut|PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux7~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux7~0 .lut_mask = 64'h404040C0C084C440;
defparam \uut|InstructionMemory|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N44
dffeas \uut|RegFile|registers[10][5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[5]~11_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][5] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N51
cyclonev_lcell_comb \uut|RegFile|Mux58~0 (
// Equation(s):
// \uut|RegFile|Mux58~0_combout  = ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][5]~q ) ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (\uut|RegFile|registers[10][5]~q  & !\uut|InstructionMemory|Mux3~0_combout )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][5]~q ),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux58~0 .extended_lut = "off";
defparam \uut|RegFile|Mux58~0 .lut_mask = 64'h0A000A000A0A0A0A;
defparam \uut|RegFile|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N0
cyclonev_lcell_comb \uut|ALU|AdderInputB[5]~2 (
// Equation(s):
// \uut|ALU|AdderInputB[5]~2_combout  = ( \uut|RegFile|Mux58~0_combout  & ( (!\uut|Control|WideOr4~0_combout  & ((\uut|InstructionMemory|Mux7~0_combout ))) # (\uut|Control|WideOr4~0_combout  & (!\uut|Control|Decoder0~0_combout )) ) ) # ( 
// !\uut|RegFile|Mux58~0_combout  & ( (!\uut|Control|WideOr4~0_combout  & ((\uut|InstructionMemory|Mux7~0_combout ))) # (\uut|Control|WideOr4~0_combout  & (\uut|Control|Decoder0~0_combout )) ) )

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|InstructionMemory|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[5]~2 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[5]~2 .lut_mask = 64'h05F505F50AFA0AFA;
defparam \uut|ALU|AdderInputB[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N43
dffeas \uut|RegFile|registers[20][4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[4]~10_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][4] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N27
cyclonev_lcell_comb \uut|RegFile|Mux27~0 (
// Equation(s):
// \uut|RegFile|Mux27~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][4]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[20][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux27~0 .extended_lut = "off";
defparam \uut|RegFile|Mux27~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \uut|RegFile|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N29
dffeas \uut|RegFile|registers[10][3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[3]~9_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][3] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N3
cyclonev_lcell_comb \uut|ALU|AdderInputB[3]~13 (
// Equation(s):
// \uut|ALU|AdderInputB[3]~13_combout  = (!\KEY[1]~input_o  & \uut|RegFile|registers[10][3]~q )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[10][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[3]~13 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[3]~13 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \uut|ALU|AdderInputB[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N9
cyclonev_lcell_comb \uut|ALU|AdderInputB[3]~1 (
// Equation(s):
// \uut|ALU|AdderInputB[3]~1_combout  = ( \uut|InstructionMemory|Mux9~0_combout  & ( \uut|ALU|AdderInputB[3]~13_combout  & ( (!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout  $ (((!\uut|PC|pc_out [6] & 
// \uut|InstructionMemory|Mux3~0_combout )))) ) ) ) # ( !\uut|InstructionMemory|Mux9~0_combout  & ( \uut|ALU|AdderInputB[3]~13_combout  & ( (\uut|Control|WideOr4~0_combout  & (!\uut|Control|Decoder0~0_combout  $ (((!\uut|PC|pc_out [6] & 
// \uut|InstructionMemory|Mux3~0_combout ))))) ) ) ) # ( \uut|InstructionMemory|Mux9~0_combout  & ( !\uut|ALU|AdderInputB[3]~13_combout  & ( (!\uut|Control|WideOr4~0_combout ) # (\uut|Control|Decoder0~0_combout ) ) ) ) # ( 
// !\uut|InstructionMemory|Mux9~0_combout  & ( !\uut|ALU|AdderInputB[3]~13_combout  & ( (\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\uut|Control|Decoder0~0_combout ),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(!\uut|InstructionMemory|Mux9~0_combout ),
	.dataf(!\uut|ALU|AdderInputB[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[3]~1 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[3]~1 .lut_mask = 64'h0033FF3300C6FFC6;
defparam \uut|ALU|AdderInputB[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N23
dffeas \uut|RegFile|registers[20][2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[2]~8_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][2] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N9
cyclonev_lcell_comb \uut|RegFile|Mux29~0 (
// Equation(s):
// \uut|RegFile|Mux29~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][2]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|RegFile|registers[20][2]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux29~0 .extended_lut = "off";
defparam \uut|RegFile|Mux29~0 .lut_mask = 64'h0000000000F000F0;
defparam \uut|RegFile|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N35
dffeas \uut|RegFile|registers[10][1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[1]~7_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][1] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \uut|RegFile|Mux62~0 (
// Equation(s):
// \uut|RegFile|Mux62~0_combout  = ( \uut|RegFile|registers[10][1]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux62~0 .extended_lut = "off";
defparam \uut|RegFile|Mux62~0 .lut_mask = 64'h00000000C4C4C4C4;
defparam \uut|RegFile|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N33
cyclonev_lcell_comb \uut|InstructionMemory|Mux11~0 (
// Equation(s):
// \uut|InstructionMemory|Mux11~0_combout  = ( \uut|PC|pc_out [3] & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & ((!\uut|PC|pc_out[2]~DUPLICATE_q  & (!\uut|PC|pc_out[4]~DUPLICATE_q  $ (\uut|PC|pc_out [5]))) # (\uut|PC|pc_out[2]~DUPLICATE_q  & 
// (!\uut|PC|pc_out[4]~DUPLICATE_q  & \uut|PC|pc_out [5])))) ) ) ) # ( !\uut|PC|pc_out [3] & ( \uut|PC|pc_out [6] & ( (\uut|PC|pc_out[4]~DUPLICATE_q  & (\uut|PC|pc_out [5] & !\KEY[1]~input_o )) ) ) ) # ( \uut|PC|pc_out [3] & ( !\uut|PC|pc_out [6] & ( 
// (!\uut|PC|pc_out[2]~DUPLICATE_q  & (\uut|PC|pc_out [5] & !\KEY[1]~input_o )) ) ) ) # ( !\uut|PC|pc_out [3] & ( !\uut|PC|pc_out [6] & ( (!\uut|PC|pc_out[2]~DUPLICATE_q  & (\uut|PC|pc_out[4]~DUPLICATE_q  & (\uut|PC|pc_out [5] & !\KEY[1]~input_o ))) ) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\uut|PC|pc_out [3]),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux11~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux11~0 .lut_mask = 64'h02000A0003008600;
defparam \uut|InstructionMemory|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[1]~1 (
// Equation(s):
// \uut|ALUSrc_Mux|out[1]~1_combout  = ( \uut|InstructionMemory|Mux11~0_combout  & ( (!\uut|Control|WideOr4~0_combout ) # (\uut|RegFile|Mux62~0_combout ) ) ) # ( !\uut|InstructionMemory|Mux11~0_combout  & ( (\uut|Control|WideOr4~0_combout  & 
// \uut|RegFile|Mux62~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|RegFile|Mux62~0_combout ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[1]~1 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[1]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \uut|ALUSrc_Mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \uut|ALU|Mux63~0 (
// Equation(s):
// \uut|ALU|Mux63~0_combout  = ( \uut|Control|ALUOp[1]~0_combout  & ( (!\uut|RegFile|Mux30~0_combout  & (!\uut|ALUSrc_Mux|out[1]~1_combout  & !\uut|Control|Selector0~0_combout )) ) ) # ( !\uut|Control|ALUOp[1]~0_combout  & ( (\uut|RegFile|Mux30~0_combout  & 
// (\uut|ALUSrc_Mux|out[1]~1_combout  & !\uut|Control|Selector0~0_combout )) ) )

	.dataa(!\uut|RegFile|Mux30~0_combout ),
	.datab(!\uut|ALUSrc_Mux|out[1]~1_combout ),
	.datac(gnd),
	.datad(!\uut|Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\uut|Control|ALUOp[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux63~0 .extended_lut = "off";
defparam \uut|ALU|Mux63~0 .lut_mask = 64'h1100110088008800;
defparam \uut|ALU|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N39
cyclonev_lcell_comb \uut|ALU|AdderInputB[1]~12 (
// Equation(s):
// \uut|ALU|AdderInputB[1]~12_combout  = ( \uut|RegFile|registers[10][1]~q  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[1]~12 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[1]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \uut|ALU|AdderInputB[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N6
cyclonev_lcell_comb \uut|ALU|AdderInputB[1]~0 (
// Equation(s):
// \uut|ALU|AdderInputB[1]~0_combout  = ( \uut|InstructionMemory|Mux11~0_combout  & ( \uut|ALU|AdderInputB[1]~12_combout  & ( (!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout  $ (((!\uut|PC|pc_out [6] & 
// \uut|InstructionMemory|Mux3~0_combout )))) ) ) ) # ( !\uut|InstructionMemory|Mux11~0_combout  & ( \uut|ALU|AdderInputB[1]~12_combout  & ( (\uut|Control|WideOr4~0_combout  & (!\uut|Control|Decoder0~0_combout  $ (((!\uut|PC|pc_out [6] & 
// \uut|InstructionMemory|Mux3~0_combout ))))) ) ) ) # ( \uut|InstructionMemory|Mux11~0_combout  & ( !\uut|ALU|AdderInputB[1]~12_combout  & ( (!\uut|Control|WideOr4~0_combout ) # (\uut|Control|Decoder0~0_combout ) ) ) ) # ( 
// !\uut|InstructionMemory|Mux11~0_combout  & ( !\uut|ALU|AdderInputB[1]~12_combout  & ( (\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\uut|Control|Decoder0~0_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(!\uut|InstructionMemory|Mux11~0_combout ),
	.dataf(!\uut|ALU|AdderInputB[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[1]~0 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[1]~0 .lut_mask = 64'h0303F3F30C06FCF6;
defparam \uut|ALU|AdderInputB[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N33
cyclonev_lcell_comb \uut|ALU|_~5 (
// Equation(s):
// \uut|ALU|_~5_sumout  = SUM(( !\uut|RegFile|Mux30~0_combout  $ (!\uut|ALU|AdderInputB[1]~0_combout ) ) + ( \uut|ALU|_~3  ) + ( \uut|ALU|_~2  ))
// \uut|ALU|_~6  = CARRY(( !\uut|RegFile|Mux30~0_combout  $ (!\uut|ALU|AdderInputB[1]~0_combout ) ) + ( \uut|ALU|_~3  ) + ( \uut|ALU|_~2  ))
// \uut|ALU|_~7  = SHARE((\uut|RegFile|Mux30~0_combout  & \uut|ALU|AdderInputB[1]~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux30~0_combout ),
	.datad(!\uut|ALU|AdderInputB[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~2 ),
	.sharein(\uut|ALU|_~3 ),
	.combout(),
	.sumout(\uut|ALU|_~5_sumout ),
	.cout(\uut|ALU|_~6 ),
	.shareout(\uut|ALU|_~7 ));
// synopsys translate_off
defparam \uut|ALU|_~5 .extended_lut = "off";
defparam \uut|ALU|_~5 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N33
cyclonev_lcell_comb \uut|ALU|Mux63~1 (
// Equation(s):
// \uut|ALU|Mux63~1_combout  = ( \uut|ALU|_~5_sumout  & ( \uut|Control|Selector0~0_combout  ) ) # ( !\uut|ALU|_~5_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|Mux63~0_combout ) ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\uut|ALU|Mux63~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux63~1 .extended_lut = "off";
defparam \uut|ALU|Mux63~1 .lut_mask = 64'h0303030333333333;
defparam \uut|ALU|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N3
cyclonev_lcell_comb \uut|RegFile|registers[20][12]~feeder (
// Equation(s):
// \uut|RegFile|registers[20][12]~feeder_combout  = ( \uut|MemToReg_Mux|out[12]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|MemToReg_Mux|out[12]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|registers[20][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|registers[20][12]~feeder .extended_lut = "off";
defparam \uut|RegFile|registers[20][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uut|RegFile|registers[20][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N4
dffeas \uut|RegFile|registers[20][12] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|RegFile|registers[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][12] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N6
cyclonev_lcell_comb \uut|RegFile|Mux19~0 (
// Equation(s):
// \uut|RegFile|Mux19~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( \uut|RegFile|registers[20][12]~q  & ( !\KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux2~0_combout ),
	.dataf(!\uut|RegFile|registers[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux19~0 .extended_lut = "off";
defparam \uut|RegFile|Mux19~0 .lut_mask = 64'h000000000000F0F0;
defparam \uut|RegFile|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N32
dffeas \uut|RegFile|registers[20][11] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[11]~17_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][11] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N45
cyclonev_lcell_comb \uut|RegFile|Mux20~0 (
// Equation(s):
// \uut|RegFile|Mux20~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (\uut|RegFile|registers[20][11]~q  & !\KEY[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[20][11]~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux20~0 .extended_lut = "off";
defparam \uut|RegFile|Mux20~0 .lut_mask = 64'h000000000F000F00;
defparam \uut|RegFile|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N36
cyclonev_lcell_comb \uut|ALU|_~9 (
// Equation(s):
// \uut|ALU|_~9_sumout  = SUM(( !\uut|ALUSrc_Mux|out[2]~2_combout  $ (!\uut|RegFile|Mux29~0_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~7  ) + ( \uut|ALU|_~6  ))
// \uut|ALU|_~10  = CARRY(( !\uut|ALUSrc_Mux|out[2]~2_combout  $ (!\uut|RegFile|Mux29~0_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~7  ) + ( \uut|ALU|_~6  ))
// \uut|ALU|_~11  = SHARE((\uut|RegFile|Mux29~0_combout  & (!\uut|ALUSrc_Mux|out[2]~2_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|ALUSrc_Mux|out[2]~2_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|RegFile|Mux29~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~6 ),
	.sharein(\uut|ALU|_~7 ),
	.combout(),
	.sumout(\uut|ALU|_~9_sumout ),
	.cout(\uut|ALU|_~10 ),
	.shareout(\uut|ALU|_~11 ));
// synopsys translate_off
defparam \uut|ALU|_~9 .extended_lut = "off";
defparam \uut|ALU|_~9 .lut_mask = 64'h00000036000036C9;
defparam \uut|ALU|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N39
cyclonev_lcell_comb \uut|ALU|_~13 (
// Equation(s):
// \uut|ALU|_~13_sumout  = SUM(( !\uut|RegFile|Mux28~0_combout  $ (!\uut|ALU|AdderInputB[3]~1_combout ) ) + ( \uut|ALU|_~11  ) + ( \uut|ALU|_~10  ))
// \uut|ALU|_~14  = CARRY(( !\uut|RegFile|Mux28~0_combout  $ (!\uut|ALU|AdderInputB[3]~1_combout ) ) + ( \uut|ALU|_~11  ) + ( \uut|ALU|_~10  ))
// \uut|ALU|_~15  = SHARE((\uut|RegFile|Mux28~0_combout  & \uut|ALU|AdderInputB[3]~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux28~0_combout ),
	.datad(!\uut|ALU|AdderInputB[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~10 ),
	.sharein(\uut|ALU|_~11 ),
	.combout(),
	.sumout(\uut|ALU|_~13_sumout ),
	.cout(\uut|ALU|_~14 ),
	.shareout(\uut|ALU|_~15 ));
// synopsys translate_off
defparam \uut|ALU|_~13 .extended_lut = "off";
defparam \uut|ALU|_~13 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N42
cyclonev_lcell_comb \uut|ALU|_~17 (
// Equation(s):
// \uut|ALU|_~17_sumout  = SUM(( !\uut|ALUSrc_Mux|out[4]~29_combout  $ (!\uut|RegFile|Mux27~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~15  ) + ( \uut|ALU|_~14  ))
// \uut|ALU|_~18  = CARRY(( !\uut|ALUSrc_Mux|out[4]~29_combout  $ (!\uut|RegFile|Mux27~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~15  ) + ( \uut|ALU|_~14  ))
// \uut|ALU|_~19  = SHARE((\uut|RegFile|Mux27~0_combout  & (!\uut|ALUSrc_Mux|out[4]~29_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout ))))))

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(!\uut|ALUSrc_Mux|out[4]~29_combout ),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(!\uut|RegFile|Mux27~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~14 ),
	.sharein(\uut|ALU|_~15 ),
	.combout(),
	.sumout(\uut|ALU|_~17_sumout ),
	.cout(\uut|ALU|_~18 ),
	.shareout(\uut|ALU|_~19 ));
// synopsys translate_off
defparam \uut|ALU|_~17 .extended_lut = "off";
defparam \uut|ALU|_~17 .lut_mask = 64'h00000036000036C9;
defparam \uut|ALU|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N45
cyclonev_lcell_comb \uut|ALU|_~21 (
// Equation(s):
// \uut|ALU|_~21_sumout  = SUM(( !\uut|RegFile|Mux26~0_combout  $ (!\uut|ALU|AdderInputB[5]~2_combout ) ) + ( \uut|ALU|_~19  ) + ( \uut|ALU|_~18  ))
// \uut|ALU|_~22  = CARRY(( !\uut|RegFile|Mux26~0_combout  $ (!\uut|ALU|AdderInputB[5]~2_combout ) ) + ( \uut|ALU|_~19  ) + ( \uut|ALU|_~18  ))
// \uut|ALU|_~23  = SHARE((\uut|RegFile|Mux26~0_combout  & \uut|ALU|AdderInputB[5]~2_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux26~0_combout ),
	.datad(!\uut|ALU|AdderInputB[5]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~18 ),
	.sharein(\uut|ALU|_~19 ),
	.combout(),
	.sumout(\uut|ALU|_~21_sumout ),
	.cout(\uut|ALU|_~22 ),
	.shareout(\uut|ALU|_~23 ));
// synopsys translate_off
defparam \uut|ALU|_~21 .extended_lut = "off";
defparam \uut|ALU|_~21 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N48
cyclonev_lcell_comb \uut|ALU|_~25 (
// Equation(s):
// \uut|ALU|_~25_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[6]~3_combout  $ (\uut|RegFile|Mux25~0_combout )) ) + ( \uut|ALU|_~23  ) + ( \uut|ALU|_~22  ))
// \uut|ALU|_~26  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[6]~3_combout  $ (\uut|RegFile|Mux25~0_combout )) ) + ( \uut|ALU|_~23  ) + ( \uut|ALU|_~22  ))
// \uut|ALU|_~27  = SHARE((\uut|RegFile|Mux25~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[6]~3_combout ))))

	.dataa(gnd),
	.datab(!\uut|Control|ALUOp[1]~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[6]~3_combout ),
	.datad(!\uut|RegFile|Mux25~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~22 ),
	.sharein(\uut|ALU|_~23 ),
	.combout(),
	.sumout(\uut|ALU|_~25_sumout ),
	.cout(\uut|ALU|_~26 ),
	.shareout(\uut|ALU|_~27 ));
// synopsys translate_off
defparam \uut|ALU|_~25 .extended_lut = "off";
defparam \uut|ALU|_~25 .lut_mask = 64'h0000003C00003CC3;
defparam \uut|ALU|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N51
cyclonev_lcell_comb \uut|ALU|_~29 (
// Equation(s):
// \uut|ALU|_~29_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux24~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux56~0_combout )))) ) + ( \uut|ALU|_~27  ) + ( \uut|ALU|_~26  ))
// \uut|ALU|_~30  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux24~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux56~0_combout )))) ) + ( \uut|ALU|_~27  ) + ( \uut|ALU|_~26  ))
// \uut|ALU|_~31  = SHARE((\uut|RegFile|Mux24~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux56~0_combout ))))))

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(!\uut|Control|ALUOp[1]~0_combout ),
	.datac(!\uut|RegFile|Mux24~0_combout ),
	.datad(!\uut|RegFile|Mux56~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~26 ),
	.sharein(\uut|ALU|_~27 ),
	.combout(),
	.sumout(\uut|ALU|_~29_sumout ),
	.cout(\uut|ALU|_~30 ),
	.shareout(\uut|ALU|_~31 ));
// synopsys translate_off
defparam \uut|ALU|_~29 .extended_lut = "off";
defparam \uut|ALU|_~29 .lut_mask = 64'h0000030600003C69;
defparam \uut|ALU|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \uut|ALU|_~33 (
// Equation(s):
// \uut|ALU|_~33_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux23~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux55~0_combout )))) ) + ( \uut|ALU|_~31  ) + ( \uut|ALU|_~30  ))
// \uut|ALU|_~34  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux23~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux55~0_combout )))) ) + ( \uut|ALU|_~31  ) + ( \uut|ALU|_~30  ))
// \uut|ALU|_~35  = SHARE((\uut|RegFile|Mux23~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux55~0_combout ))))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux23~0_combout ),
	.datad(!\uut|RegFile|Mux55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~30 ),
	.sharein(\uut|ALU|_~31 ),
	.combout(),
	.sumout(\uut|ALU|_~33_sumout ),
	.cout(\uut|ALU|_~34 ),
	.shareout(\uut|ALU|_~35 ));
// synopsys translate_off
defparam \uut|ALU|_~33 .extended_lut = "off";
defparam \uut|ALU|_~33 .lut_mask = 64'h0000050600005A69;
defparam \uut|ALU|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N57
cyclonev_lcell_comb \uut|ALU|_~37 (
// Equation(s):
// \uut|ALU|_~37_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux22~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux54~0_combout )))) ) + ( \uut|ALU|_~35  ) + ( \uut|ALU|_~34  ))
// \uut|ALU|_~38  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux22~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux54~0_combout )))) ) + ( \uut|ALU|_~35  ) + ( \uut|ALU|_~34  ))
// \uut|ALU|_~39  = SHARE((\uut|RegFile|Mux22~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux54~0_combout ))))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux22~0_combout ),
	.datad(!\uut|RegFile|Mux54~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~34 ),
	.sharein(\uut|ALU|_~35 ),
	.combout(),
	.sumout(\uut|ALU|_~37_sumout ),
	.cout(\uut|ALU|_~38 ),
	.shareout(\uut|ALU|_~39 ));
// synopsys translate_off
defparam \uut|ALU|_~37 .extended_lut = "off";
defparam \uut|ALU|_~37 .lut_mask = 64'h0000050600005A69;
defparam \uut|ALU|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N30
cyclonev_lcell_comb \uut|ALU|_~41 (
// Equation(s):
// \uut|ALU|_~41_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux21~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux53~0_combout )))) ) + ( \uut|ALU|_~39  ) + ( \uut|ALU|_~38  ))
// \uut|ALU|_~42  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux21~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux53~0_combout )))) ) + ( \uut|ALU|_~39  ) + ( \uut|ALU|_~38  ))
// \uut|ALU|_~43  = SHARE((\uut|RegFile|Mux21~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux53~0_combout ))))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux21~0_combout ),
	.datad(!\uut|RegFile|Mux53~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~38 ),
	.sharein(\uut|ALU|_~39 ),
	.combout(),
	.sumout(\uut|ALU|_~41_sumout ),
	.cout(\uut|ALU|_~42 ),
	.shareout(\uut|ALU|_~43 ));
// synopsys translate_off
defparam \uut|ALU|_~41 .extended_lut = "off";
defparam \uut|ALU|_~41 .lut_mask = 64'h0000050600005A69;
defparam \uut|ALU|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N33
cyclonev_lcell_comb \uut|ALU|_~45 (
// Equation(s):
// \uut|ALU|_~45_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux20~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux52~0_combout )))) ) + ( \uut|ALU|_~43  ) + ( \uut|ALU|_~42  ))
// \uut|ALU|_~46  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux20~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux52~0_combout )))) ) + ( \uut|ALU|_~43  ) + ( \uut|ALU|_~42  ))
// \uut|ALU|_~47  = SHARE((\uut|RegFile|Mux20~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux52~0_combout ))))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux52~0_combout ),
	.datad(!\uut|RegFile|Mux20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~42 ),
	.sharein(\uut|ALU|_~43 ),
	.combout(),
	.sumout(\uut|ALU|_~45_sumout ),
	.cout(\uut|ALU|_~46 ),
	.shareout(\uut|ALU|_~47 ));
// synopsys translate_off
defparam \uut|ALU|_~45 .extended_lut = "off";
defparam \uut|ALU|_~45 .lut_mask = 64'h00000056000056A9;
defparam \uut|ALU|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N36
cyclonev_lcell_comb \uut|ALU|_~49 (
// Equation(s):
// \uut|ALU|_~49_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux19~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux51~0_combout )))) ) + ( \uut|ALU|_~47  ) + ( \uut|ALU|_~46  ))
// \uut|ALU|_~50  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|RegFile|Mux19~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux51~0_combout )))) ) + ( \uut|ALU|_~47  ) + ( \uut|ALU|_~46  ))
// \uut|ALU|_~51  = SHARE((\uut|RegFile|Mux19~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|RegFile|Mux51~0_combout ))))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux51~0_combout ),
	.datad(!\uut|RegFile|Mux19~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~46 ),
	.sharein(\uut|ALU|_~47 ),
	.combout(),
	.sumout(\uut|ALU|_~49_sumout ),
	.cout(\uut|ALU|_~50 ),
	.shareout(\uut|ALU|_~51 ));
// synopsys translate_off
defparam \uut|ALU|_~49 .extended_lut = "off";
defparam \uut|ALU|_~49 .lut_mask = 64'h00000056000056A9;
defparam \uut|ALU|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N48
cyclonev_lcell_comb \uut|ALU|Mux52~0 (
// Equation(s):
// \uut|ALU|Mux52~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux52~0 .extended_lut = "off";
defparam \uut|ALU|Mux52~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N50
dffeas \uut|RegFile|registers[20][15] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[15]~21_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][15] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N48
cyclonev_lcell_comb \uut|RegFile|Mux16~0 (
// Equation(s):
// \uut|RegFile|Mux16~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][15]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|RegFile|registers[20][15]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux16~0 .extended_lut = "off";
defparam \uut|RegFile|Mux16~0 .lut_mask = 64'h0000000000F000F0;
defparam \uut|RegFile|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N39
cyclonev_lcell_comb \uut|ALU|AdderInputB[15]~3 (
// Equation(s):
// \uut|ALU|AdderInputB[15]~3_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux48~0_combout  & ( !\uut|Control|Decoder0~0_combout  ) ) ) # ( \uut|Control|WideOr4~0_combout  & ( !\uut|RegFile|Mux48~0_combout  & ( 
// \uut|Control|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\uut|Control|WideOr4~0_combout ),
	.dataf(!\uut|RegFile|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[15]~3 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[15]~3 .lut_mask = 64'h00000F0F0000F0F0;
defparam \uut|ALU|AdderInputB[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N46
dffeas \uut|RegFile|registers[20][14] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][14] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N27
cyclonev_lcell_comb \uut|RegFile|Mux17~0 (
// Equation(s):
// \uut|RegFile|Mux17~0_combout  = ( \uut|RegFile|registers[20][14]~q  & ( \uut|InstructionMemory|Mux2~0_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[20][14]~q ),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux17~0 .extended_lut = "off";
defparam \uut|RegFile|Mux17~0 .lut_mask = 64'h000000000000AAAA;
defparam \uut|RegFile|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N27
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[14]~11 (
// Equation(s):
// \uut|ALUSrc_Mux|out[14]~11_combout  = ( \uut|InstructionMemory|data_out[14]~1_combout  & ( \uut|RegFile|Mux49~0_combout  ) ) # ( !\uut|InstructionMemory|data_out[14]~1_combout  & ( \uut|RegFile|Mux49~0_combout  & ( \uut|Control|WideOr4~0_combout  ) ) ) # 
// ( \uut|InstructionMemory|data_out[14]~1_combout  & ( !\uut|RegFile|Mux49~0_combout  & ( !\uut|Control|WideOr4~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|data_out[14]~1_combout ),
	.dataf(!\uut|RegFile|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[14]~11 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[14]~11 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \uut|ALUSrc_Mux|out[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[13]~10 (
// Equation(s):
// \uut|ALUSrc_Mux|out[13]~10_combout  = ( \uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][13]~q  & ( (!\KEY[1]~input_o  & (((\uut|Control|Decoder1~0_combout  & !\uut|InstructionMemory|Mux3~0_combout )) # (\uut|PC|pc_out [6]))) ) ) ) # 
// ( !\uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][13]~q  & ( (\uut|Control|Decoder1~0_combout  & (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6])))) ) ) ) # ( 
// \uut|InstructionMemory|Mux4~0_combout  & ( !\uut|RegFile|registers[10][13]~q  & ( (!\uut|Control|Decoder1~0_combout  & (\uut|PC|pc_out [6] & !\KEY[1]~input_o )) ) ) )

	.dataa(!\uut|Control|Decoder1~0_combout ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\uut|InstructionMemory|Mux4~0_combout ),
	.dataf(!\uut|RegFile|registers[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[13]~10 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[13]~10 .lut_mask = 64'h00000A0045004F00;
defparam \uut|ALUSrc_Mux|out[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N38
dffeas \uut|RegFile|registers[20][13] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[13]~19_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][13] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \uut|RegFile|Mux18~0 (
// Equation(s):
// \uut|RegFile|Mux18~0_combout  = ( \uut|RegFile|registers[20][13]~q  & ( \uut|InstructionMemory|Mux2~0_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[20][13]~q ),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux18~0 .extended_lut = "off";
defparam \uut|RegFile|Mux18~0 .lut_mask = 64'h000000000000CCCC;
defparam \uut|RegFile|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N39
cyclonev_lcell_comb \uut|ALU|_~53 (
// Equation(s):
// \uut|ALU|_~53_sumout  = SUM(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[13]~10_combout  $ (\uut|RegFile|Mux18~0_combout )) ) + ( \uut|ALU|_~51  ) + ( \uut|ALU|_~50  ))
// \uut|ALU|_~54  = CARRY(( !\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[13]~10_combout  $ (\uut|RegFile|Mux18~0_combout )) ) + ( \uut|ALU|_~51  ) + ( \uut|ALU|_~50  ))
// \uut|ALU|_~55  = SHARE((\uut|RegFile|Mux18~0_combout  & (!\uut|Control|ALUOp[1]~0_combout  $ (!\uut|ALUSrc_Mux|out[13]~10_combout ))))

	.dataa(!\uut|Control|ALUOp[1]~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALUSrc_Mux|out[13]~10_combout ),
	.datad(!\uut|RegFile|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~50 ),
	.sharein(\uut|ALU|_~51 ),
	.combout(),
	.sumout(\uut|ALU|_~53_sumout ),
	.cout(\uut|ALU|_~54 ),
	.shareout(\uut|ALU|_~55 ));
// synopsys translate_off
defparam \uut|ALU|_~53 .extended_lut = "off";
defparam \uut|ALU|_~53 .lut_mask = 64'h0000005A00005AA5;
defparam \uut|ALU|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N42
cyclonev_lcell_comb \uut|ALU|_~57 (
// Equation(s):
// \uut|ALU|_~57_sumout  = SUM(( !\uut|RegFile|Mux17~0_combout  $ (!\uut|ALUSrc_Mux|out[14]~11_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~55  ) + ( \uut|ALU|_~54  ))
// \uut|ALU|_~58  = CARRY(( !\uut|RegFile|Mux17~0_combout  $ (!\uut|ALUSrc_Mux|out[14]~11_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~55  ) + ( \uut|ALU|_~54  ))
// \uut|ALU|_~59  = SHARE((\uut|RegFile|Mux17~0_combout  & (!\uut|ALUSrc_Mux|out[14]~11_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout ))))))

	.dataa(!\uut|RegFile|Mux17~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(!\uut|ALUSrc_Mux|out[14]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~54 ),
	.sharein(\uut|ALU|_~55 ),
	.combout(),
	.sumout(\uut|ALU|_~57_sumout ),
	.cout(\uut|ALU|_~58 ),
	.shareout(\uut|ALU|_~59 ));
// synopsys translate_off
defparam \uut|ALU|_~57 .extended_lut = "off";
defparam \uut|ALU|_~57 .lut_mask = 64'h00000154000056A9;
defparam \uut|ALU|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N45
cyclonev_lcell_comb \uut|ALU|_~61 (
// Equation(s):
// \uut|ALU|_~61_sumout  = SUM(( !\uut|RegFile|Mux16~0_combout  $ (!\uut|ALU|AdderInputB[15]~3_combout ) ) + ( \uut|ALU|_~59  ) + ( \uut|ALU|_~58  ))
// \uut|ALU|_~62  = CARRY(( !\uut|RegFile|Mux16~0_combout  $ (!\uut|ALU|AdderInputB[15]~3_combout ) ) + ( \uut|ALU|_~59  ) + ( \uut|ALU|_~58  ))
// \uut|ALU|_~63  = SHARE((\uut|RegFile|Mux16~0_combout  & \uut|ALU|AdderInputB[15]~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux16~0_combout ),
	.datad(!\uut|ALU|AdderInputB[15]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~58 ),
	.sharein(\uut|ALU|_~59 ),
	.combout(),
	.sumout(\uut|ALU|_~61_sumout ),
	.cout(\uut|ALU|_~62 ),
	.shareout(\uut|ALU|_~63 ));
// synopsys translate_off
defparam \uut|ALU|_~61 .extended_lut = "off";
defparam \uut|ALU|_~61 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N33
cyclonev_lcell_comb \uut|ALU|Mux49~0 (
// Equation(s):
// \uut|ALU|Mux49~0_combout  = ( \uut|ALU|_~61_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux49~0 .extended_lut = "off";
defparam \uut|ALU|Mux49~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N39
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[16]~13 (
// Equation(s):
// \uut|ALUSrc_Mux|out[16]~13_combout  = ( \uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][16]~q  & ( (!\KEY[1]~input_o  & (((!\uut|InstructionMemory|Mux3~0_combout  & \uut|Control|Decoder1~0_combout )) # (\uut|PC|pc_out [6]))) ) ) ) # 
// ( !\uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][16]~q  & ( (!\KEY[1]~input_o  & (\uut|Control|Decoder1~0_combout  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6])))) ) ) ) # ( 
// \uut|InstructionMemory|Mux4~0_combout  & ( !\uut|RegFile|registers[10][16]~q  & ( (!\KEY[1]~input_o  & (!\uut|Control|Decoder1~0_combout  & \uut|PC|pc_out [6])) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|Control|Decoder1~0_combout ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(!\uut|InstructionMemory|Mux4~0_combout ),
	.dataf(!\uut|RegFile|registers[10][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[16]~13 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[16]~13 .lut_mask = 64'h000000A0080A08AA;
defparam \uut|ALUSrc_Mux|out[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N11
dffeas \uut|RegFile|registers[20][16] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[16]~22_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][16] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N9
cyclonev_lcell_comb \uut|RegFile|Mux15~0 (
// Equation(s):
// \uut|RegFile|Mux15~0_combout  = (\uut|InstructionMemory|Mux2~0_combout  & (!\KEY[1]~input_o  & \uut|RegFile|registers[20][16]~q ))

	.dataa(!\uut|InstructionMemory|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|RegFile|registers[20][16]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux15~0 .extended_lut = "off";
defparam \uut|RegFile|Mux15~0 .lut_mask = 64'h0050005000500050;
defparam \uut|RegFile|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \uut|ALU|_~65 (
// Equation(s):
// \uut|ALU|_~65_sumout  = SUM(( !\uut|ALUSrc_Mux|out[16]~13_combout  $ (!\uut|RegFile|Mux15~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~63  ) + ( \uut|ALU|_~62  ))
// \uut|ALU|_~66  = CARRY(( !\uut|ALUSrc_Mux|out[16]~13_combout  $ (!\uut|RegFile|Mux15~0_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~63  ) + ( \uut|ALU|_~62  ))
// \uut|ALU|_~67  = SHARE((\uut|RegFile|Mux15~0_combout  & (!\uut|ALUSrc_Mux|out[16]~13_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout ))))))

	.dataa(!\uut|ALUSrc_Mux|out[16]~13_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux15~0_combout ),
	.datad(!\uut|Control|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~62 ),
	.sharein(\uut|ALU|_~63 ),
	.combout(),
	.sumout(\uut|ALU|_~65_sumout ),
	.cout(\uut|ALU|_~66 ),
	.shareout(\uut|ALU|_~67 ));
// synopsys translate_off
defparam \uut|ALU|_~65 .extended_lut = "off";
defparam \uut|ALU|_~65 .lut_mask = 64'h0000050600005A69;
defparam \uut|ALU|_~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \uut|ALU|Mux48~0 (
// Equation(s):
// \uut|ALU|Mux48~0_combout  = ( \uut|ALU|_~65_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux48~0 .extended_lut = "off";
defparam \uut|ALU|Mux48~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N55
dffeas \uut|RegFile|registers[10][17] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[17]~23_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][17] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N27
cyclonev_lcell_comb \uut|RegFile|Mux46~0 (
// Equation(s):
// \uut|RegFile|Mux46~0_combout  = ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][17]~q ) ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (\uut|RegFile|registers[10][17]~q  & !\uut|InstructionMemory|Mux3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[10][17]~q ),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux46~0 .extended_lut = "off";
defparam \uut|RegFile|Mux46~0 .lut_mask = 64'h0C000C000C0C0C0C;
defparam \uut|RegFile|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N27
cyclonev_lcell_comb \uut|ALU|Mux40~0 (
// Equation(s):
// \uut|ALU|Mux40~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~97_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux40~0 .extended_lut = "off";
defparam \uut|ALU|Mux40~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \uut|ALU|AdderInputB[21]~6 (
// Equation(s):
// \uut|ALU|AdderInputB[21]~6_combout  = ( \uut|RegFile|Mux42~0_combout  & ( (\uut|Control|WideOr4~0_combout  & !\uut|Control|Decoder0~0_combout ) ) ) # ( !\uut|RegFile|Mux42~0_combout  & ( (\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[21]~6 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[21]~6 .lut_mask = 64'h0303030330303030;
defparam \uut|ALU|AdderInputB[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N4
dffeas \uut|RegFile|registers[20][21] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[21]~27_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][21] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N21
cyclonev_lcell_comb \uut|RegFile|Mux10~0 (
// Equation(s):
// \uut|RegFile|Mux10~0_combout  = ( \uut|InstructionMemory|Mux2~1_combout  & ( \uut|RegFile|registers[20][21]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][21]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux10~0 .extended_lut = "off";
defparam \uut|RegFile|Mux10~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|RegFile|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N19
dffeas \uut|RegFile|registers[10][19] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[19]~25_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][19] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N51
cyclonev_lcell_comb \uut|RegFile|Mux44~0 (
// Equation(s):
// \uut|RegFile|Mux44~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (\uut|RegFile|registers[10][19]~q  & !\KEY[1]~input_o ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( 
// (\uut|RegFile|registers[10][19]~q  & !\KEY[1]~input_o ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( !\uut|PC|pc_out [6] & ( (\uut|RegFile|registers[10][19]~q  & !\KEY[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\uut|RegFile|registers[10][19]~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux44~0 .extended_lut = "off";
defparam \uut|RegFile|Mux44~0 .lut_mask = 64'h3030000030303030;
defparam \uut|RegFile|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N33
cyclonev_lcell_comb \uut|ALU|AdderInputB[19]~5 (
// Equation(s):
// \uut|ALU|AdderInputB[19]~5_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux44~0_combout  & ( !\uut|Control|Decoder0~0_combout  ) ) ) # ( \uut|Control|WideOr4~0_combout  & ( !\uut|RegFile|Mux44~0_combout  & ( 
// \uut|Control|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\uut|Control|WideOr4~0_combout ),
	.dataf(!\uut|RegFile|Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[19]~5 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[19]~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \uut|ALU|AdderInputB[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N2
dffeas \uut|RegFile|registers[20][18] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[18]~24_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][18] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \uut|RegFile|Mux13~0 (
// Equation(s):
// \uut|RegFile|Mux13~0_combout  = ( \uut|RegFile|registers[20][18]~q  & ( \uut|InstructionMemory|Mux2~0_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[20][18]~q ),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux13~0 .extended_lut = "off";
defparam \uut|RegFile|Mux13~0 .lut_mask = 64'h000000000000CCCC;
defparam \uut|RegFile|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N57
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[18]~15 (
// Equation(s):
// \uut|ALUSrc_Mux|out[18]~15_combout  = ( \uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][18]~q  & ( (!\KEY[1]~input_o  & (((\uut|Control|Decoder1~0_combout  & !\uut|InstructionMemory|Mux3~0_combout )) # (\uut|PC|pc_out [6]))) ) ) ) # 
// ( !\uut|InstructionMemory|Mux4~0_combout  & ( \uut|RegFile|registers[10][18]~q  & ( (\uut|Control|Decoder1~0_combout  & (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6])))) ) ) ) # ( 
// \uut|InstructionMemory|Mux4~0_combout  & ( !\uut|RegFile|registers[10][18]~q  & ( (!\uut|Control|Decoder1~0_combout  & (!\KEY[1]~input_o  & \uut|PC|pc_out [6])) ) ) )

	.dataa(!\uut|Control|Decoder1~0_combout ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(!\uut|InstructionMemory|Mux4~0_combout ),
	.dataf(!\uut|RegFile|registers[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[18]~15 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[18]~15 .lut_mask = 64'h000000A0405040F0;
defparam \uut|ALUSrc_Mux|out[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \uut|ALU|AdderInputB[17]~4 (
// Equation(s):
// \uut|ALU|AdderInputB[17]~4_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux46~0_combout  & ( !\uut|Control|Decoder0~0_combout  ) ) ) # ( \uut|Control|WideOr4~0_combout  & ( !\uut|RegFile|Mux46~0_combout  & ( 
// \uut|Control|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\uut|Control|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|WideOr4~0_combout ),
	.dataf(!\uut|RegFile|Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[17]~4 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[17]~4 .lut_mask = 64'h000033330000CCCC;
defparam \uut|ALU|AdderInputB[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N51
cyclonev_lcell_comb \uut|ALU|_~69 (
// Equation(s):
// \uut|ALU|_~69_sumout  = SUM(( !\uut|RegFile|Mux14~0_combout  $ (!\uut|ALU|AdderInputB[17]~4_combout ) ) + ( \uut|ALU|_~67  ) + ( \uut|ALU|_~66  ))
// \uut|ALU|_~70  = CARRY(( !\uut|RegFile|Mux14~0_combout  $ (!\uut|ALU|AdderInputB[17]~4_combout ) ) + ( \uut|ALU|_~67  ) + ( \uut|ALU|_~66  ))
// \uut|ALU|_~71  = SHARE((\uut|RegFile|Mux14~0_combout  & \uut|ALU|AdderInputB[17]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux14~0_combout ),
	.datad(!\uut|ALU|AdderInputB[17]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~66 ),
	.sharein(\uut|ALU|_~67 ),
	.combout(),
	.sumout(\uut|ALU|_~69_sumout ),
	.cout(\uut|ALU|_~70 ),
	.shareout(\uut|ALU|_~71 ));
// synopsys translate_off
defparam \uut|ALU|_~69 .extended_lut = "off";
defparam \uut|ALU|_~69 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \uut|ALU|_~73 (
// Equation(s):
// \uut|ALU|_~73_sumout  = SUM(( !\uut|RegFile|Mux13~0_combout  $ (!\uut|ALUSrc_Mux|out[18]~15_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~71  ) + ( \uut|ALU|_~70  ))
// \uut|ALU|_~74  = CARRY(( !\uut|RegFile|Mux13~0_combout  $ (!\uut|ALUSrc_Mux|out[18]~15_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~71  ) + ( \uut|ALU|_~70  ))
// \uut|ALU|_~75  = SHARE((\uut|RegFile|Mux13~0_combout  & (!\uut|ALUSrc_Mux|out[18]~15_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux13~0_combout ),
	.datad(!\uut|ALUSrc_Mux|out[18]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~70 ),
	.sharein(\uut|ALU|_~71 ),
	.combout(),
	.sumout(\uut|ALU|_~73_sumout ),
	.cout(\uut|ALU|_~74 ),
	.shareout(\uut|ALU|_~75 ));
// synopsys translate_off
defparam \uut|ALU|_~73 .extended_lut = "off";
defparam \uut|ALU|_~73 .lut_mask = 64'h0000010E00001EE1;
defparam \uut|ALU|_~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N57
cyclonev_lcell_comb \uut|ALU|_~77 (
// Equation(s):
// \uut|ALU|_~77_sumout  = SUM(( !\uut|RegFile|Mux12~0_combout  $ (!\uut|ALU|AdderInputB[19]~5_combout ) ) + ( \uut|ALU|_~75  ) + ( \uut|ALU|_~74  ))
// \uut|ALU|_~78  = CARRY(( !\uut|RegFile|Mux12~0_combout  $ (!\uut|ALU|AdderInputB[19]~5_combout ) ) + ( \uut|ALU|_~75  ) + ( \uut|ALU|_~74  ))
// \uut|ALU|_~79  = SHARE((\uut|RegFile|Mux12~0_combout  & \uut|ALU|AdderInputB[19]~5_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux12~0_combout ),
	.datad(!\uut|ALU|AdderInputB[19]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~74 ),
	.sharein(\uut|ALU|_~75 ),
	.combout(),
	.sumout(\uut|ALU|_~77_sumout ),
	.cout(\uut|ALU|_~78 ),
	.shareout(\uut|ALU|_~79 ));
// synopsys translate_off
defparam \uut|ALU|_~77 .extended_lut = "off";
defparam \uut|ALU|_~77 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \uut|ALU|_~81 (
// Equation(s):
// \uut|ALU|_~81_sumout  = SUM(( !\uut|RegFile|Mux11~0_combout  $ (!\uut|ALUSrc_Mux|out[20]~17_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~79  ) + ( \uut|ALU|_~78  ))
// \uut|ALU|_~82  = CARRY(( !\uut|RegFile|Mux11~0_combout  $ (!\uut|ALUSrc_Mux|out[20]~17_combout  $ (((\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout )))) ) + ( \uut|ALU|_~79  ) + ( \uut|ALU|_~78  ))
// \uut|ALU|_~83  = SHARE((\uut|RegFile|Mux11~0_combout  & (!\uut|ALUSrc_Mux|out[20]~17_combout  $ (((!\uut|Control|WideOr4~0_combout ) # (!\uut|Control|Decoder0~0_combout ))))))

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(!\uut|RegFile|Mux11~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[20]~17_combout ),
	.datad(!\uut|Control|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~78 ),
	.sharein(\uut|ALU|_~79 ),
	.combout(),
	.sumout(\uut|ALU|_~81_sumout ),
	.cout(\uut|ALU|_~82 ),
	.shareout(\uut|ALU|_~83 ));
// synopsys translate_off
defparam \uut|ALU|_~81 .extended_lut = "off";
defparam \uut|ALU|_~81 .lut_mask = 64'h0000031200003C69;
defparam \uut|ALU|_~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \uut|ALU|_~85 (
// Equation(s):
// \uut|ALU|_~85_sumout  = SUM(( !\uut|ALU|AdderInputB[21]~6_combout  $ (!\uut|RegFile|Mux10~0_combout ) ) + ( \uut|ALU|_~83  ) + ( \uut|ALU|_~82  ))
// \uut|ALU|_~86  = CARRY(( !\uut|ALU|AdderInputB[21]~6_combout  $ (!\uut|RegFile|Mux10~0_combout ) ) + ( \uut|ALU|_~83  ) + ( \uut|ALU|_~82  ))
// \uut|ALU|_~87  = SHARE((\uut|ALU|AdderInputB[21]~6_combout  & \uut|RegFile|Mux10~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|ALU|AdderInputB[21]~6_combout ),
	.datad(!\uut|RegFile|Mux10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~82 ),
	.sharein(\uut|ALU|_~83 ),
	.combout(),
	.sumout(\uut|ALU|_~85_sumout ),
	.cout(\uut|ALU|_~86 ),
	.shareout(\uut|ALU|_~87 ));
// synopsys translate_off
defparam \uut|ALU|_~85 .extended_lut = "off";
defparam \uut|ALU|_~85 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N57
cyclonev_lcell_comb \uut|ALU|Mux43~0 (
// Equation(s):
// \uut|ALU|Mux43~0_combout  = ( \uut|ALU|_~85_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux43~0 .extended_lut = "off";
defparam \uut|ALU|Mux43~0 .lut_mask = 64'h0000000055555555;
defparam \uut|ALU|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N53
dffeas \uut|RegFile|registers[20][22] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[22]~28_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][22] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N18
cyclonev_lcell_comb \uut|RegFile|Mux9~0 (
// Equation(s):
// \uut|RegFile|Mux9~0_combout  = ( \uut|RegFile|registers[20][22]~q  & ( \uut|InstructionMemory|Mux2~1_combout  ) )

	.dataa(!\uut|InstructionMemory|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[20][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux9~0 .extended_lut = "off";
defparam \uut|RegFile|Mux9~0 .lut_mask = 64'h0000000055555555;
defparam \uut|RegFile|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[22]~19 (
// Equation(s):
// \uut|ALUSrc_Mux|out[22]~19_combout  = ( \uut|RegFile|Mux41~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[22]~19 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[22]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|ALUSrc_Mux|out[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \uut|ALU|_~89 (
// Equation(s):
// \uut|ALU|_~89_sumout  = SUM(( !\uut|RegFile|Mux9~0_combout  $ (!\uut|ALUSrc_Mux|out[22]~19_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~87  ) + ( \uut|ALU|_~86  ))
// \uut|ALU|_~90  = CARRY(( !\uut|RegFile|Mux9~0_combout  $ (!\uut|ALUSrc_Mux|out[22]~19_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~87  ) + ( \uut|ALU|_~86  ))
// \uut|ALU|_~91  = SHARE((\uut|RegFile|Mux9~0_combout  & (!\uut|ALUSrc_Mux|out[22]~19_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|RegFile|Mux9~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[22]~19_combout ),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~86 ),
	.sharein(\uut|ALU|_~87 ),
	.combout(),
	.sumout(\uut|ALU|_~89_sumout ),
	.cout(\uut|ALU|_~90 ),
	.shareout(\uut|ALU|_~91 ));
// synopsys translate_off
defparam \uut|ALU|_~89 .extended_lut = "off";
defparam \uut|ALU|_~89 .lut_mask = 64'h0000031200003C69;
defparam \uut|ALU|_~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N6
cyclonev_lcell_comb \uut|ALU|Mux42~0 (
// Equation(s):
// \uut|ALU|Mux42~0_combout  = ( \uut|ALU|_~89_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux42~0 .extended_lut = "off";
defparam \uut|ALU|Mux42~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N44
dffeas \uut|RegFile|registers[10][23] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[23]~29_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][23] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N36
cyclonev_lcell_comb \uut|RegFile|Mux40~0 (
// Equation(s):
// \uut|RegFile|Mux40~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( \uut|RegFile|registers[10][23]~q  & ( (!\KEY[1]~input_o  & \uut|PC|pc_out [6]) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( \uut|RegFile|registers[10][23]~q  & ( 
// !\KEY[1]~input_o  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|PC|pc_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(!\uut|RegFile|registers[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux40~0 .extended_lut = "off";
defparam \uut|RegFile|Mux40~0 .lut_mask = 64'h00000000AAAA2222;
defparam \uut|RegFile|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N56
dffeas \uut|RegFile|registers[10][24] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[24]~30_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][24] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N39
cyclonev_lcell_comb \uut|RegFile|Mux39~0 (
// Equation(s):
// \uut|RegFile|Mux39~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][24]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][24]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][24]~q ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][24]~q ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux39~0 .extended_lut = "off";
defparam \uut|RegFile|Mux39~0 .lut_mask = 64'h0A0A00000A0A0A0A;
defparam \uut|RegFile|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N25
dffeas \uut|RegFile|registers[10][25] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[25]~31_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][25] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \uut|RegFile|Mux38~0 (
// Equation(s):
// \uut|RegFile|Mux38~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][25]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][25]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][25]~q ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][25]~q ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux38~0 .extended_lut = "off";
defparam \uut|RegFile|Mux38~0 .lut_mask = 64'h0A0A00000A0A0A0A;
defparam \uut|RegFile|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N53
dffeas \uut|RegFile|registers[20][26] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[26]~32_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][26] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N54
cyclonev_lcell_comb \uut|RegFile|Mux5~0 (
// Equation(s):
// \uut|RegFile|Mux5~0_combout  = ( \uut|InstructionMemory|Mux2~1_combout  & ( \uut|RegFile|registers[20][26]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux2~1_combout ),
	.dataf(!\uut|RegFile|registers[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux5~0 .extended_lut = "off";
defparam \uut|RegFile|Mux5~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|RegFile|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[26]~23 (
// Equation(s):
// \uut|ALUSrc_Mux|out[26]~23_combout  = ( \uut|RegFile|Mux37~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[26]~23 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[26]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALUSrc_Mux|out[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \uut|ALU|AdderInputB[25]~8 (
// Equation(s):
// \uut|ALU|AdderInputB[25]~8_combout  = ( \uut|RegFile|Mux38~0_combout  & ( (!\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) ) ) # ( !\uut|RegFile|Mux38~0_combout  & ( (\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) 
// ) )

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[25]~8 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[25]~8 .lut_mask = 64'h1111111122222222;
defparam \uut|ALU|AdderInputB[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N9
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[24]~21 (
// Equation(s):
// \uut|ALUSrc_Mux|out[24]~21_combout  = ( \uut|RegFile|Mux39~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[24]~21 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[24]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|ALUSrc_Mux|out[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \uut|ALU|AdderInputB[23]~7 (
// Equation(s):
// \uut|ALU|AdderInputB[23]~7_combout  = ( \uut|RegFile|Mux40~0_combout  & ( (!\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) ) ) # ( !\uut|RegFile|Mux40~0_combout  & ( (\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout ) 
// ) )

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[23]~7 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[23]~7 .lut_mask = 64'h050505050A0A0A0A;
defparam \uut|ALU|AdderInputB[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \uut|ALU|_~93 (
// Equation(s):
// \uut|ALU|_~93_sumout  = SUM(( !\uut|RegFile|Mux8~0_combout  $ (!\uut|ALU|AdderInputB[23]~7_combout ) ) + ( \uut|ALU|_~91  ) + ( \uut|ALU|_~90  ))
// \uut|ALU|_~94  = CARRY(( !\uut|RegFile|Mux8~0_combout  $ (!\uut|ALU|AdderInputB[23]~7_combout ) ) + ( \uut|ALU|_~91  ) + ( \uut|ALU|_~90  ))
// \uut|ALU|_~95  = SHARE((\uut|RegFile|Mux8~0_combout  & \uut|ALU|AdderInputB[23]~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux8~0_combout ),
	.datad(!\uut|ALU|AdderInputB[23]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~90 ),
	.sharein(\uut|ALU|_~91 ),
	.combout(),
	.sumout(\uut|ALU|_~93_sumout ),
	.cout(\uut|ALU|_~94 ),
	.shareout(\uut|ALU|_~95 ));
// synopsys translate_off
defparam \uut|ALU|_~93 .extended_lut = "off";
defparam \uut|ALU|_~93 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \uut|ALU|_~97 (
// Equation(s):
// \uut|ALU|_~97_sumout  = SUM(( !\uut|RegFile|Mux7~0_combout  $ (!\uut|ALUSrc_Mux|out[24]~21_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~95  ) + ( \uut|ALU|_~94  ))
// \uut|ALU|_~98  = CARRY(( !\uut|RegFile|Mux7~0_combout  $ (!\uut|ALUSrc_Mux|out[24]~21_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~95  ) + ( \uut|ALU|_~94  ))
// \uut|ALU|_~99  = SHARE((\uut|RegFile|Mux7~0_combout  & (!\uut|ALUSrc_Mux|out[24]~21_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|RegFile|Mux7~0_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|ALUSrc_Mux|out[24]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~94 ),
	.sharein(\uut|ALU|_~95 ),
	.combout(),
	.sumout(\uut|ALU|_~97_sumout ),
	.cout(\uut|ALU|_~98 ),
	.shareout(\uut|ALU|_~99 ));
// synopsys translate_off
defparam \uut|ALU|_~97 .extended_lut = "off";
defparam \uut|ALU|_~97 .lut_mask = 64'h00000132000036C9;
defparam \uut|ALU|_~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \uut|ALU|_~101 (
// Equation(s):
// \uut|ALU|_~101_sumout  = SUM(( !\uut|RegFile|Mux6~0_combout  $ (!\uut|ALU|AdderInputB[25]~8_combout ) ) + ( \uut|ALU|_~99  ) + ( \uut|ALU|_~98  ))
// \uut|ALU|_~102  = CARRY(( !\uut|RegFile|Mux6~0_combout  $ (!\uut|ALU|AdderInputB[25]~8_combout ) ) + ( \uut|ALU|_~99  ) + ( \uut|ALU|_~98  ))
// \uut|ALU|_~103  = SHARE((\uut|RegFile|Mux6~0_combout  & \uut|ALU|AdderInputB[25]~8_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux6~0_combout ),
	.datad(!\uut|ALU|AdderInputB[25]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~98 ),
	.sharein(\uut|ALU|_~99 ),
	.combout(),
	.sumout(\uut|ALU|_~101_sumout ),
	.cout(\uut|ALU|_~102 ),
	.shareout(\uut|ALU|_~103 ));
// synopsys translate_off
defparam \uut|ALU|_~101 .extended_lut = "off";
defparam \uut|ALU|_~101 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \uut|ALU|_~105 (
// Equation(s):
// \uut|ALU|_~105_sumout  = SUM(( !\uut|RegFile|Mux5~0_combout  $ (!\uut|ALUSrc_Mux|out[26]~23_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~103  ) + ( \uut|ALU|_~102  ))
// \uut|ALU|_~106  = CARRY(( !\uut|RegFile|Mux5~0_combout  $ (!\uut|ALUSrc_Mux|out[26]~23_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~103  ) + ( \uut|ALU|_~102  ))
// \uut|ALU|_~107  = SHARE((\uut|RegFile|Mux5~0_combout  & (!\uut|ALUSrc_Mux|out[26]~23_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|RegFile|Mux5~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[26]~23_combout ),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~102 ),
	.sharein(\uut|ALU|_~103 ),
	.combout(),
	.sumout(\uut|ALU|_~105_sumout ),
	.cout(\uut|ALU|_~106 ),
	.shareout(\uut|ALU|_~107 ));
// synopsys translate_off
defparam \uut|ALU|_~105 .extended_lut = "off";
defparam \uut|ALU|_~105 .lut_mask = 64'h0000031200003C69;
defparam \uut|ALU|_~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N33
cyclonev_lcell_comb \uut|ALU|Mux38~0 (
// Equation(s):
// \uut|ALU|Mux38~0_combout  = (\uut|Control|Selector0~0_combout  & \uut|ALU|_~105_sumout )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(!\uut|ALU|_~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux38~0 .extended_lut = "off";
defparam \uut|ALU|Mux38~0 .lut_mask = 64'h0033003300330033;
defparam \uut|ALU|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N17
dffeas \uut|RegFile|registers[20][27] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[27]~33_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][27] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N15
cyclonev_lcell_comb \uut|RegFile|Mux4~0 (
// Equation(s):
// \uut|RegFile|Mux4~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][27]~q )

	.dataa(!\uut|InstructionMemory|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][27]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux4~0 .extended_lut = "off";
defparam \uut|RegFile|Mux4~0 .lut_mask = 64'h0055005500550055;
defparam \uut|RegFile|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \uut|ALU|AdderInputB[27]~9 (
// Equation(s):
// \uut|ALU|AdderInputB[27]~9_combout  = ( \uut|RegFile|Mux36~0_combout  & ( (\uut|Control|WideOr4~0_combout  & !\uut|Control|Decoder0~0_combout ) ) ) # ( !\uut|RegFile|Mux36~0_combout  & ( (\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|Control|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[27]~9 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[27]~9 .lut_mask = 64'h0303030330303030;
defparam \uut|ALU|AdderInputB[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N21
cyclonev_lcell_comb \uut|ALU|_~109 (
// Equation(s):
// \uut|ALU|_~109_sumout  = SUM(( !\uut|RegFile|Mux4~0_combout  $ (!\uut|ALU|AdderInputB[27]~9_combout ) ) + ( \uut|ALU|_~107  ) + ( \uut|ALU|_~106  ))
// \uut|ALU|_~110  = CARRY(( !\uut|RegFile|Mux4~0_combout  $ (!\uut|ALU|AdderInputB[27]~9_combout ) ) + ( \uut|ALU|_~107  ) + ( \uut|ALU|_~106  ))
// \uut|ALU|_~111  = SHARE((\uut|RegFile|Mux4~0_combout  & \uut|ALU|AdderInputB[27]~9_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux4~0_combout ),
	.datad(!\uut|ALU|AdderInputB[27]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~106 ),
	.sharein(\uut|ALU|_~107 ),
	.combout(),
	.sumout(\uut|ALU|_~109_sumout ),
	.cout(\uut|ALU|_~110 ),
	.shareout(\uut|ALU|_~111 ));
// synopsys translate_off
defparam \uut|ALU|_~109 .extended_lut = "off";
defparam \uut|ALU|_~109 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N24
cyclonev_lcell_comb \uut|ALU|Mux37~0 (
// Equation(s):
// \uut|ALU|Mux37~0_combout  = ( \uut|ALU|_~109_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux37~0 .extended_lut = "off";
defparam \uut|ALU|Mux37~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\uut|DataMem|data_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|data_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux34~0_combout ,\uut|RegFile|Mux35~0_combout ,\uut|RegFile|Mux36~0_combout ,\uut|RegFile|Mux37~0_combout ,\uut|RegFile|Mux38~0_combout ,\uut|RegFile|Mux39~0_combout ,\uut|RegFile|Mux40~0_combout ,\uut|RegFile|Mux41~0_combout ,
\uut|RegFile|Mux42~0_combout ,\uut|RegFile|Mux43~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab7.ram2_async_memory_786f0d95.hdl.mif";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_64o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "B6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6AD";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "AB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6A";
defparam \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "DAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADA";
// synopsys translate_on

// Location: FF_X68_Y10_N23
dffeas \uut|RegFile|registers[20][28] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[28]~34_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][28] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N21
cyclonev_lcell_comb \uut|RegFile|Mux3~0 (
// Equation(s):
// \uut|RegFile|Mux3~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][28]~q )

	.dataa(!\uut|InstructionMemory|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][28]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux3~0 .extended_lut = "off";
defparam \uut|RegFile|Mux3~0 .lut_mask = 64'h0055005500550055;
defparam \uut|RegFile|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N30
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[28]~25 (
// Equation(s):
// \uut|ALUSrc_Mux|out[28]~25_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux35~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|WideOr4~0_combout ),
	.dataf(!\uut|RegFile|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[28]~25 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[28]~25 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALUSrc_Mux|out[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \uut|ALU|_~113 (
// Equation(s):
// \uut|ALU|_~113_sumout  = SUM(( !\uut|RegFile|Mux3~0_combout  $ (!\uut|ALUSrc_Mux|out[28]~25_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~111  ) + ( \uut|ALU|_~110  ))
// \uut|ALU|_~114  = CARRY(( !\uut|RegFile|Mux3~0_combout  $ (!\uut|ALUSrc_Mux|out[28]~25_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~111  ) + ( \uut|ALU|_~110  ))
// \uut|ALU|_~115  = SHARE((\uut|RegFile|Mux3~0_combout  & (!\uut|ALUSrc_Mux|out[28]~25_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|RegFile|Mux3~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[28]~25_combout ),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~110 ),
	.sharein(\uut|ALU|_~111 ),
	.combout(),
	.sumout(\uut|ALU|_~113_sumout ),
	.cout(\uut|ALU|_~114 ),
	.shareout(\uut|ALU|_~115 ));
// synopsys translate_off
defparam \uut|ALU|_~113 .extended_lut = "off";
defparam \uut|ALU|_~113 .lut_mask = 64'h0000031200003C69;
defparam \uut|ALU|_~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N18
cyclonev_lcell_comb \uut|ALU|Mux36~0 (
// Equation(s):
// \uut|ALU|Mux36~0_combout  = ( \uut|ALU|_~113_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux36~0 .extended_lut = "off";
defparam \uut|ALU|Mux36~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\uut|DataMem|stack_seg|mem3~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|stack_seg|mem3~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux34~0_combout ,\uut|RegFile|Mux35~0_combout ,\uut|RegFile|Mux36~0_combout ,\uut|RegFile|Mux37~0_combout ,\uut|RegFile|Mux38~0_combout ,\uut|RegFile|Mux39~0_combout ,\uut|RegFile|Mux40~0_combout ,\uut|RegFile|Mux41~0_combout ,
\uut|RegFile|Mux42~0_combout ,\uut|RegFile|Mux43~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab7.ram2_async_memory_ea4acf6d.hdl.mif";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_n9o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "B6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6AD";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "AB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6A";
defparam \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "DAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADAB6ADA";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N36
cyclonev_lcell_comb \uut|MemToReg_Mux|out[28]~34 (
// Equation(s):
// \uut|MemToReg_Mux|out[28]~34_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & \uut|MemToReg_Mux|out[0]~2_combout 
// )) # (\uut|Control|Decoder1~2_combout )) # (\uut|ALU|Mux36~0_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( (!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  
// & (\uut|ALU|Mux36~0_combout  & (!\uut|Control|Decoder1~2_combout ))) # (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (((\uut|ALU|Mux36~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # ( 
// \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( (!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (\uut|ALU|Mux36~0_combout  & (!\uut|Control|Decoder1~2_combout ))) # 
// (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (((\uut|ALU|Mux36~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( (!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (\uut|ALU|Mux36~0_combout  & (!\uut|Control|Decoder1~2_combout ))) # 
// (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & (((\uut|ALU|Mux36~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) )

	.dataa(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\uut|ALU|Mux36~0_combout ),
	.datac(!\uut|Control|Decoder1~2_combout ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[28]~34 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[28]~34 .lut_mask = 64'h3075307530753F7F;
defparam \uut|MemToReg_Mux|out[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N37
dffeas \uut|RegFile|registers[10][28] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[28]~34_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][28] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N36
cyclonev_lcell_comb \uut|RegFile|Mux35~0 (
// Equation(s):
// \uut|RegFile|Mux35~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][28]~q ) ) ) ) # ( \uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][28]~q ) ) ) ) # ( !\uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][28]~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[10][28]~q ),
	.datad(gnd),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux35~0 .extended_lut = "off";
defparam \uut|RegFile|Mux35~0 .lut_mask = 64'h0C0C0C0C00000C0C;
defparam \uut|RegFile|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N30
cyclonev_lcell_comb \uut|MemToReg_Mux|out[27]~33 (
// Equation(s):
// \uut|MemToReg_Mux|out[27]~33_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & \uut|MemToReg_Mux|out[0]~2_combout 
// )) # (\uut|ALU|Mux37~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux37~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & 
// \uut|MemToReg_Mux|out[0]~2_combout )))) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux37~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & 
// \uut|MemToReg_Mux|out[0]~2_combout )))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux37~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & 
// \uut|MemToReg_Mux|out[0]~2_combout )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux37~0_combout ),
	.datac(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[27]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[27]~33 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[27]~33 .lut_mask = 64'h222F222F222F777F;
defparam \uut|MemToReg_Mux|out[27]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N32
dffeas \uut|RegFile|registers[10][27] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[27]~33_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][27] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N12
cyclonev_lcell_comb \uut|RegFile|Mux36~0 (
// Equation(s):
// \uut|RegFile|Mux36~0_combout  = ( \uut|RegFile|registers[10][27]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(gnd),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux36~0 .extended_lut = "off";
defparam \uut|RegFile|Mux36~0 .lut_mask = 64'h00000000CF00CF00;
defparam \uut|RegFile|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \uut|MemToReg_Mux|out[26]~32 (
// Equation(s):
// \uut|MemToReg_Mux|out[26]~32_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux38~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  & ( 
// ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux38~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux38~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux38~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux38~0_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[26]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[26]~32 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[26]~32 .lut_mask = 64'h222222772F2F2F7F;
defparam \uut|MemToReg_Mux|out[26]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N14
dffeas \uut|RegFile|registers[10][26] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[26]~32_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][26] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N27
cyclonev_lcell_comb \uut|RegFile|Mux37~0 (
// Equation(s):
// \uut|RegFile|Mux37~0_combout  = ( \uut|RegFile|registers[10][26]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux37~0 .extended_lut = "off";
defparam \uut|RegFile|Mux37~0 .lut_mask = 64'h00000000C0CCC0CC;
defparam \uut|RegFile|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N3
cyclonev_lcell_comb \uut|MemToReg_Mux|out[22]~28 (
// Equation(s):
// \uut|MemToReg_Mux|out[22]~28_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 
// )) # (\uut|ALU|Mux42~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )) # (\uut|ALU|Mux42~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )) # (\uut|ALU|Mux42~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )) # (\uut|ALU|Mux42~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux42~0_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[22]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[22]~28 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[22]~28 .lut_mask = 64'h222F222F222F777F;
defparam \uut|MemToReg_Mux|out[22]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N1
dffeas \uut|RegFile|registers[10][22] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[22]~28_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][22] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N33
cyclonev_lcell_comb \uut|RegFile|Mux41~0 (
// Equation(s):
// \uut|RegFile|Mux41~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|InstructionMemory|Mux3~0_combout  & ( (\uut|RegFile|registers[10][22]~q  & !\KEY[1]~input_o ) ) ) ) # ( \uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( 
// (\uut|RegFile|registers[10][22]~q  & !\KEY[1]~input_o ) ) ) ) # ( !\uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( (\uut|RegFile|registers[10][22]~q  & !\KEY[1]~input_o ) ) ) )

	.dataa(!\uut|RegFile|registers[10][22]~q ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux41~0 .extended_lut = "off";
defparam \uut|RegFile|Mux41~0 .lut_mask = 64'h5050505000005050;
defparam \uut|RegFile|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \uut|MemToReg_Mux|out[21]~27 (
// Equation(s):
// \uut|MemToReg_Mux|out[21]~27_combout  = ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 
// )) # (\uut|Control|Decoder1~2_combout )) # (\uut|ALU|Mux43~0_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|ALU|Mux43~0_combout  & 
// (\uut|MemToReg_Mux|out[0]~2_combout  & (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # (\uut|ALU|Mux43~0_combout  & ((!\uut|Control|Decoder1~2_combout ) # ((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|ALU|Mux43~0_combout  & (\uut|MemToReg_Mux|out[0]~2_combout  & 
// (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # (\uut|ALU|Mux43~0_combout  & ((!\uut|Control|Decoder1~2_combout ) # ((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( 
// !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|ALU|Mux43~0_combout  & (\uut|MemToReg_Mux|out[0]~2_combout  & (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # 
// (\uut|ALU|Mux43~0_combout  & ((!\uut|Control|Decoder1~2_combout ) # ((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 )))) ) ) )

	.dataa(!\uut|ALU|Mux43~0_combout ),
	.datab(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datac(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[21]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[21]~27 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[21]~27 .lut_mask = 64'h57035703570357FF;
defparam \uut|MemToReg_Mux|out[21]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N25
dffeas \uut|RegFile|registers[10][21] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[21]~27_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][21] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N6
cyclonev_lcell_comb \uut|RegFile|Mux42~0 (
// Equation(s):
// \uut|RegFile|Mux42~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][21]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][21]~q ) ) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][21]~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[10][21]~q ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux42~0 .extended_lut = "off";
defparam \uut|RegFile|Mux42~0 .lut_mask = 64'h0C0C00000C0C0C0C;
defparam \uut|RegFile|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \uut|MemToReg_Mux|out[24]~30 (
// Equation(s):
// \uut|MemToReg_Mux|out[24]~30_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux40~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 )))) # (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux40~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ))) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux40~0_combout )) # (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux40~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux40~0_combout ),
	.datac(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[24]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[24]~30 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[24]~30 .lut_mask = 64'h222222FF272727FF;
defparam \uut|MemToReg_Mux|out[24]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N53
dffeas \uut|RegFile|registers[20][24] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[24]~30_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][24] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \uut|RegFile|Mux7~0 (
// Equation(s):
// \uut|RegFile|Mux7~0_combout  = ( \uut|InstructionMemory|Mux2~1_combout  & ( \uut|RegFile|registers[20][24]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][24]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux7~0 .extended_lut = "off";
defparam \uut|RegFile|Mux7~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|RegFile|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N45
cyclonev_lcell_comb \uut|DataMem|Equal1~0 (
// Equation(s):
// \uut|DataMem|Equal1~0_combout  = ( \uut|ALU|_~101_sumout  & ( \uut|ALU|_~97_sumout  & ( \uut|Control|Selector0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\uut|ALU|_~101_sumout ),
	.dataf(!\uut|ALU|_~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~0 .extended_lut = "off";
defparam \uut|DataMem|Equal1~0 .lut_mask = 64'h0000000000000F0F;
defparam \uut|DataMem|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \uut|DataMem|Equal1~5 (
// Equation(s):
// \uut|DataMem|Equal1~5_combout  = ( \uut|ALU|_~73_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~77_sumout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|ALU|_~77_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~5 .extended_lut = "off";
defparam \uut|DataMem|Equal1~5 .lut_mask = 64'h0000000000550055;
defparam \uut|DataMem|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N50
dffeas \uut|RegFile|registers[20][29] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[29]~35_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][29] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N48
cyclonev_lcell_comb \uut|RegFile|Mux2~0 (
// Equation(s):
// \uut|RegFile|Mux2~0_combout  = ( \uut|RegFile|registers[20][29]~q  & ( \uut|InstructionMemory|Mux2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux2~1_combout ),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[20][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux2~0 .extended_lut = "off";
defparam \uut|RegFile|Mux2~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \uut|RegFile|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N27
cyclonev_lcell_comb \uut|ALU|_~117 (
// Equation(s):
// \uut|ALU|_~117_sumout  = SUM(( !\uut|ALU|AdderInputB[29]~10_combout  $ (!\uut|RegFile|Mux2~0_combout ) ) + ( \uut|ALU|_~115  ) + ( \uut|ALU|_~114  ))
// \uut|ALU|_~118  = CARRY(( !\uut|ALU|AdderInputB[29]~10_combout  $ (!\uut|RegFile|Mux2~0_combout ) ) + ( \uut|ALU|_~115  ) + ( \uut|ALU|_~114  ))
// \uut|ALU|_~119  = SHARE((\uut|ALU|AdderInputB[29]~10_combout  & \uut|RegFile|Mux2~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|ALU|AdderInputB[29]~10_combout ),
	.datad(!\uut|RegFile|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~114 ),
	.sharein(\uut|ALU|_~115 ),
	.combout(),
	.sumout(\uut|ALU|_~117_sumout ),
	.cout(\uut|ALU|_~118 ),
	.shareout(\uut|ALU|_~119 ));
// synopsys translate_off
defparam \uut|ALU|_~117 .extended_lut = "off";
defparam \uut|ALU|_~117 .lut_mask = 64'h0000000F00000FF0;
defparam \uut|ALU|_~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N45
cyclonev_lcell_comb \uut|DataMem|Equal1~6 (
// Equation(s):
// \uut|DataMem|Equal1~6_combout  = ( \uut|ALU|_~113_sumout  & ( \uut|ALU|_~117_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|DataMem|Equal1~5_combout ) ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|DataMem|Equal1~5_combout ),
	.datae(!\uut|ALU|_~113_sumout ),
	.dataf(!\uut|ALU|_~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~6 .extended_lut = "off";
defparam \uut|DataMem|Equal1~6 .lut_mask = 64'h0000000000000055;
defparam \uut|DataMem|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \uut|DataMem|Equal1~1 (
// Equation(s):
// \uut|DataMem|Equal1~1_combout  = ( \uut|ALU|_~89_sumout  & ( (\uut|ALU|_~93_sumout  & \uut|Control|Selector0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\uut|ALU|_~93_sumout ),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~1 .extended_lut = "off";
defparam \uut|DataMem|Equal1~1 .lut_mask = 64'h0000000003030303;
defparam \uut|DataMem|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N12
cyclonev_lcell_comb \uut|DataMem|Equal1~7 (
// Equation(s):
// \uut|DataMem|Equal1~7_combout  = ( \uut|ALU|Mux44~0_combout  & ( (\uut|Control|Selector0~0_combout  & (\uut|ALU|_~85_sumout  & \uut|ALU|_~121_sumout )) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALU|_~85_sumout ),
	.datad(!\uut|ALU|_~121_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~7 .extended_lut = "off";
defparam \uut|DataMem|Equal1~7 .lut_mask = 64'h0000000000050005;
defparam \uut|DataMem|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N18
cyclonev_lcell_comb \uut|DataMem|stack_seg|mem3~0 (
// Equation(s):
// \uut|DataMem|stack_seg|mem3~0_combout  = ( \uut|DataMem|Equal1~1_combout  & ( \uut|DataMem|Equal1~7_combout  & ( (\uut|DataMem|Equal1~4_combout  & (!\uut|ALU|Mux33~0_combout  & (\uut|DataMem|Equal1~0_combout  & \uut|DataMem|Equal1~6_combout ))) ) ) )

	.dataa(!\uut|DataMem|Equal1~4_combout ),
	.datab(!\uut|ALU|Mux33~0_combout ),
	.datac(!\uut|DataMem|Equal1~0_combout ),
	.datad(!\uut|DataMem|Equal1~6_combout ),
	.datae(!\uut|DataMem|Equal1~1_combout ),
	.dataf(!\uut|DataMem|Equal1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|stack_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem3~0 .extended_lut = "off";
defparam \uut|DataMem|stack_seg|mem3~0 .lut_mask = 64'h0000000000000004;
defparam \uut|DataMem|stack_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N27
cyclonev_lcell_comb \uut|ALU|Mux46~0 (
// Equation(s):
// \uut|ALU|Mux46~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~73_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux46~0 .extended_lut = "off";
defparam \uut|ALU|Mux46~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\uut|DataMem|stack_seg|mem3~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|stack_seg|mem3~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux44~0_combout ,\uut|RegFile|Mux45~0_combout ,\uut|RegFile|Mux46~0_combout ,\uut|RegFile|Mux47~0_combout ,\uut|RegFile|Mux48~0_combout ,\uut|RegFile|Mux49~0_combout ,\uut|RegFile|Mux50~0_combout ,\uut|RegFile|Mux51~0_combout ,
\uut|RegFile|Mux52~0_combout ,\uut|RegFile|Mux53~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab7.ram1_async_memory_ea4acf6d.hdl.mif";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m9o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "DAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDA";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BD";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "AF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF";
defparam \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6B";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\uut|DataMem|data_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|data_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux44~0_combout ,\uut|RegFile|Mux45~0_combout ,\uut|RegFile|Mux46~0_combout ,\uut|RegFile|Mux47~0_combout ,\uut|RegFile|Mux48~0_combout ,\uut|RegFile|Mux49~0_combout ,\uut|RegFile|Mux50~0_combout ,\uut|RegFile|Mux51~0_combout ,
\uut|RegFile|Mux52~0_combout ,\uut|RegFile|Mux53~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab7.ram1_async_memory_786f0d95.hdl.mif";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_54o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "DAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDA";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BD";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "AF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF";
defparam \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6BDAF6B";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \uut|MemToReg_Mux|out[18]~24 (
// Equation(s):
// \uut|MemToReg_Mux|out[18]~24_combout  = ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( ((!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux46~0_combout ))) # 
// (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem3~0_combout ))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux46~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( 
// !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux46~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem3~0_combout )) ) ) ) # ( 
// !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux46~0_combout ) ) ) )

	.dataa(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|ALU|Mux46~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[18]~24 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[18]~24 .lut_mask = 64'h00CC11DD0FCF1FDF;
defparam \uut|MemToReg_Mux|out[18]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N44
dffeas \uut|RegFile|registers[10][18] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[18]~24_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][18] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N42
cyclonev_lcell_comb \uut|RegFile|Mux45~0 (
// Equation(s):
// \uut|RegFile|Mux45~0_combout  = ( \uut|RegFile|registers[10][18]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|PC|pc_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux45~0 .extended_lut = "off";
defparam \uut|RegFile|Mux45~0 .lut_mask = 64'h000000008A8A8A8A;
defparam \uut|RegFile|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N12
cyclonev_lcell_comb \uut|MemToReg_Mux|out[16]~22 (
// Equation(s):
// \uut|MemToReg_Mux|out[16]~22_combout  = ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 
// )) # (\uut|ALU|Mux48~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux48~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( \uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux48~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( !\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux48~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux48~0_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[16]~22 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[16]~22 .lut_mask = 64'h222F222F222F777F;
defparam \uut|MemToReg_Mux|out[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N14
dffeas \uut|RegFile|registers[10][16] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[16]~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][16] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N33
cyclonev_lcell_comb \uut|RegFile|Mux47~0 (
// Equation(s):
// \uut|RegFile|Mux47~0_combout  = ( \uut|PC|pc_out [6] & ( !\KEY[1]~input_o  & ( \uut|RegFile|registers[10][16]~q  ) ) ) # ( !\uut|PC|pc_out [6] & ( !\KEY[1]~input_o  & ( (\uut|RegFile|registers[10][16]~q  & !\uut|InstructionMemory|Mux3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\uut|RegFile|registers[10][16]~q ),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(gnd),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux47~0 .extended_lut = "off";
defparam \uut|RegFile|Mux47~0 .lut_mask = 64'h3030333300000000;
defparam \uut|RegFile|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N36
cyclonev_lcell_comb \uut|MemToReg_Mux|out[15]~21 (
// Equation(s):
// \uut|MemToReg_Mux|out[15]~21_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux49~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 )))) # (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux49~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux49~0_combout )) # (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux49~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux49~0_combout ),
	.datac(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[15]~21 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[15]~21 .lut_mask = 64'h22222F2F22772F7F;
defparam \uut|MemToReg_Mux|out[15]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N38
dffeas \uut|RegFile|registers[10][15] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[15]~21_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][15] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N45
cyclonev_lcell_comb \uut|RegFile|Mux48~0 (
// Equation(s):
// \uut|RegFile|Mux48~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & (\uut|RegFile|registers[10][15]~q  & \uut|PC|pc_out [6])) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][15]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][15]~q ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux48~0 .extended_lut = "off";
defparam \uut|RegFile|Mux48~0 .lut_mask = 64'h0A0A0A0A000A000A;
defparam \uut|RegFile|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N33
cyclonev_lcell_comb \uut|ALU|Mux50~0 (
// Equation(s):
// \uut|ALU|Mux50~0_combout  = ( \uut|ALU|_~57_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux50~0 .extended_lut = "off";
defparam \uut|ALU|Mux50~0 .lut_mask = 64'h0000000055555555;
defparam \uut|ALU|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N45
cyclonev_lcell_comb \uut|MemToReg_Mux|out[14]~20 (
// Equation(s):
// \uut|MemToReg_Mux|out[14]~20_combout  = ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (((\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \uut|MemToReg_Mux|out[0]~2_combout 
// )) # (\uut|ALU|Mux50~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux50~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & 
// (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux50~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & 
// (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux50~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  & 
// (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|ALU|Mux50~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[14]~20 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[14]~20 .lut_mask = 64'h03AB03AB03AB57FF;
defparam \uut|MemToReg_Mux|out[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N41
dffeas \uut|RegFile|registers[10][14] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[14]~20_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][14] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N39
cyclonev_lcell_comb \uut|RegFile|Mux49~0 (
// Equation(s):
// \uut|RegFile|Mux49~0_combout  = ( \uut|RegFile|registers[10][14]~q  & ( \uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & \uut|PC|pc_out [6]) ) ) ) # ( \uut|RegFile|registers[10][14]~q  & ( !\uut|InstructionMemory|Mux3~0_combout  & ( 
// !\KEY[1]~input_o  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [6]),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[10][14]~q ),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux49~0 .extended_lut = "off";
defparam \uut|RegFile|Mux49~0 .lut_mask = 64'h0000AAAA00000A0A;
defparam \uut|RegFile|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N24
cyclonev_lcell_comb \uut|ALU|Mux51~0 (
// Equation(s):
// \uut|ALU|Mux51~0_combout  = ( \uut|ALU|_~53_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux51~0 .extended_lut = "off";
defparam \uut|ALU|Mux51~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \uut|MemToReg_Mux|out[13]~19 (
// Equation(s):
// \uut|MemToReg_Mux|out[13]~19_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ( (((\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & \uut|MemToReg_Mux|out[0]~2_combout 
// )) # (\uut|ALU|Mux51~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  
// & (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux51~0_combout )))) # (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux51~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # 
// ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux51~0_combout )))) # 
// (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux51~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux51~0_combout )))) # 
// (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux51~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ))) ) ) )

	.dataa(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|ALU|Mux51~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[13]~19 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[13]~19 .lut_mask = 64'h05CD05CD05CD37FF;
defparam \uut|MemToReg_Mux|out[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N32
dffeas \uut|RegFile|registers[10][13] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][13] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N39
cyclonev_lcell_comb \uut|RegFile|Mux50~0 (
// Equation(s):
// \uut|RegFile|Mux50~0_combout  = ( \uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][13]~q ) ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & (!\uut|InstructionMemory|Mux3~0_combout  & \uut|RegFile|registers[10][13]~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|InstructionMemory|Mux3~0_combout ),
	.datac(!\uut|RegFile|registers[10][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux50~0 .extended_lut = "off";
defparam \uut|RegFile|Mux50~0 .lut_mask = 64'h080808080A0A0A0A;
defparam \uut|RegFile|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N9
cyclonev_lcell_comb \uut|MemToReg_Mux|out[12]~18 (
// Equation(s):
// \uut|MemToReg_Mux|out[12]~18_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux52~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & ( 
// ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux52~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux52~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux52~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux52~0_combout ),
	.datac(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[12]~18 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[12]~18 .lut_mask = 64'h2222272722FF27FF;
defparam \uut|MemToReg_Mux|out[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N10
dffeas \uut|RegFile|registers[10][12] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[12]~18_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][12] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N54
cyclonev_lcell_comb \uut|RegFile|Mux51~0 (
// Equation(s):
// \uut|RegFile|Mux51~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][12]~q ) ) ) ) # ( \uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][12]~q ) ) ) ) # ( !\uut|PC|pc_out [6] & ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[10][12]~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[10][12]~q ),
	.datad(gnd),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux51~0 .extended_lut = "off";
defparam \uut|RegFile|Mux51~0 .lut_mask = 64'h0C0C0C0C00000C0C;
defparam \uut|RegFile|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N3
cyclonev_lcell_comb \uut|MemToReg_Mux|out[11]~17 (
// Equation(s):
// \uut|MemToReg_Mux|out[11]~17_combout  = ( \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ( \uut|MemToReg_Mux|out[0]~2_combout  ) ) # ( !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ( \uut|MemToReg_Mux|out[0]~2_combout  
// & ( (!\uut|Control|Decoder1~2_combout  & (((\uut|ALU|Mux53~0_combout )))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ((\uut|DataMem|stack_seg|mem3~0_combout )))) ) ) ) # ( 
// \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( (!\uut|Control|Decoder1~2_combout  & (((\uut|ALU|Mux53~0_combout )))) # (\uut|Control|Decoder1~2_combout  & 
// (\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ((\uut|DataMem|stack_seg|mem3~0_combout )))) ) ) ) # ( !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (((\uut|ALU|Mux53~0_combout )))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ((\uut|DataMem|stack_seg|mem3~0_combout )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\uut|ALU|Mux53~0_combout ),
	.datad(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datae(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[11]~17 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[11]~17 .lut_mask = 64'h0A1B0A1B0A1BFFFF;
defparam \uut|MemToReg_Mux|out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N4
dffeas \uut|RegFile|registers[10][11] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[11]~17_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][11] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N21
cyclonev_lcell_comb \uut|RegFile|Mux52~0 (
// Equation(s):
// \uut|RegFile|Mux52~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( (\uut|RegFile|registers[10][11]~q  & (!\KEY[1]~input_o  & \uut|PC|pc_out [6])) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( (\uut|RegFile|registers[10][11]~q  & 
// !\KEY[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\uut|RegFile|registers[10][11]~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux52~0 .extended_lut = "off";
defparam \uut|RegFile|Mux52~0 .lut_mask = 64'h3030303000300030;
defparam \uut|RegFile|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N9
cyclonev_lcell_comb \uut|ALU|Mux53~0 (
// Equation(s):
// \uut|ALU|Mux53~0_combout  = ( \uut|ALU|_~45_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux53~0 .extended_lut = "off";
defparam \uut|ALU|Mux53~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N12
cyclonev_lcell_comb \uut|RegFile|Mux61~0 (
// Equation(s):
// \uut|RegFile|Mux61~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( (\uut|PC|pc_out [6] & (\uut|RegFile|registers[10][2]~q  & !\KEY[1]~input_o )) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( (\uut|RegFile|registers[10][2]~q  & 
// !\KEY[1]~input_o ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][2]~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\uut|InstructionMemory|Mux3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux61~0 .extended_lut = "off";
defparam \uut|RegFile|Mux61~0 .lut_mask = 64'h0F0005000F000500;
defparam \uut|RegFile|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N42
cyclonev_lcell_comb \uut|RegFile|Mux60~0 (
// Equation(s):
// \uut|RegFile|Mux60~0_combout  = ( \uut|RegFile|registers[10][3]~q  & ( \uut|PC|pc_out [6] & ( !\KEY[1]~input_o  ) ) ) # ( \uut|RegFile|registers[10][3]~q  & ( !\uut|PC|pc_out [6] & ( (!\uut|InstructionMemory|Mux3~0_combout  & !\KEY[1]~input_o ) ) ) )

	.dataa(!\uut|InstructionMemory|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[10][3]~q ),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux60~0 .extended_lut = "off";
defparam \uut|RegFile|Mux60~0 .lut_mask = 64'h0000A0A00000F0F0;
defparam \uut|RegFile|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N18
cyclonev_lcell_comb \uut|RegFile|Mux57~0 (
// Equation(s):
// \uut|RegFile|Mux57~0_combout  = ( \uut|RegFile|registers[10][6]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(!\uut|InstructionMemory|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\uut|PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux57~0 .extended_lut = "off";
defparam \uut|RegFile|Mux57~0 .lut_mask = 64'h00000000A0F0A0F0;
defparam \uut|RegFile|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\uut|DataMem|stack_seg|mem3~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|stack_seg|mem3~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux54~0_combout ,\uut|RegFile|Mux55~0_combout ,\uut|RegFile|Mux56~0_combout ,\uut|RegFile|Mux57~0_combout ,\uut|RegFile|Mux58~0_combout ,\uut|RegFile|Mux59~0_combout ,\uut|RegFile|Mux60~0_combout ,\uut|RegFile|Mux61~0_combout ,
\uut|RegFile|Mux62~0_combout ,\uut|RegFile|Mux63~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_l9o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5";
defparam \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\uut|DataMem|data_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|data_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\uut|RegFile|Mux54~0_combout ,\uut|RegFile|Mux55~0_combout ,\uut|RegFile|Mux56~0_combout ,\uut|RegFile|Mux57~0_combout ,\uut|RegFile|Mux58~0_combout ,\uut|RegFile|Mux59~0_combout ,\uut|RegFile|Mux60~0_combout ,\uut|RegFile|Mux61~0_combout ,
\uut|RegFile|Mux62~0_combout ,\uut|RegFile|Mux63~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7.ram0_async_memory_786f0d95.hdl.mif";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_44o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5";
defparam \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \uut|MemToReg_Mux|out[1]~7 (
// Equation(s):
// \uut|MemToReg_Mux|out[1]~7_combout  = ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux63~1_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux63~1_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux63~1_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux63~1_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux63~1_combout ),
	.datac(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[1]~7 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[1]~7 .lut_mask = 64'h222222FF272727FF;
defparam \uut|MemToReg_Mux|out[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N25
dffeas \uut|RegFile|registers[20][1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[1]~7_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][1] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N12
cyclonev_lcell_comb \uut|RegFile|Mux30~0 (
// Equation(s):
// \uut|RegFile|Mux30~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][1]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|RegFile|registers[20][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux30~0 .extended_lut = "off";
defparam \uut|RegFile|Mux30~0 .lut_mask = 64'h0000000022222222;
defparam \uut|RegFile|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N24
cyclonev_lcell_comb \uut|ALU|Mux55~0 (
// Equation(s):
// \uut|ALU|Mux55~0_combout  = ( \uut|ALU|_~37_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux55~0 .extended_lut = "off";
defparam \uut|ALU|Mux55~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N24
cyclonev_lcell_comb \uut|MemToReg_Mux|out[8]~14 (
// Equation(s):
// \uut|MemToReg_Mux|out[8]~14_combout  = ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )) 
// # (\uut|ALU|Mux56~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux56~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( \uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux56~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( !\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|MemToReg_Mux|out[0]~2_combout  & \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )) # (\uut|ALU|Mux56~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (((\uut|MemToReg_Mux|out[0]~2_combout  & 
// \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux56~0_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[8]~14 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[8]~14 .lut_mask = 64'h222F222F222F777F;
defparam \uut|MemToReg_Mux|out[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N17
dffeas \uut|RegFile|registers[20][8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[8]~14_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][8] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N27
cyclonev_lcell_comb \uut|RegFile|Mux23~0 (
// Equation(s):
// \uut|RegFile|Mux23~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][8]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[20][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux23~0 .extended_lut = "off";
defparam \uut|RegFile|Mux23~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \uut|RegFile|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N21
cyclonev_lcell_comb \uut|ALU|Mux56~0 (
// Equation(s):
// \uut|ALU|Mux56~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|ALU|_~33_sumout ),
	.datae(gnd),
	.dataf(!\uut|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux56~0 .extended_lut = "off";
defparam \uut|ALU|Mux56~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|ALU|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \uut|MemToReg_Mux|out[7]~13 (
// Equation(s):
// \uut|MemToReg_Mux|out[7]~13_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux57~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 )))) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux57~0_combout )) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux57~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|MemToReg_Mux|out[0]~2_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux57~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux57~0_combout ),
	.datac(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[7]~13 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[7]~13 .lut_mask = 64'h222222772F2F2F7F;
defparam \uut|MemToReg_Mux|out[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N59
dffeas \uut|RegFile|registers[20][7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[7]~13_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][7] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N36
cyclonev_lcell_comb \uut|RegFile|Mux24~0 (
// Equation(s):
// \uut|RegFile|Mux24~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][7]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][7]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux24~0 .extended_lut = "off";
defparam \uut|RegFile|Mux24~0 .lut_mask = 64'h0000000000AA00AA;
defparam \uut|RegFile|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N3
cyclonev_lcell_comb \uut|ALU|Mux57~0 (
// Equation(s):
// \uut|ALU|Mux57~0_combout  = ( \uut|ALU|_~29_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux57~0 .extended_lut = "off";
defparam \uut|ALU|Mux57~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|ALU|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \uut|MemToReg_Mux|out[6]~12 (
// Equation(s):
// \uut|MemToReg_Mux|out[6]~12_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux58~0_combout ))) # (\uut|Control|Decoder1~2_combout  & 
// (\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux58~0_combout )) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux58~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|MemToReg_Mux|out[0]~2_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux58~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\uut|ALU|Mux58~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[6]~12 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[6]~12 .lut_mask = 64'h00AA11BB0FAF1FBF;
defparam \uut|MemToReg_Mux|out[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N2
dffeas \uut|RegFile|registers[10][6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[6]~12_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][6] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N36
cyclonev_lcell_comb \uut|InstructionMemory|Mux6~0 (
// Equation(s):
// \uut|InstructionMemory|Mux6~0_combout  = ( \uut|PC|pc_out [6] & ( (!\uut|PC|pc_out[4]~DUPLICATE_q  & (!\uut|PC|pc_out [5] & !\uut|PC|pc_out [3])) # (\uut|PC|pc_out[4]~DUPLICATE_q  & (\uut|PC|pc_out [5])) ) ) # ( !\uut|PC|pc_out [6] & ( (!\uut|PC|pc_out 
// [5] & ((!\uut|PC|pc_out[4]~DUPLICATE_q ) # (!\uut|PC|pc_out [3]))) ) )

	.dataa(gnd),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|PC|pc_out [3]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux6~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux6~0 .lut_mask = 64'hF0C0F0C0C303C303;
defparam \uut|InstructionMemory|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N18
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[6]~3 (
// Equation(s):
// \uut|ALUSrc_Mux|out[6]~3_combout  = ( \uut|InstructionMemory|Mux6~0_combout  & ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( (\uut|RegFile|registers[10][6]~q  & (!\KEY[1]~input_o  & (\uut|Control|Decoder1~0_combout  & !\uut|InstructionMemory|Mux3~1_combout ))) ) ) 
// ) # ( !\uut|InstructionMemory|Mux6~0_combout  & ( \uut|PC|pc_out[2]~DUPLICATE_q  & ( (\uut|RegFile|registers[10][6]~q  & (!\KEY[1]~input_o  & (\uut|Control|Decoder1~0_combout  & !\uut|InstructionMemory|Mux3~1_combout ))) ) ) ) # ( 
// \uut|InstructionMemory|Mux6~0_combout  & ( !\uut|PC|pc_out[2]~DUPLICATE_q  & ( (\uut|RegFile|registers[10][6]~q  & (!\KEY[1]~input_o  & (\uut|Control|Decoder1~0_combout  & !\uut|InstructionMemory|Mux3~1_combout ))) ) ) ) # ( 
// !\uut|InstructionMemory|Mux6~0_combout  & ( !\uut|PC|pc_out[2]~DUPLICATE_q  & ( (!\KEY[1]~input_o  & ((!\uut|Control|Decoder1~0_combout ) # ((\uut|RegFile|registers[10][6]~q  & !\uut|InstructionMemory|Mux3~1_combout )))) ) ) )

	.dataa(!\uut|RegFile|registers[10][6]~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|Control|Decoder1~0_combout ),
	.datad(!\uut|InstructionMemory|Mux3~1_combout ),
	.datae(!\uut|InstructionMemory|Mux6~0_combout ),
	.dataf(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[6]~3 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[6]~3 .lut_mask = 64'hC4C0040004000400;
defparam \uut|ALUSrc_Mux|out[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N15
cyclonev_lcell_comb \uut|ALU|Mux58~0 (
// Equation(s):
// \uut|ALU|Mux58~0_combout  = ( \uut|ALU|_~25_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux58~0 .extended_lut = "off";
defparam \uut|ALU|Mux58~0 .lut_mask = 64'h0000000055555555;
defparam \uut|ALU|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N9
cyclonev_lcell_comb \uut|MemToReg_Mux|out[5]~11 (
// Equation(s):
// \uut|MemToReg_Mux|out[5]~11_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux59~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 )))) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((\uut|ALU|Mux59~0_combout 
//  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (\uut|ALU|Mux59~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( (\uut|ALU|Mux59~0_combout 
//  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux59~0_combout ),
	.datab(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[5]~11 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[5]~11 .lut_mask = 64'h550055335F0F5F3F;
defparam \uut|MemToReg_Mux|out[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N8
dffeas \uut|RegFile|registers[20][5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[5]~11_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][5] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N18
cyclonev_lcell_comb \uut|RegFile|Mux26~0 (
// Equation(s):
// \uut|RegFile|Mux26~0_combout  = (!\KEY[1]~input_o  & (\uut|RegFile|registers[20][5]~q  & \uut|InstructionMemory|Mux2~0_combout ))

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[20][5]~q ),
	.datad(!\uut|InstructionMemory|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux26~0 .extended_lut = "off";
defparam \uut|RegFile|Mux26~0 .lut_mask = 64'h000A000A000A000A;
defparam \uut|RegFile|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N18
cyclonev_lcell_comb \uut|ALU|Mux59~0 (
// Equation(s):
// \uut|ALU|Mux59~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|ALU|_~21_sumout ),
	.datae(gnd),
	.dataf(!\uut|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux59~0 .extended_lut = "off";
defparam \uut|ALU|Mux59~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|ALU|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N3
cyclonev_lcell_comb \uut|MemToReg_Mux|out[4]~10 (
// Equation(s):
// \uut|MemToReg_Mux|out[4]~10_combout  = ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux60~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux60~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux60~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux60~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux60~0_combout ),
	.datab(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[4]~10 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[4]~10 .lut_mask = 64'h55005F0F55335F3F;
defparam \uut|MemToReg_Mux|out[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N41
dffeas \uut|RegFile|registers[10][4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[4]~10_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][4] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N24
cyclonev_lcell_comb \uut|RegFile|Mux59~0 (
// Equation(s):
// \uut|RegFile|Mux59~0_combout  = ( \uut|RegFile|registers[10][4]~q  & ( (!\KEY[1]~input_o  & ((!\uut|InstructionMemory|Mux3~0_combout ) # (\uut|PC|pc_out [6]))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\uut|InstructionMemory|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|registers[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux59~0 .extended_lut = "off";
defparam \uut|RegFile|Mux59~0 .lut_mask = 64'h00000000AA0AAA0A;
defparam \uut|RegFile|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[4]~29 (
// Equation(s):
// \uut|ALUSrc_Mux|out[4]~29_combout  = ( \uut|RegFile|Mux59~0_combout  & ( (\uut|Control|WideOr4~0_combout ) # (\uut|InstructionMemory|data_out[4]~0_combout ) ) ) # ( !\uut|RegFile|Mux59~0_combout  & ( (\uut|InstructionMemory|data_out[4]~0_combout  & 
// !\uut|Control|WideOr4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\uut|InstructionMemory|data_out[4]~0_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[4]~29 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[4]~29 .lut_mask = 64'h303030303F3F3F3F;
defparam \uut|ALUSrc_Mux|out[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \uut|ALU|Mux60~0 (
// Equation(s):
// \uut|ALU|Mux60~0_combout  = ( \uut|ALU|_~17_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux60~0 .extended_lut = "off";
defparam \uut|ALU|Mux60~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N27
cyclonev_lcell_comb \uut|MemToReg_Mux|out[2]~8 (
// Equation(s):
// \uut|MemToReg_Mux|out[2]~8_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( ((!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux62~0_combout ))) # (\uut|Control|Decoder1~2_combout  & 
// (\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( ((\uut|ALU|Mux62~0_combout  
// & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( (!\uut|Control|Decoder1~2_combout  & 
// ((\uut|ALU|Mux62~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( 
// (\uut|ALU|Mux62~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\uut|ALU|Mux62~0_combout ),
	.datac(!\uut|Control|Decoder1~2_combout ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[2]~8 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[2]~8 .lut_mask = 64'h3030353530FF35FF;
defparam \uut|MemToReg_Mux|out[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N8
dffeas \uut|RegFile|registers[10][2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[2]~8_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][2] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N12
cyclonev_lcell_comb \uut|InstructionMemory|Mux10~0 (
// Equation(s):
// \uut|InstructionMemory|Mux10~0_combout  = ( \uut|PC|pc_out [6] & ( (!\uut|PC|pc_out[4]~DUPLICATE_q  & ((!\uut|PC|pc_out [3] & (!\uut|PC|pc_out[2]~DUPLICATE_q  & !\uut|PC|pc_out [5])) # (\uut|PC|pc_out [3] & ((\uut|PC|pc_out [5]))))) # 
// (\uut|PC|pc_out[4]~DUPLICATE_q  & (((\uut|PC|pc_out [5])))) ) ) # ( !\uut|PC|pc_out [6] & ( (!\uut|PC|pc_out[2]~DUPLICATE_q  & ((!\uut|PC|pc_out [3] & ((!\uut|PC|pc_out [5]))) # (\uut|PC|pc_out [3] & (!\uut|PC|pc_out[4]~DUPLICATE_q )))) # 
// (\uut|PC|pc_out[2]~DUPLICATE_q  & (!\uut|PC|pc_out[4]~DUPLICATE_q  & ((!\uut|PC|pc_out [5])))) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datac(!\uut|PC|pc_out [3]),
	.datad(!\uut|PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux10~0 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux10~0 .lut_mask = 64'hEC08EC08803F803F;
defparam \uut|InstructionMemory|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N51
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[2]~2 (
// Equation(s):
// \uut|ALUSrc_Mux|out[2]~2_combout  = ( \uut|InstructionMemory|Mux3~1_combout  & ( (!\KEY[1]~input_o  & (!\uut|InstructionMemory|Mux10~0_combout  & !\uut|Control|Decoder1~0_combout )) ) ) # ( !\uut|InstructionMemory|Mux3~1_combout  & ( (!\KEY[1]~input_o  & 
// ((!\uut|Control|Decoder1~0_combout  & ((!\uut|InstructionMemory|Mux10~0_combout ))) # (\uut|Control|Decoder1~0_combout  & (\uut|RegFile|registers[10][2]~q )))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|RegFile|registers[10][2]~q ),
	.datac(!\uut|InstructionMemory|Mux10~0_combout ),
	.datad(!\uut|Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[2]~2 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[2]~2 .lut_mask = 64'hA022A022A000A000;
defparam \uut|ALUSrc_Mux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \uut|ALU|Mux62~0 (
// Equation(s):
// \uut|ALU|Mux62~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux62~0 .extended_lut = "off";
defparam \uut|ALU|Mux62~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N30
cyclonev_lcell_comb \uut|ALU|Mux35~0 (
// Equation(s):
// \uut|ALU|Mux35~0_combout  = (\uut|Control|Selector0~0_combout  & \uut|ALU|_~117_sumout )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\uut|ALU|_~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux35~0 .extended_lut = "off";
defparam \uut|ALU|Mux35~0 .lut_mask = 64'h0303030303030303;
defparam \uut|ALU|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N6
cyclonev_lcell_comb \uut|MemToReg_Mux|out[29]~35 (
// Equation(s):
// \uut|MemToReg_Mux|out[29]~35_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ( (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \uut|MemToReg_Mux|out[0]~2_combout 
// )) # (\uut|ALU|Mux35~0_combout )) # (\uut|Control|Decoder1~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux35~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & 
// ((\uut|MemToReg_Mux|out[0]~2_combout )))) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux35~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & 
// ((\uut|MemToReg_Mux|out[0]~2_combout )))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ( (!\uut|Control|Decoder1~2_combout  & 
// (((\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \uut|MemToReg_Mux|out[0]~2_combout )) # (\uut|ALU|Mux35~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & 
// ((\uut|MemToReg_Mux|out[0]~2_combout )))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\uut|ALU|Mux35~0_combout ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[29]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[29]~35 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[29]~35 .lut_mask = 64'h0A3B0A3B0A3B5F7F;
defparam \uut|MemToReg_Mux|out[29]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N7
dffeas \uut|RegFile|registers[10][29] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[29]~35_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][29] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N51
cyclonev_lcell_comb \uut|InstructionMemory|Mux3~2 (
// Equation(s):
// \uut|InstructionMemory|Mux3~2_combout  = ( \uut|PC|pc_out [6] & ( !\KEY[1]~input_o  ) ) # ( !\uut|PC|pc_out [6] & ( (!\KEY[1]~input_o  & !\uut|InstructionMemory|Mux3~0_combout ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux3~2 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux3~2 .lut_mask = 64'hA0A0A0A0AAAAAAAA;
defparam \uut|InstructionMemory|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N36
cyclonev_lcell_comb \uut|RegFile|Mux34~0 (
// Equation(s):
// \uut|RegFile|Mux34~0_combout  = ( \uut|RegFile|registers[10][29]~q  & ( \uut|InstructionMemory|Mux3~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[10][29]~q ),
	.dataf(!\uut|InstructionMemory|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux34~0 .extended_lut = "off";
defparam \uut|RegFile|Mux34~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|RegFile|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \uut|ALU|AdderInputB[29]~10 (
// Equation(s):
// \uut|ALU|AdderInputB[29]~10_combout  = ( \uut|RegFile|Mux34~0_combout  & ( (\uut|Control|WideOr4~0_combout  & !\uut|Control|Decoder0~0_combout ) ) ) # ( !\uut|RegFile|Mux34~0_combout  & ( (\uut|Control|WideOr4~0_combout  & \uut|Control|Decoder0~0_combout 
// ) ) )

	.dataa(gnd),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(gnd),
	.datad(!\uut|Control|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[29]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[29]~10 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[29]~10 .lut_mask = 64'h0033003333003300;
defparam \uut|ALU|AdderInputB[29]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \uut|ALU|_~121 (
// Equation(s):
// \uut|ALU|_~121_sumout  = SUM(( !\uut|RegFile|Mux1~0_combout  $ (!\uut|ALUSrc_Mux|out[30]~27_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~119  ) + ( \uut|ALU|_~118  ))
// \uut|ALU|_~122  = CARRY(( !\uut|RegFile|Mux1~0_combout  $ (!\uut|ALUSrc_Mux|out[30]~27_combout  $ (((\uut|Control|Decoder0~0_combout  & \uut|Control|WideOr4~0_combout )))) ) + ( \uut|ALU|_~119  ) + ( \uut|ALU|_~118  ))
// \uut|ALU|_~123  = SHARE((\uut|RegFile|Mux1~0_combout  & (!\uut|ALUSrc_Mux|out[30]~27_combout  $ (((!\uut|Control|Decoder0~0_combout ) # (!\uut|Control|WideOr4~0_combout ))))))

	.dataa(!\uut|Control|Decoder0~0_combout ),
	.datab(!\uut|RegFile|Mux1~0_combout ),
	.datac(!\uut|ALUSrc_Mux|out[30]~27_combout ),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~118 ),
	.sharein(\uut|ALU|_~119 ),
	.combout(),
	.sumout(\uut|ALU|_~121_sumout ),
	.cout(\uut|ALU|_~122 ),
	.shareout(\uut|ALU|_~123 ));
// synopsys translate_off
defparam \uut|ALU|_~121 .extended_lut = "off";
defparam \uut|ALU|_~121 .lut_mask = 64'h0000031200003C69;
defparam \uut|ALU|_~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N24
cyclonev_lcell_comb \uut|ALU|Mux34~0 (
// Equation(s):
// \uut|ALU|Mux34~0_combout  = (\uut|ALU|_~121_sumout  & \uut|Control|Selector0~0_combout )

	.dataa(gnd),
	.datab(!\uut|ALU|_~121_sumout ),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux34~0 .extended_lut = "off";
defparam \uut|ALU|Mux34~0 .lut_mask = 64'h0303030303030303;
defparam \uut|ALU|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\uut|DataMem|stack_seg|mem3~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|stack_seg|mem3~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\uut|RegFile|Mux32~0_combout ,\uut|RegFile|Mux33~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab7.ram3_async_memory_ea4acf6d.hdl.mif";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_o9o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init4 = "00802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "80200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "20080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "08020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008";
defparam \uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "02008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\uut|DataMem|data_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\uut|DataMem|data_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\uut|RegFile|Mux32~0_combout ,\uut|RegFile|Mux33~0_combout }),
	.portaaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\uut|ALU|Mux53~0_combout ,\uut|ALU|Mux54~0_combout ,\uut|ALU|Mux55~0_combout ,\uut|ALU|Mux56~0_combout ,\uut|ALU|Mux57~0_combout ,\uut|ALU|Mux58~0_combout ,\uut|ALU|Mux59~0_combout ,\uut|ALU|Mux60~0_combout ,\uut|ALU|Mux61~0_combout ,\uut|ALU|Mux62~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab7.ram3_async_memory_786f0d95.hdl.mif";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "processor:uut|data_memory:DataMem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_74o1:auto_generated|ALTSYNCRAM";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init4 = "00802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "80200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "20080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "08020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008";
defparam \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "02008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N42
cyclonev_lcell_comb \uut|MemToReg_Mux|out[30]~36 (
// Equation(s):
// \uut|MemToReg_Mux|out[30]~36_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux34~0_combout )) # 
// (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( ((\uut|ALU|Mux34~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux34~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\uut|ALU|Mux34~0_combout  & 
// !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux34~0_combout ),
	.datab(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\uut|Control|Decoder1~2_combout ),
	.datad(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[30]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[30]~36 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[30]~36 .lut_mask = 64'h5050535350FF53FF;
defparam \uut|MemToReg_Mux|out[30]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N43
dffeas \uut|RegFile|registers[10][30] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[30]~36_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][30] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \uut|RegFile|Mux33~0 (
// Equation(s):
// \uut|RegFile|Mux33~0_combout  = ( \uut|InstructionMemory|Mux3~2_combout  & ( \uut|RegFile|registers[10][30]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[10][30]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux33~0 .extended_lut = "off";
defparam \uut|RegFile|Mux33~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|RegFile|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N0
cyclonev_lcell_comb \uut|MemToReg_Mux|out[31]~37 (
// Equation(s):
// \uut|MemToReg_Mux|out[31]~37_combout  = ( \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux33~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux33~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( \uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux33~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux33~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux33~0_combout ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[31]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[31]~37 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[31]~37 .lut_mask = 64'h44444F4F44774F7F;
defparam \uut|MemToReg_Mux|out[31]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N1
dffeas \uut|RegFile|registers[10][31] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[31]~37_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][31] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N18
cyclonev_lcell_comb \uut|RegFile|Mux32~0 (
// Equation(s):
// \uut|RegFile|Mux32~0_combout  = ( \uut|RegFile|registers[10][31]~q  & ( \uut|InstructionMemory|Mux3~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[10][31]~q ),
	.dataf(!\uut|InstructionMemory|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux32~0 .extended_lut = "off";
defparam \uut|RegFile|Mux32~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|RegFile|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \uut|ALU|AdderInputB[31]~11 (
// Equation(s):
// \uut|ALU|AdderInputB[31]~11_combout  = ( !\uut|Control|Decoder0~0_combout  & ( \uut|RegFile|Mux32~0_combout  & ( \uut|Control|WideOr4~0_combout  ) ) ) # ( \uut|Control|Decoder0~0_combout  & ( !\uut|RegFile|Mux32~0_combout  & ( 
// \uut|Control|WideOr4~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(!\uut|Control|Decoder0~0_combout ),
	.dataf(!\uut|RegFile|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|AdderInputB[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|AdderInputB[31]~11 .extended_lut = "off";
defparam \uut|ALU|AdderInputB[31]~11 .lut_mask = 64'h00000F0F0F0F0000;
defparam \uut|ALU|AdderInputB[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N32
dffeas \uut|RegFile|registers[20][31] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[31]~37_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][31] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N30
cyclonev_lcell_comb \uut|RegFile|Mux0~0 (
// Equation(s):
// \uut|RegFile|Mux0~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux2~1_combout ),
	.datad(!\uut|RegFile|registers[20][31]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux0~0 .extended_lut = "off";
defparam \uut|RegFile|Mux0~0 .lut_mask = 64'h000F000F000F000F;
defparam \uut|RegFile|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N33
cyclonev_lcell_comb \uut|ALU|_~125 (
// Equation(s):
// \uut|ALU|_~125_sumout  = SUM(( !\uut|ALU|AdderInputB[31]~11_combout  $ (!\uut|RegFile|Mux0~0_combout ) ) + ( \uut|ALU|_~123  ) + ( \uut|ALU|_~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|ALU|AdderInputB[31]~11_combout ),
	.datad(!\uut|RegFile|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|ALU|_~122 ),
	.sharein(\uut|ALU|_~123 ),
	.combout(),
	.sumout(\uut|ALU|_~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|_~125 .extended_lut = "off";
defparam \uut|ALU|_~125 .lut_mask = 64'h0000000000000FF0;
defparam \uut|ALU|_~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N6
cyclonev_lcell_comb \uut|ALU|Mux33~0 (
// Equation(s):
// \uut|ALU|Mux33~0_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~125_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux33~0 .extended_lut = "off";
defparam \uut|ALU|Mux33~0 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALU|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \uut|DataMem|Equal1~2 (
// Equation(s):
// \uut|DataMem|Equal1~2_combout  = ( \uut|DataMem|Equal1~1_combout  & ( (\uut|Control|Selector0~0_combout  & (\uut|ALU|Mux44~0_combout  & (\uut|ALU|_~121_sumout  & \uut|ALU|Mux43~0_combout ))) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\uut|ALU|Mux44~0_combout ),
	.datac(!\uut|ALU|_~121_sumout ),
	.datad(!\uut|ALU|Mux43~0_combout ),
	.datae(gnd),
	.dataf(!\uut|DataMem|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~2 .extended_lut = "off";
defparam \uut|DataMem|Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \uut|DataMem|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N36
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~1 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~1_combout  = ( \uut|DataMem|Equal1~6_combout  & ( \uut|DataMem|Equal1~2_combout  & ( (\uut|Control|Decoder1~2_combout  & (!\uut|ALU|Mux33~0_combout  & (\uut|DataMem|Equal1~4_combout  & \uut|DataMem|Equal1~0_combout ))) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux33~0_combout ),
	.datac(!\uut|DataMem|Equal1~4_combout ),
	.datad(!\uut|DataMem|Equal1~0_combout ),
	.datae(!\uut|DataMem|Equal1~6_combout ),
	.dataf(!\uut|DataMem|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~1 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~1 .lut_mask = 64'h0000000000000004;
defparam \uut|MemToReg_Mux|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N39
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~4 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~4_combout  = ( \uut|Control|Decoder1~2_combout  & ( !\uut|ALU|Mux62~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|Decoder1~2_combout ),
	.dataf(!\uut|ALU|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~4 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \uut|MemToReg_Mux|out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N45
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~3 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~3_combout  = ( \uut|ALU|_~125_sumout  & ( (\uut|ALU|Mux61~0_combout  & \uut|Control|Selector0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|ALU|Mux61~0_combout ),
	.datad(!\uut|Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~3 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~3 .lut_mask = 64'h00000000000F000F;
defparam \uut|MemToReg_Mux|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~5 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~5_combout  = ( \uut|DataMem|Equal1~6_combout  & ( \uut|DataMem|Equal1~2_combout  & ( (\uut|MemToReg_Mux|out[0]~4_combout  & (\uut|DataMem|Equal1~0_combout  & (\uut|DataMem|Equal1~4_combout  & \uut|MemToReg_Mux|out[0]~3_combout ))) 
// ) ) )

	.dataa(!\uut|MemToReg_Mux|out[0]~4_combout ),
	.datab(!\uut|DataMem|Equal1~0_combout ),
	.datac(!\uut|DataMem|Equal1~4_combout ),
	.datad(!\uut|MemToReg_Mux|out[0]~3_combout ),
	.datae(!\uut|DataMem|Equal1~6_combout ),
	.dataf(!\uut|DataMem|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~5 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~5 .lut_mask = 64'h0000000000000001;
defparam \uut|MemToReg_Mux|out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~6 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~6_combout  = ( \uut|MemToReg_Mux|out[0]~5_combout  & ( \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\uut|MemToReg_Mux|out[0]~5_combout  & ( 
// \uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (((\uut|MemToReg_Mux|out[0]~1_combout  & \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\uut|MemToReg_Mux|out[0]~2_combout )) # 
// (\uut|MemToReg_Mux|out[0]~0_combout ) ) ) ) # ( \uut|MemToReg_Mux|out[0]~5_combout  & ( !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\uut|MemToReg_Mux|out[0]~5_combout  & ( 
// !\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((\uut|MemToReg_Mux|out[0]~1_combout  & \uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\uut|MemToReg_Mux|out[0]~0_combout ) ) ) )

	.dataa(!\uut|MemToReg_Mux|out[0]~0_combout ),
	.datab(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~1_combout ),
	.datad(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\uut|MemToReg_Mux|out[0]~5_combout ),
	.dataf(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~6 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~6 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \uut|MemToReg_Mux|out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N38
dffeas \uut|RegFile|registers[10][0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[0]~6_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][0] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \uut|RegFile|Mux63~0 (
// Equation(s):
// \uut|RegFile|Mux63~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( (\uut|PC|pc_out [6] & (!\KEY[1]~input_o  & \uut|RegFile|registers[10][0]~q )) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][0]~q ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[10][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux63~0 .extended_lut = "off";
defparam \uut|RegFile|Mux63~0 .lut_mask = 64'h0C0C0C0C04040404;
defparam \uut|RegFile|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N45
cyclonev_lcell_comb \uut|MemToReg_Mux|out[9]~15 (
// Equation(s):
// \uut|MemToReg_Mux|out[9]~15_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux55~0_combout ))) # (\uut|Control|Decoder1~2_combout  & 
// (\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ))) # (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux55~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux55~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux55~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\uut|ALU|Mux55~0_combout ),
	.datac(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[9]~15 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[9]~15 .lut_mask = 64'h33003F0F33553F5F;
defparam \uut|MemToReg_Mux|out[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N5
dffeas \uut|RegFile|registers[20][9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[9]~15_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][9] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N0
cyclonev_lcell_comb \uut|RegFile|Mux22~0 (
// Equation(s):
// \uut|RegFile|Mux22~0_combout  = (!\KEY[1]~input_o  & (\uut|RegFile|registers[20][9]~q  & \uut|InstructionMemory|Mux2~0_combout ))

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|registers[20][9]~q ),
	.datad(!\uut|InstructionMemory|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux22~0 .extended_lut = "off";
defparam \uut|RegFile|Mux22~0 .lut_mask = 64'h000A000A000A000A;
defparam \uut|RegFile|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \uut|ALU|Mux54~0 (
// Equation(s):
// \uut|ALU|Mux54~0_combout  = ( \uut|ALU|_~41_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux54~0 .extended_lut = "off";
defparam \uut|ALU|Mux54~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALU|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N18
cyclonev_lcell_comb \uut|MemToReg_Mux|out[10]~16 (
// Equation(s):
// \uut|MemToReg_Mux|out[10]~16_combout  = ( \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux54~0_combout )) # 
// (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux54~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout ))) ) ) ) # ( 
// \uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux54~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( 
// !\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux54~0_combout ) ) ) )

	.dataa(!\uut|Control|Decoder1~2_combout ),
	.datab(!\uut|ALU|Mux54~0_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\uut|DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[10]~16 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[10]~16 .lut_mask = 64'h22222F2F22772F7F;
defparam \uut|MemToReg_Mux|out[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N50
dffeas \uut|RegFile|registers[10][10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[10]~16_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][10] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N48
cyclonev_lcell_comb \uut|RegFile|Mux53~0 (
// Equation(s):
// \uut|RegFile|Mux53~0_combout  = ( \uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & (\uut|PC|pc_out [6] & \uut|RegFile|registers[10][10]~q )) ) ) # ( !\uut|InstructionMemory|Mux3~0_combout  & ( (!\KEY[1]~input_o  & 
// \uut|RegFile|registers[10][10]~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [6]),
	.datad(!\uut|RegFile|registers[10][10]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux53~0 .extended_lut = "off";
defparam \uut|RegFile|Mux53~0 .lut_mask = 64'h00AA00AA000A000A;
defparam \uut|RegFile|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \uut|ALU|Mux47~0 (
// Equation(s):
// \uut|ALU|Mux47~0_combout  = ( \uut|ALU|_~69_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux47~0 .extended_lut = "off";
defparam \uut|ALU|Mux47~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \uut|MemToReg_Mux|out[17]~23 (
// Equation(s):
// \uut|MemToReg_Mux|out[17]~23_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ( ((!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux47~0_combout ))) # (\uut|Control|Decoder1~2_combout  
// & (\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ( 
// ((!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux47~0_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\uut|Control|Decoder1~2_combout  & ((\uut|ALU|Mux47~0_combout ))) # (\uut|Control|Decoder1~2_combout  & (\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( 
// !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ( (!\uut|Control|Decoder1~2_combout  & \uut|ALU|Mux47~0_combout ) ) ) )

	.dataa(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datad(!\uut|ALU|Mux47~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[17]~23 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[17]~23 .lut_mask = 64'h00CC11DD0FCF1FDF;
defparam \uut|MemToReg_Mux|out[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N26
dffeas \uut|RegFile|registers[20][17] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[17]~23_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][17] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \uut|RegFile|Mux14~0 (
// Equation(s):
// \uut|RegFile|Mux14~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][17]~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][17]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux14~0 .extended_lut = "off";
defparam \uut|RegFile|Mux14~0 .lut_mask = 64'h0000000000CC00CC;
defparam \uut|RegFile|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \uut|DataMem|Equal1~3 (
// Equation(s):
// \uut|DataMem|Equal1~3_combout  = ( \uut|ALU|_~65_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~69_sumout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|ALU|_~69_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~3 .extended_lut = "off";
defparam \uut|DataMem|Equal1~3 .lut_mask = 64'h0000000000550055;
defparam \uut|DataMem|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N57
cyclonev_lcell_comb \uut|DataMem|Equal1~4 (
// Equation(s):
// \uut|DataMem|Equal1~4_combout  = ( \uut|ALU|_~105_sumout  & ( \uut|ALU|_~109_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|DataMem|Equal1~3_combout ) ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|DataMem|Equal1~3_combout ),
	.datae(!\uut|ALU|_~105_sumout ),
	.dataf(!\uut|ALU|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal1~4 .extended_lut = "off";
defparam \uut|DataMem|Equal1~4 .lut_mask = 64'h0000000000000055;
defparam \uut|DataMem|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \uut|DataMem|stack_seg|mem3~1 (
// Equation(s):
// \uut|DataMem|stack_seg|mem3~1_combout  = ( !\uut|ALU|Mux63~1_combout  & ( (!\uut|ALU|Mux64~0_combout  & (!\uut|InstructionMemory|Mux1~0_combout  & \uut|Control|Decoder1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\uut|ALU|Mux64~0_combout ),
	.datac(!\uut|InstructionMemory|Mux1~0_combout ),
	.datad(!\uut|Control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|Mux63~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|stack_seg|mem3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem3~1 .extended_lut = "off";
defparam \uut|DataMem|stack_seg|mem3~1 .lut_mask = 64'h00C000C000000000;
defparam \uut|DataMem|stack_seg|mem3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N21
cyclonev_lcell_comb \uut|DataMem|stack_seg|mem3~2 (
// Equation(s):
// \uut|DataMem|stack_seg|mem3~2_combout  = ( \uut|DataMem|stack_seg|mem3~1_combout  & ( \uut|DataMem|Equal1~2_combout  & ( (\uut|DataMem|Equal1~4_combout  & (!\uut|ALU|Mux33~0_combout  & (\uut|DataMem|Equal1~6_combout  & \uut|DataMem|Equal1~0_combout ))) ) 
// ) )

	.dataa(!\uut|DataMem|Equal1~4_combout ),
	.datab(!\uut|ALU|Mux33~0_combout ),
	.datac(!\uut|DataMem|Equal1~6_combout ),
	.datad(!\uut|DataMem|Equal1~0_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~1_combout ),
	.dataf(!\uut|DataMem|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|stack_seg|mem3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|stack_seg|mem3~2 .extended_lut = "off";
defparam \uut|DataMem|stack_seg|mem3~2 .lut_mask = 64'h0000000000000004;
defparam \uut|DataMem|stack_seg|mem3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N42
cyclonev_lcell_comb \uut|MemToReg_Mux|out[23]~29 (
// Equation(s):
// \uut|MemToReg_Mux|out[23]~29_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux41~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 )))) # (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux41~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux41~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux41~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux41~0_combout ),
	.datab(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\uut|Control|Decoder1~2_combout ),
	.datad(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[23]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[23]~29 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[23]~29 .lut_mask = 64'h505050FF535353FF;
defparam \uut|MemToReg_Mux|out[23]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N7
dffeas \uut|RegFile|registers[20][23] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[23]~29_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][23] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \uut|RegFile|Mux8~0 (
// Equation(s):
// \uut|RegFile|Mux8~0_combout  = ( \uut|InstructionMemory|Mux2~1_combout  & ( \uut|RegFile|registers[20][23]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][23]~q ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux8~0 .extended_lut = "off";
defparam \uut|RegFile|Mux8~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uut|RegFile|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N33
cyclonev_lcell_comb \uut|DataMem|Equal0~6 (
// Equation(s):
// \uut|DataMem|Equal0~6_combout  = ( \uut|ALU|_~89_sumout  & ( \uut|Control|Selector0~0_combout  ) ) # ( !\uut|ALU|_~89_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~93_sumout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\uut|ALU|_~93_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~6 .extended_lut = "off";
defparam \uut|DataMem|Equal0~6 .lut_mask = 64'h1111111155555555;
defparam \uut|DataMem|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \uut|DataMem|Equal0~2 (
// Equation(s):
// \uut|DataMem|Equal0~2_combout  = ( \uut|ALU|_~73_sumout  & ( \uut|Control|Selector0~0_combout  ) ) # ( !\uut|ALU|_~73_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~77_sumout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|ALU|_~77_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~2 .extended_lut = "off";
defparam \uut|DataMem|Equal0~2 .lut_mask = 64'h0055005555555555;
defparam \uut|DataMem|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \uut|DataMem|Equal0~3 (
// Equation(s):
// \uut|DataMem|Equal0~3_combout  = ( !\uut|ALU|_~117_sumout  & ( !\uut|DataMem|Equal0~2_combout  & ( (\uut|ALU|_~113_sumout  & \uut|Control|Selector0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\uut|ALU|_~113_sumout ),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\uut|ALU|_~117_sumout ),
	.dataf(!\uut|DataMem|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~3 .extended_lut = "off";
defparam \uut|DataMem|Equal0~3 .lut_mask = 64'h0303000000000000;
defparam \uut|DataMem|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \uut|DataMem|Equal0~4 (
// Equation(s):
// \uut|DataMem|Equal0~4_combout  = ( \uut|ALU|_~65_sumout  & ( \uut|Control|Selector0~0_combout  ) ) # ( !\uut|ALU|_~65_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~69_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(!\uut|ALU|_~69_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~4 .extended_lut = "off";
defparam \uut|DataMem|Equal0~4 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \uut|DataMem|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N12
cyclonev_lcell_comb \uut|DataMem|Equal0~5 (
// Equation(s):
// \uut|DataMem|Equal0~5_combout  = ( \uut|ALU|_~105_sumout  & ( \uut|ALU|_~109_sumout  & ( (!\uut|Control|Selector0~0_combout  & !\uut|DataMem|Equal0~4_combout ) ) ) ) # ( !\uut|ALU|_~105_sumout  & ( \uut|ALU|_~109_sumout  & ( 
// (!\uut|Control|Selector0~0_combout  & !\uut|DataMem|Equal0~4_combout ) ) ) ) # ( \uut|ALU|_~105_sumout  & ( !\uut|ALU|_~109_sumout  & ( (!\uut|Control|Selector0~0_combout  & !\uut|DataMem|Equal0~4_combout ) ) ) ) # ( !\uut|ALU|_~105_sumout  & ( 
// !\uut|ALU|_~109_sumout  & ( !\uut|DataMem|Equal0~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(!\uut|DataMem|Equal0~4_combout ),
	.datae(!\uut|ALU|_~105_sumout ),
	.dataf(!\uut|ALU|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~5 .extended_lut = "off";
defparam \uut|DataMem|Equal0~5 .lut_mask = 64'hFF00F000F000F000;
defparam \uut|DataMem|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \uut|DataMem|Equal0~0 (
// Equation(s):
// \uut|DataMem|Equal0~0_combout  = ( \uut|ALU|_~81_sumout  & ( \uut|Control|Selector0~0_combout  ) ) # ( !\uut|ALU|_~81_sumout  & ( (\uut|Control|Selector0~0_combout  & \uut|ALU|_~85_sumout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALU|_~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~0 .extended_lut = "off";
defparam \uut|DataMem|Equal0~0 .lut_mask = 64'h0505050555555555;
defparam \uut|DataMem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \uut|DataMem|Equal0~1 (
// Equation(s):
// \uut|DataMem|Equal0~1_combout  = ( \uut|ALU|_~121_sumout  & ( (!\uut|Control|Selector0~0_combout  & !\uut|DataMem|Equal0~0_combout ) ) ) # ( !\uut|ALU|_~121_sumout  & ( (!\uut|DataMem|Equal0~0_combout  & ((!\uut|Control|Selector0~0_combout ) # 
// (!\uut|ALU|_~125_sumout ))) ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\uut|DataMem|Equal0~0_combout ),
	.datad(!\uut|ALU|_~125_sumout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~1 .extended_lut = "off";
defparam \uut|DataMem|Equal0~1 .lut_mask = 64'hF0C0F0C0C0C0C0C0;
defparam \uut|DataMem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \uut|MemToReg_Mux|out[0]~2 (
// Equation(s):
// \uut|MemToReg_Mux|out[0]~2_combout  = ( \uut|DataMem|Equal0~5_combout  & ( \uut|DataMem|Equal0~1_combout  & ( (!\uut|DataMem|Equal0~7_combout  & (\uut|Control|Decoder1~2_combout  & (!\uut|DataMem|Equal0~6_combout  & \uut|DataMem|Equal0~3_combout ))) ) ) )

	.dataa(!\uut|DataMem|Equal0~7_combout ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|DataMem|Equal0~6_combout ),
	.datad(!\uut|DataMem|Equal0~3_combout ),
	.datae(!\uut|DataMem|Equal0~5_combout ),
	.dataf(!\uut|DataMem|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[0]~2 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[0]~2 .lut_mask = 64'h0000000000000020;
defparam \uut|MemToReg_Mux|out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \uut|ALU|Mux45~0 (
// Equation(s):
// \uut|ALU|Mux45~0_combout  = ( \uut|ALU|_~77_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux45~0 .extended_lut = "off";
defparam \uut|ALU|Mux45~0 .lut_mask = 64'h0000000033333333;
defparam \uut|ALU|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \uut|MemToReg_Mux|out[19]~25 (
// Equation(s):
// \uut|MemToReg_Mux|out[19]~25_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux45~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 )))) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( ((\uut|ALU|Mux45~0_combout 
//  & !\uut|Control|Decoder1~2_combout )) # (\uut|MemToReg_Mux|out[0]~2_combout ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( (!\uut|Control|Decoder1~2_combout  & 
// (\uut|ALU|Mux45~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( 
// (\uut|ALU|Mux45~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datab(!\uut|ALU|Mux45~0_combout ),
	.datac(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[19]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[19]~25 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[19]~25 .lut_mask = 64'h3300330F7755775F;
defparam \uut|MemToReg_Mux|out[19]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N17
dffeas \uut|RegFile|registers[20][19] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[19]~25_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][19] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \uut|RegFile|Mux12~0 (
// Equation(s):
// \uut|RegFile|Mux12~0_combout  = ( \uut|RegFile|registers[20][19]~q  & ( \uut|InstructionMemory|Mux2~0_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|RegFile|registers[20][19]~q ),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux12~0 .extended_lut = "off";
defparam \uut|RegFile|Mux12~0 .lut_mask = 64'h000000000000F0F0;
defparam \uut|RegFile|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \uut|ALU|Mux44~0 (
// Equation(s):
// \uut|ALU|Mux44~0_combout  = ( \uut|ALU|_~81_sumout  & ( \uut|Control|Selector0~0_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALU|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALU|Mux44~0 .extended_lut = "off";
defparam \uut|ALU|Mux44~0 .lut_mask = 64'h0000000055555555;
defparam \uut|ALU|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N48
cyclonev_lcell_comb \uut|MemToReg_Mux|out[20]~26 (
// Equation(s):
// \uut|MemToReg_Mux|out[20]~26_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux44~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux44~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux44~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux44~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux44~0_combout ),
	.datab(!\uut|DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\uut|DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[20]~26 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[20]~26 .lut_mask = 64'h55005F0F55335F3F;
defparam \uut|MemToReg_Mux|out[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N50
dffeas \uut|RegFile|registers[10][20] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|MemToReg_Mux|out[20]~26_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut|RegFile|registers[10][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[10][20] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N51
cyclonev_lcell_comb \uut|RegFile|Mux43~0 (
// Equation(s):
// \uut|RegFile|Mux43~0_combout  = ( \uut|PC|pc_out [6] & ( \uut|RegFile|registers[10][20]~q  & ( !\KEY[1]~input_o  ) ) ) # ( !\uut|PC|pc_out [6] & ( \uut|RegFile|registers[10][20]~q  & ( (!\KEY[1]~input_o  & !\uut|InstructionMemory|Mux3~0_combout ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux3~0_combout ),
	.datad(gnd),
	.datae(!\uut|PC|pc_out [6]),
	.dataf(!\uut|RegFile|registers[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux43~0 .extended_lut = "off";
defparam \uut|RegFile|Mux43~0 .lut_mask = 64'h00000000A0A0AAAA;
defparam \uut|RegFile|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N24
cyclonev_lcell_comb \uut|MemToReg_Mux|out[25]~31 (
// Equation(s):
// \uut|MemToReg_Mux|out[25]~31_combout  = ( \uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux39~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 )))) # (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( \uut|DataMem|stack_seg|mem3~0_combout  & ( 
// (!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux39~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( ((\uut|ALU|Mux39~0_combout  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( 
// !\uut|DataMem|stack_seg|mem3~0_combout  & ( (\uut|ALU|Mux39~0_combout  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|ALU|Mux39~0_combout ),
	.datab(!\uut|Control|Decoder1~2_combout ),
	.datac(!\uut|DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\uut|DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.dataf(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[25]~31 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[25]~31 .lut_mask = 64'h44444F4F44774F7F;
defparam \uut|MemToReg_Mux|out[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N59
dffeas \uut|RegFile|registers[20][25] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[25]~31_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][25] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N57
cyclonev_lcell_comb \uut|RegFile|Mux6~0 (
// Equation(s):
// \uut|RegFile|Mux6~0_combout  = (\uut|InstructionMemory|Mux2~1_combout  & \uut|RegFile|registers[20][25]~q )

	.dataa(!\uut|InstructionMemory|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uut|RegFile|registers[20][25]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux6~0 .extended_lut = "off";
defparam \uut|RegFile|Mux6~0 .lut_mask = 64'h0055005500550055;
defparam \uut|RegFile|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \uut|DataMem|Equal0~7 (
// Equation(s):
// \uut|DataMem|Equal0~7_combout  = ( \uut|Control|Selector0~0_combout  & ( (\uut|ALU|_~97_sumout ) # (\uut|ALU|_~101_sumout ) ) )

	.dataa(gnd),
	.datab(!\uut|ALU|_~101_sumout ),
	.datac(!\uut|ALU|_~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|Equal0~7 .extended_lut = "off";
defparam \uut|DataMem|Equal0~7 .lut_mask = 64'h000000003F3F3F3F;
defparam \uut|DataMem|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \uut|DataMem|data_seg|mem3~0 (
// Equation(s):
// \uut|DataMem|data_seg|mem3~0_combout  = ( \uut|DataMem|Equal0~5_combout  & ( \uut|DataMem|Equal0~1_combout  & ( (!\uut|DataMem|Equal0~7_combout  & (\uut|DataMem|stack_seg|mem3~1_combout  & (\uut|DataMem|Equal0~3_combout  & !\uut|DataMem|Equal0~6_combout 
// ))) ) ) )

	.dataa(!\uut|DataMem|Equal0~7_combout ),
	.datab(!\uut|DataMem|stack_seg|mem3~1_combout ),
	.datac(!\uut|DataMem|Equal0~3_combout ),
	.datad(!\uut|DataMem|Equal0~6_combout ),
	.datae(!\uut|DataMem|Equal0~5_combout ),
	.dataf(!\uut|DataMem|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|data_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|data_seg|mem3~0 .extended_lut = "off";
defparam \uut|DataMem|data_seg|mem3~0 .lut_mask = 64'h0000000000000200;
defparam \uut|DataMem|data_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N18
cyclonev_lcell_comb \uut|MemToReg_Mux|out[3]~9 (
// Equation(s):
// \uut|MemToReg_Mux|out[3]~9_combout  = ( \uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((!\uut|Control|Decoder1~2_combout  & (\uut|ALU|Mux61~0_combout )) # (\uut|Control|Decoder1~2_combout  & 
// ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 )))) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( \uut|MemToReg_Mux|out[0]~2_combout  & ( ((\uut|ALU|Mux61~0_combout 
//  & !\uut|Control|Decoder1~2_combout )) # (\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( \uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( (!\uut|Control|Decoder1~2_combout  & 
// (\uut|ALU|Mux61~0_combout )) # (\uut|Control|Decoder1~2_combout  & ((\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\uut|DataMem|stack_seg|mem3~0_combout  & ( !\uut|MemToReg_Mux|out[0]~2_combout  & ( (\uut|ALU|Mux61~0_combout 
//  & !\uut|Control|Decoder1~2_combout ) ) ) )

	.dataa(!\uut|DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\uut|ALU|Mux61~0_combout ),
	.datac(!\uut|DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\uut|Control|Decoder1~2_combout ),
	.datae(!\uut|DataMem|stack_seg|mem3~0_combout ),
	.dataf(!\uut|MemToReg_Mux|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|MemToReg_Mux|out[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|MemToReg_Mux|out[3]~9 .extended_lut = "off";
defparam \uut|MemToReg_Mux|out[3]~9 .lut_mask = 64'h3300330F7755775F;
defparam \uut|MemToReg_Mux|out[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N35
dffeas \uut|RegFile|registers[20][3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|MemToReg_Mux|out[3]~9_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|RegFile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|RegFile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|RegFile|registers[20][3] .is_wysiwyg = "true";
defparam \uut|RegFile|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N24
cyclonev_lcell_comb \uut|RegFile|Mux28~0 (
// Equation(s):
// \uut|RegFile|Mux28~0_combout  = ( \uut|InstructionMemory|Mux2~0_combout  & ( (!\KEY[1]~input_o  & \uut|RegFile|registers[20][3]~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|RegFile|registers[20][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|RegFile|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|RegFile|Mux28~0 .extended_lut = "off";
defparam \uut|RegFile|Mux28~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \uut|RegFile|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N42
cyclonev_lcell_comb \uut|DataMem|ser|s_data_out[0]~0 (
// Equation(s):
// \uut|DataMem|ser|s_data_out[0]~0_combout  = ( \uut|Control|Decoder1~1_combout  & ( \uut|ALU|Mux62~0_combout  & ( !\uut|InstructionMemory|Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\uut|Control|Decoder1~1_combout ),
	.dataf(!\uut|ALU|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|ser|s_data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[0]~0 .extended_lut = "off";
defparam \uut|DataMem|ser|s_data_out[0]~0 .lut_mask = 64'h000000000000F0F0;
defparam \uut|DataMem|ser|s_data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \uut|DataMem|ser|s_data_out[0]~2 (
// Equation(s):
// \uut|DataMem|ser|s_data_out[0]~2_combout  = ( \uut|ALU|Mux44~0_combout  & ( (\uut|Control|Selector0~0_combout  & (\uut|ALU|Mux61~0_combout  & \uut|DataMem|ser|s_data_out[0]~0_combout )) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALU|Mux61~0_combout ),
	.datad(!\uut|DataMem|ser|s_data_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|ser|s_data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[0]~2 .extended_lut = "off";
defparam \uut|DataMem|ser|s_data_out[0]~2 .lut_mask = 64'h0000000000050005;
defparam \uut|DataMem|ser|s_data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \uut|DataMem|ser|s_data_out[0]~3 (
// Equation(s):
// \uut|DataMem|ser|s_data_out[0]~3_combout  = ( \uut|DataMem|ser|s_data_out[0]~2_combout  & ( \uut|DataMem|Equal1~1_combout  & ( (\uut|ALU|Mux43~0_combout  & \uut|ALU|_~121_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\uut|ALU|Mux43~0_combout ),
	.datac(!\uut|ALU|_~121_sumout ),
	.datad(gnd),
	.datae(!\uut|DataMem|ser|s_data_out[0]~2_combout ),
	.dataf(!\uut|DataMem|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|ser|s_data_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[0]~3 .extended_lut = "off";
defparam \uut|DataMem|ser|s_data_out[0]~3 .lut_mask = 64'h0000000000000303;
defparam \uut|DataMem|ser|s_data_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \uut|DataMem|ser|s_data_out[0]~1 (
// Equation(s):
// \uut|DataMem|ser|s_data_out[0]~1_combout  = ( \uut|DataMem|ser|s_data_out[0]~3_combout  & ( (\uut|ALU|_~125_sumout  & (\uut|DataMem|Equal1~0_combout  & (\uut|DataMem|Equal1~4_combout  & \uut|DataMem|Equal1~6_combout ))) ) )

	.dataa(!\uut|ALU|_~125_sumout ),
	.datab(!\uut|DataMem|Equal1~0_combout ),
	.datac(!\uut|DataMem|Equal1~4_combout ),
	.datad(!\uut|DataMem|Equal1~6_combout ),
	.datae(gnd),
	.dataf(!\uut|DataMem|ser|s_data_out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[0]~1 .extended_lut = "off";
defparam \uut|DataMem|ser|s_data_out[0]~1 .lut_mask = 64'h0000000000010001;
defparam \uut|DataMem|ser|s_data_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N53
dffeas \uut|DataMem|ser|s_data_out[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux60~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[3] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N51
cyclonev_lcell_comb \show|Mux28~0 (
// Equation(s):
// \show|Mux28~0_combout  = ( \uut|DataMem|ser|s_data_out [3] & ( (!\show|Mux25~0_combout ) # ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux9~0_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux60~0_combout )))) ) ) # ( 
// !\uut|DataMem|ser|s_data_out [3] & ( (\show|Mux25~0_combout  & ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux9~0_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux60~0_combout ))))) ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|InstructionMemory|Mux9~0_combout ),
	.datad(!\uut|RegFile|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\uut|DataMem|ser|s_data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux28~0 .extended_lut = "off";
defparam \show|Mux28~0 .lut_mask = 64'h04150415AEBFAEBF;
defparam \show|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N51
cyclonev_lcell_comb \show|Mux25~1 (
// Equation(s):
// \show|Mux25~1_combout  = (!\SW[2]~input_o  & ((!\SW[1]~input_o ))) # (\SW[2]~input_o  & (\SW[0]~input_o ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~1 .extended_lut = "off";
defparam \show|Mux25~1 .lut_mask = 64'hAF05AF05AF05AF05;
defparam \show|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N57
cyclonev_lcell_comb \show|Mux28~1 (
// Equation(s):
// \show|Mux28~1_combout  = ( \show|Mux25~1_combout  & ( (!\show|Mux25~0_combout  & (\uut|Control|Selector0~0_combout  & \uut|ALU|_~13_sumout )) ) ) # ( !\show|Mux25~1_combout  & ( \show|Mux28~0_combout  ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\uut|ALU|_~13_sumout ),
	.datad(!\show|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux28~1 .extended_lut = "off";
defparam \show|Mux28~1 .lut_mask = 64'h00FF00FF02020202;
defparam \show|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N57
cyclonev_lcell_comb \show|Mux25~3 (
// Equation(s):
// \show|Mux25~3_combout  = ( \SW[1]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~3 .extended_lut = "off";
defparam \show|Mux25~3 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \show|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N0
cyclonev_lcell_comb \show|Mux28~2 (
// Equation(s):
// \show|Mux28~2_combout  = ( \show|Mux25~3_combout  & ( \uut|RegFile|Mux28~0_combout  & ( (\uut|InstructionMemory|Mux9~0_combout ) # (\show|Mux25~2_combout ) ) ) ) # ( !\show|Mux25~3_combout  & ( \uut|RegFile|Mux28~0_combout  & ( (!\show|Mux25~2_combout  & 
// ((\show|Mux28~1_combout ))) # (\show|Mux25~2_combout  & (!\uut|PC|pc_out [3])) ) ) ) # ( \show|Mux25~3_combout  & ( !\uut|RegFile|Mux28~0_combout  & ( (!\show|Mux25~2_combout  & \uut|InstructionMemory|Mux9~0_combout ) ) ) ) # ( !\show|Mux25~3_combout  & ( 
// !\uut|RegFile|Mux28~0_combout  & ( (!\show|Mux25~2_combout  & ((\show|Mux28~1_combout ))) # (\show|Mux25~2_combout  & (!\uut|PC|pc_out [3])) ) ) )

	.dataa(!\uut|PC|pc_out [3]),
	.datab(!\show|Mux25~2_combout ),
	.datac(!\uut|InstructionMemory|Mux9~0_combout ),
	.datad(!\show|Mux28~1_combout ),
	.datae(!\show|Mux25~3_combout ),
	.dataf(!\uut|RegFile|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux28~2 .extended_lut = "off";
defparam \show|Mux28~2 .lut_mask = 64'h22EE0C0C22EE3F3F;
defparam \show|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \show|Mux30~3 (
// Equation(s):
// \show|Mux30~3_combout  = ( \SW[0]~input_o  & ( !\SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~3 .extended_lut = "off";
defparam \show|Mux30~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \show|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \show|Mux30~4 (
// Equation(s):
// \show|Mux30~4_combout  = ( \uut|ALU|Mux63~0_combout  & ( (\uut|Control|Selector0~0_combout  & \show|Mux30~3_combout ) ) ) # ( !\uut|ALU|Mux63~0_combout  & ( (\uut|Control|Selector0~0_combout  & (\uut|ALU|_~5_sumout  & \show|Mux30~3_combout )) ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\uut|ALU|_~5_sumout ),
	.datad(!\show|Mux30~3_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~4 .extended_lut = "off";
defparam \show|Mux30~4 .lut_mask = 64'h0003000300330033;
defparam \show|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N37
dffeas \uut|DataMem|ser|s_data_out[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux62~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[1] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N9
cyclonev_lcell_comb \show|Mux30~2 (
// Equation(s):
// \show|Mux30~2_combout  = ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & \uut|DataMem|ser|s_data_out [1]) ) ) # ( !\SW[1]~input_o  & ( (\uut|ALUSrc_Mux|out[1]~1_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\uut|ALUSrc_Mux|out[1]~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\uut|DataMem|ser|s_data_out [1]),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~2 .extended_lut = "off";
defparam \show|Mux30~2 .lut_mask = 64'h3030303000F000F0;
defparam \show|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N39
cyclonev_lcell_comb \show|Mux30~0 (
// Equation(s):
// \show|Mux30~0_combout  = (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\SW[0]~input_o )))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~0 .extended_lut = "off";
defparam \show|Mux30~0 .lut_mask = 64'hAF00AF00AF00AF00;
defparam \show|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N9
cyclonev_lcell_comb \show|Mux30~1 (
// Equation(s):
// \show|Mux30~1_combout  = ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( !\SW[2]~input_o  ) ) ) # ( \SW[1]~input_o  & ( !\SW[0]~input_o  & ( !\SW[2]~input_o  ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( !\SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~1 .extended_lut = "off";
defparam \show|Mux30~1 .lut_mask = 64'hAAAAAAAAAAAA0000;
defparam \show|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \show|Mux30~5 (
// Equation(s):
// \show|Mux30~5_combout  = ( !\show|Mux30~0_combout  & ( \show|Mux30~1_combout  & ( \uut|InstructionMemory|Mux11~0_combout  ) ) ) # ( \show|Mux30~0_combout  & ( !\show|Mux30~1_combout  & ( \uut|RegFile|Mux30~0_combout  ) ) ) # ( !\show|Mux30~0_combout  & ( 
// !\show|Mux30~1_combout  & ( (\show|Mux30~2_combout ) # (\show|Mux30~4_combout ) ) ) )

	.dataa(!\uut|RegFile|Mux30~0_combout ),
	.datab(!\uut|InstructionMemory|Mux11~0_combout ),
	.datac(!\show|Mux30~4_combout ),
	.datad(!\show|Mux30~2_combout ),
	.datae(!\show|Mux30~0_combout ),
	.dataf(!\show|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux30~5 .extended_lut = "off";
defparam \show|Mux30~5 .lut_mask = 64'h0FFF555533330000;
defparam \show|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N48
cyclonev_lcell_comb \uut|InstructionMemory|Mux10~1 (
// Equation(s):
// \uut|InstructionMemory|Mux10~1_combout  = ( !\uut|InstructionMemory|Mux10~0_combout  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\uut|InstructionMemory|Mux10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux10~1 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux10~1 .lut_mask = 64'hF0F00000F0F00000;
defparam \uut|InstructionMemory|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N22
dffeas \uut|DataMem|ser|s_data_out[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux61~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[2] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N21
cyclonev_lcell_comb \show|Mux29~0 (
// Equation(s):
// \show|Mux29~0_combout  = ( \uut|DataMem|ser|s_data_out [2] & ( (!\show|Mux25~0_combout ) # ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux10~1_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux61~0_combout )))) ) ) # ( 
// !\uut|DataMem|ser|s_data_out [2] & ( (\show|Mux25~0_combout  & ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux10~1_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux61~0_combout ))))) ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|InstructionMemory|Mux10~1_combout ),
	.datad(!\uut|RegFile|Mux61~0_combout ),
	.datae(gnd),
	.dataf(!\uut|DataMem|ser|s_data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux29~0 .extended_lut = "off";
defparam \show|Mux29~0 .lut_mask = 64'h04150415AEBFAEBF;
defparam \show|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \show|Mux29~1 (
// Equation(s):
// \show|Mux29~1_combout  = ( \uut|ALU|_~9_sumout  & ( (!\show|Mux25~1_combout  & (((\show|Mux29~0_combout )))) # (\show|Mux25~1_combout  & (\uut|Control|Selector0~0_combout  & ((!\show|Mux25~0_combout )))) ) ) # ( !\uut|ALU|_~9_sumout  & ( 
// (!\show|Mux25~1_combout  & \show|Mux29~0_combout ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\show|Mux25~1_combout ),
	.datac(!\show|Mux29~0_combout ),
	.datad(!\show|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux29~1 .extended_lut = "off";
defparam \show|Mux29~1 .lut_mask = 64'h0C0C0C0C1D0C1D0C;
defparam \show|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N6
cyclonev_lcell_comb \show|Mux29~2 (
// Equation(s):
// \show|Mux29~2_combout  = ( \show|Mux29~1_combout  & ( \uut|RegFile|Mux29~0_combout  & ( (!\show|Mux25~2_combout  & (((!\show|Mux25~3_combout )) # (\uut|InstructionMemory|Mux10~1_combout ))) # (\show|Mux25~2_combout  & (((!\uut|PC|pc_out [2]) # 
// (\show|Mux25~3_combout )))) ) ) ) # ( !\show|Mux29~1_combout  & ( \uut|RegFile|Mux29~0_combout  & ( (!\show|Mux25~2_combout  & (\uut|InstructionMemory|Mux10~1_combout  & ((\show|Mux25~3_combout )))) # (\show|Mux25~2_combout  & (((!\uut|PC|pc_out [2]) # 
// (\show|Mux25~3_combout )))) ) ) ) # ( \show|Mux29~1_combout  & ( !\uut|RegFile|Mux29~0_combout  & ( (!\show|Mux25~2_combout  & (((!\show|Mux25~3_combout )) # (\uut|InstructionMemory|Mux10~1_combout ))) # (\show|Mux25~2_combout  & (((!\uut|PC|pc_out [2] & 
// !\show|Mux25~3_combout )))) ) ) ) # ( !\show|Mux29~1_combout  & ( !\uut|RegFile|Mux29~0_combout  & ( (!\show|Mux25~2_combout  & (\uut|InstructionMemory|Mux10~1_combout  & ((\show|Mux25~3_combout )))) # (\show|Mux25~2_combout  & (((!\uut|PC|pc_out [2] & 
// !\show|Mux25~3_combout )))) ) ) )

	.dataa(!\show|Mux25~2_combout ),
	.datab(!\uut|InstructionMemory|Mux10~1_combout ),
	.datac(!\uut|PC|pc_out [2]),
	.datad(!\show|Mux25~3_combout ),
	.datae(!\show|Mux29~1_combout ),
	.dataf(!\uut|RegFile|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux29~2 .extended_lut = "off";
defparam \show|Mux29~2 .lut_mask = 64'h5022FA225077FA77;
defparam \show|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \show|Mux31~1 (
// Equation(s):
// \show|Mux31~1_combout  = ( \uut|ALU|_~1_sumout  & ( (\SW[0]~input_o  & \uut|Control|Selector0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux31~1 .extended_lut = "off";
defparam \show|Mux31~1 .lut_mask = 64'h0000000003030303;
defparam \show|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \show|Mux31~0 (
// Equation(s):
// \show|Mux31~0_combout  = ( !\KEY[1]~input_o  & ( \uut|InstructionMemory|Mux12~0_combout  & ( !\uut|PC|pc_out[2]~DUPLICATE_q  ) ) )

	.dataa(!\uut|PC|pc_out[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\uut|InstructionMemory|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux31~0 .extended_lut = "off";
defparam \show|Mux31~0 .lut_mask = 64'h00000000AAAA0000;
defparam \show|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N59
dffeas \uut|DataMem|ser|s_data_out[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux63~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[0] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \show|Mux31~2 (
// Equation(s):
// \show|Mux31~2_combout  = ( \uut|ALUSrc_Mux|out[0]~0_combout  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\uut|DataMem|ser|s_data_out [0]))) # (\SW[0]~input_o  & (\SW[1]~input_o )) ) ) # ( !\uut|ALUSrc_Mux|out[0]~0_combout  & ( (\SW[1]~input_o  & 
// ((\uut|DataMem|ser|s_data_out [0]) # (\SW[0]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\uut|DataMem|ser|s_data_out [0]),
	.datae(gnd),
	.dataf(!\uut|ALUSrc_Mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux31~2 .extended_lut = "off";
defparam \show|Mux31~2 .lut_mask = 64'h030F030FC3CFC3CF;
defparam \show|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \show|Mux31~3 (
// Equation(s):
// \show|Mux31~3_combout  = ( \show|Mux31~2_combout  & ( \show|Mux30~1_combout  & ( (\show|Mux31~0_combout  & !\show|Mux30~0_combout ) ) ) ) # ( !\show|Mux31~2_combout  & ( \show|Mux30~1_combout  & ( (\show|Mux31~0_combout  & !\show|Mux30~0_combout ) ) ) ) # 
// ( \show|Mux31~2_combout  & ( !\show|Mux30~1_combout  & ( (!\show|Mux30~0_combout ) # (\uut|RegFile|Mux31~0_combout ) ) ) ) # ( !\show|Mux31~2_combout  & ( !\show|Mux30~1_combout  & ( (!\show|Mux30~0_combout  & (\show|Mux31~1_combout )) # 
// (\show|Mux30~0_combout  & ((\uut|RegFile|Mux31~0_combout ))) ) ) )

	.dataa(!\show|Mux31~1_combout ),
	.datab(!\uut|RegFile|Mux31~0_combout ),
	.datac(!\show|Mux31~0_combout ),
	.datad(!\show|Mux30~0_combout ),
	.datae(!\show|Mux31~2_combout ),
	.dataf(!\show|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux31~3 .extended_lut = "off";
defparam \show|Mux31~3 .lut_mask = 64'h5533FF330F000F00;
defparam \show|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \hex_display_inst0|WideOr6~0 (
// Equation(s):
// \hex_display_inst0|WideOr6~0_combout  = ( \show|Mux31~3_combout  & ( (!\show|Mux28~2_combout  & (!\show|Mux30~5_combout  & !\show|Mux29~2_combout )) # (\show|Mux28~2_combout  & (!\show|Mux30~5_combout  $ (!\show|Mux29~2_combout ))) ) ) # ( 
// !\show|Mux31~3_combout  & ( (!\show|Mux28~2_combout  & (!\show|Mux30~5_combout  & \show|Mux29~2_combout )) ) )

	.dataa(!\show|Mux28~2_combout ),
	.datab(!\show|Mux30~5_combout ),
	.datac(!\show|Mux29~2_combout ),
	.datad(gnd),
	.datae(!\show|Mux31~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr6~0 .lut_mask = 64'h0808949408089494;
defparam \hex_display_inst0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \hex_display_inst0|WideOr5~0 (
// Equation(s):
// \hex_display_inst0|WideOr5~0_combout  = ( \show|Mux29~2_combout  & ( (!\show|Mux31~3_combout  & ((\show|Mux28~2_combout ) # (\show|Mux30~5_combout ))) # (\show|Mux31~3_combout  & (!\show|Mux30~5_combout  $ (\show|Mux28~2_combout ))) ) ) # ( 
// !\show|Mux29~2_combout  & ( (\show|Mux31~3_combout  & (\show|Mux30~5_combout  & \show|Mux28~2_combout )) ) )

	.dataa(!\show|Mux31~3_combout ),
	.datab(!\show|Mux30~5_combout ),
	.datac(!\show|Mux28~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \hex_display_inst0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N21
cyclonev_lcell_comb \hex_display_inst0|WideOr4~0 (
// Equation(s):
// \hex_display_inst0|WideOr4~0_combout  = ( \show|Mux29~2_combout  & ( (\show|Mux28~2_combout  & ((!\show|Mux31~3_combout ) # (\show|Mux30~5_combout ))) ) ) # ( !\show|Mux29~2_combout  & ( (!\show|Mux31~3_combout  & (\show|Mux30~5_combout  & 
// !\show|Mux28~2_combout )) ) )

	.dataa(!\show|Mux31~3_combout ),
	.datab(gnd),
	.datac(!\show|Mux30~5_combout ),
	.datad(!\show|Mux28~2_combout ),
	.datae(gnd),
	.dataf(!\show|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr4~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \hex_display_inst0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \hex_display_inst0|WideOr3~0 (
// Equation(s):
// \hex_display_inst0|WideOr3~0_combout  = ( \show|Mux30~5_combout  & ( (!\show|Mux29~2_combout  & (\show|Mux28~2_combout  & !\show|Mux31~3_combout )) # (\show|Mux29~2_combout  & ((\show|Mux31~3_combout ))) ) ) # ( !\show|Mux30~5_combout  & ( 
// (!\show|Mux28~2_combout  & (!\show|Mux29~2_combout  $ (!\show|Mux31~3_combout ))) ) )

	.dataa(!\show|Mux28~2_combout ),
	.datab(gnd),
	.datac(!\show|Mux29~2_combout ),
	.datad(!\show|Mux31~3_combout ),
	.datae(gnd),
	.dataf(!\show|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr3~0 .lut_mask = 64'h0AA00AA0500F500F;
defparam \hex_display_inst0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \hex_display_inst0|WideOr2~0 (
// Equation(s):
// \hex_display_inst0|WideOr2~0_combout  = ( \show|Mux29~2_combout  & ( (!\show|Mux28~2_combout  & ((!\show|Mux30~5_combout ) # (\show|Mux31~3_combout ))) ) ) # ( !\show|Mux29~2_combout  & ( (\show|Mux31~3_combout  & ((!\show|Mux30~5_combout ) # 
// (!\show|Mux28~2_combout ))) ) )

	.dataa(!\show|Mux31~3_combout ),
	.datab(!\show|Mux30~5_combout ),
	.datac(!\show|Mux28~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr2~0 .lut_mask = 64'h54545454D0D0D0D0;
defparam \hex_display_inst0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \hex_display_inst0|WideOr1~0 (
// Equation(s):
// \hex_display_inst0|WideOr1~0_combout  = (!\show|Mux31~3_combout  & (\show|Mux30~5_combout  & (!\show|Mux29~2_combout  & !\show|Mux28~2_combout ))) # (\show|Mux31~3_combout  & (!\show|Mux28~2_combout  $ (((!\show|Mux30~5_combout  & \show|Mux29~2_combout 
// )))))

	.dataa(!\show|Mux31~3_combout ),
	.datab(!\show|Mux30~5_combout ),
	.datac(!\show|Mux29~2_combout ),
	.datad(!\show|Mux28~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr1~0 .lut_mask = 64'h7104710471047104;
defparam \hex_display_inst0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \hex_display_inst0|WideOr0~0 (
// Equation(s):
// \hex_display_inst0|WideOr0~0_combout  = ( \show|Mux31~3_combout  & ( (!\show|Mux29~2_combout  $ (!\show|Mux30~5_combout )) # (\show|Mux28~2_combout ) ) ) # ( !\show|Mux31~3_combout  & ( (!\show|Mux29~2_combout  $ (!\show|Mux28~2_combout )) # 
// (\show|Mux30~5_combout ) ) )

	.dataa(gnd),
	.datab(!\show|Mux29~2_combout ),
	.datac(!\show|Mux28~2_combout ),
	.datad(!\show|Mux30~5_combout ),
	.datae(!\show|Mux31~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst0|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst0|WideOr0~0 .lut_mask = 64'h3CFF3FCF3CFF3FCF;
defparam \hex_display_inst0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N19
dffeas \uut|DataMem|ser|s_data_out[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux59~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[4] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N18
cyclonev_lcell_comb \show|Mux27~0 (
// Equation(s):
// \show|Mux27~0_combout  = ( \uut|InstructionMemory|data_out[4]~0_combout  & ( (!\show|Mux25~0_combout  & (((\uut|DataMem|ser|s_data_out [4])))) # (\show|Mux25~0_combout  & ((!\uut|Control|WideOr4~0_combout ) # ((\uut|RegFile|Mux59~0_combout )))) ) ) # ( 
// !\uut|InstructionMemory|data_out[4]~0_combout  & ( (!\show|Mux25~0_combout  & (((\uut|DataMem|ser|s_data_out [4])))) # (\show|Mux25~0_combout  & (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux59~0_combout )))) ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|DataMem|ser|s_data_out [4]),
	.datad(!\uut|RegFile|Mux59~0_combout ),
	.datae(gnd),
	.dataf(!\uut|InstructionMemory|data_out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux27~0 .extended_lut = "off";
defparam \show|Mux27~0 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \show|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N39
cyclonev_lcell_comb \show|Mux27~1 (
// Equation(s):
// \show|Mux27~1_combout  = ( \show|Mux27~0_combout  & ( (!\show|Mux25~1_combout ) # ((\uut|Control|Selector0~0_combout  & (\uut|ALU|_~17_sumout  & !\show|Mux25~0_combout ))) ) ) # ( !\show|Mux27~0_combout  & ( (\uut|Control|Selector0~0_combout  & 
// (\show|Mux25~1_combout  & (\uut|ALU|_~17_sumout  & !\show|Mux25~0_combout ))) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\show|Mux25~1_combout ),
	.datac(!\uut|ALU|_~17_sumout ),
	.datad(!\show|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux27~1 .extended_lut = "off";
defparam \show|Mux27~1 .lut_mask = 64'h01000100CDCCCDCC;
defparam \show|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \show|Mux27~2 (
// Equation(s):
// \show|Mux27~2_combout  = ( \show|Mux25~3_combout  & ( \uut|InstructionMemory|data_out[4]~0_combout  & ( (!\show|Mux25~2_combout ) # (\uut|RegFile|Mux27~0_combout ) ) ) ) # ( !\show|Mux25~3_combout  & ( \uut|InstructionMemory|data_out[4]~0_combout  & ( 
// (!\show|Mux25~2_combout  & (\show|Mux27~1_combout )) # (\show|Mux25~2_combout  & ((!\uut|PC|pc_out[4]~DUPLICATE_q ))) ) ) ) # ( \show|Mux25~3_combout  & ( !\uut|InstructionMemory|data_out[4]~0_combout  & ( (\show|Mux25~2_combout  & 
// \uut|RegFile|Mux27~0_combout ) ) ) ) # ( !\show|Mux25~3_combout  & ( !\uut|InstructionMemory|data_out[4]~0_combout  & ( (!\show|Mux25~2_combout  & (\show|Mux27~1_combout )) # (\show|Mux25~2_combout  & ((!\uut|PC|pc_out[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\show|Mux25~2_combout ),
	.datab(!\show|Mux27~1_combout ),
	.datac(!\uut|RegFile|Mux27~0_combout ),
	.datad(!\uut|PC|pc_out[4]~DUPLICATE_q ),
	.datae(!\show|Mux25~3_combout ),
	.dataf(!\uut|InstructionMemory|data_out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux27~2 .extended_lut = "off";
defparam \show|Mux27~2 .lut_mask = 64'h772205057722AFAF;
defparam \show|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N48
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[7]~4 (
// Equation(s):
// \uut|ALUSrc_Mux|out[7]~4_combout  = (\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux56~0_combout )

	.dataa(gnd),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|RegFile|Mux56~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[7]~4 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[7]~4 .lut_mask = 64'h0303030303030303;
defparam \uut|ALUSrc_Mux|out[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N56
dffeas \uut|DataMem|ser|s_data_out[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux56~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[7] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N17
dffeas \uut|PC|pc_out[7]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[7]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \uut|PC|Add0~17 (
// Equation(s):
// \uut|PC|Add0~17_sumout  = SUM(( !\uut|PC|pc_out[7]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~2  ))
// \uut|PC|Add0~18  = CARRY(( !\uut|PC|pc_out[7]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~2  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~17_sumout ),
	.cout(\uut|PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~17 .extended_lut = "off";
defparam \uut|PC|Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \uut|PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N15
cyclonev_lcell_comb \uut|PC|pc_out[7]~5 (
// Equation(s):
// \uut|PC|pc_out[7]~5_combout  = ( !\uut|PC|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[7]~5 .extended_lut = "off";
defparam \uut|PC|pc_out[7]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N16
dffeas \uut|PC|pc_out[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[7] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N51
cyclonev_lcell_comb \show|Mux24~0 (
// Equation(s):
// \show|Mux24~0_combout  = ( \uut|PC|pc_out [7] & ( (\SW[1]~input_o  & \uut|RegFile|Mux24~0_combout ) ) ) # ( !\uut|PC|pc_out [7] & ( (!\SW[1]~input_o ) # (\uut|RegFile|Mux24~0_combout ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux24~0 .extended_lut = "off";
defparam \show|Mux24~0 .lut_mask = 64'hAFAFAFAF05050505;
defparam \show|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N54
cyclonev_lcell_comb \show|Mux24~1 (
// Equation(s):
// \show|Mux24~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\uut|ALUSrc_Mux|out[7]~4_combout  & (((\SW[2]~input_o ))))) # (\SW[0]~input_o  & (((!\SW[2]~input_o  & ((\show|Mux24~0_combout ))) # (\SW[2]~input_o  & (\uut|ALU|Mux57~0_combout ))))) ) 
// ) # ( \SW[1]~input_o  & ( ((!\SW[0]~input_o  & (\uut|DataMem|ser|s_data_out [7] & (\SW[2]~input_o ))) # (\SW[0]~input_o  & (((!\SW[2]~input_o  & \show|Mux24~0_combout ))))) ) )

	.dataa(!\uut|ALUSrc_Mux|out[7]~4_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|DataMem|ser|s_data_out [7]),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\show|Mux24~0_combout ),
	.datag(!\uut|ALU|Mux57~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux24~1 .extended_lut = "on";
defparam \show|Mux24~1 .lut_mask = 64'h0047000C3347330C;
defparam \show|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N27
cyclonev_lcell_comb \uut|InstructionMemory|Mux6~1 (
// Equation(s):
// \uut|InstructionMemory|Mux6~1_combout  = ( !\KEY[1]~input_o  & ( (!\uut|InstructionMemory|Mux6~0_combout  & !\uut|PC|pc_out [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|InstructionMemory|Mux6~0_combout ),
	.datad(!\uut|PC|pc_out [2]),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|InstructionMemory|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|InstructionMemory|Mux6~1 .extended_lut = "off";
defparam \uut|InstructionMemory|Mux6~1 .lut_mask = 64'hF000F00000000000;
defparam \uut|InstructionMemory|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N46
dffeas \uut|DataMem|ser|s_data_out[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux57~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[6] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N48
cyclonev_lcell_comb \show|Mux25~4 (
// Equation(s):
// \show|Mux25~4_combout  = ( \uut|DataMem|ser|s_data_out [6] & ( (!\show|Mux25~0_combout ) # ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux6~1_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux57~0_combout )))) ) ) # ( 
// !\uut|DataMem|ser|s_data_out [6] & ( (\show|Mux25~0_combout  & ((!\uut|Control|WideOr4~0_combout  & (\uut|InstructionMemory|Mux6~1_combout )) # (\uut|Control|WideOr4~0_combout  & ((\uut|RegFile|Mux57~0_combout ))))) ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(!\uut|InstructionMemory|Mux6~1_combout ),
	.datad(!\uut|RegFile|Mux57~0_combout ),
	.datae(gnd),
	.dataf(!\uut|DataMem|ser|s_data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~4 .extended_lut = "off";
defparam \show|Mux25~4 .lut_mask = 64'h04150415AEBFAEBF;
defparam \show|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N54
cyclonev_lcell_comb \show|Mux25~5 (
// Equation(s):
// \show|Mux25~5_combout  = ( \show|Mux25~1_combout  & ( (!\show|Mux25~0_combout  & (\uut|Control|Selector0~0_combout  & \uut|ALU|_~25_sumout )) ) ) # ( !\show|Mux25~1_combout  & ( \show|Mux25~4_combout  ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\show|Mux25~4_combout ),
	.datad(!\uut|ALU|_~25_sumout ),
	.datae(gnd),
	.dataf(!\show|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~5 .extended_lut = "off";
defparam \show|Mux25~5 .lut_mask = 64'h0F0F0F0F00220022;
defparam \show|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \show|Mux25~6 (
// Equation(s):
// \show|Mux25~6_combout  = ( \uut|InstructionMemory|Mux6~1_combout  & ( \uut|RegFile|Mux25~0_combout  & ( ((!\show|Mux25~2_combout  & ((\show|Mux25~5_combout ))) # (\show|Mux25~2_combout  & (!\uut|PC|pc_out [6]))) # (\show|Mux25~3_combout ) ) ) ) # ( 
// !\uut|InstructionMemory|Mux6~1_combout  & ( \uut|RegFile|Mux25~0_combout  & ( (!\show|Mux25~3_combout  & ((!\show|Mux25~2_combout  & ((\show|Mux25~5_combout ))) # (\show|Mux25~2_combout  & (!\uut|PC|pc_out [6])))) # (\show|Mux25~3_combout  & 
// (((\show|Mux25~2_combout )))) ) ) ) # ( \uut|InstructionMemory|Mux6~1_combout  & ( !\uut|RegFile|Mux25~0_combout  & ( (!\show|Mux25~3_combout  & ((!\show|Mux25~2_combout  & ((\show|Mux25~5_combout ))) # (\show|Mux25~2_combout  & (!\uut|PC|pc_out [6])))) # 
// (\show|Mux25~3_combout  & (((!\show|Mux25~2_combout )))) ) ) ) # ( !\uut|InstructionMemory|Mux6~1_combout  & ( !\uut|RegFile|Mux25~0_combout  & ( (!\show|Mux25~3_combout  & ((!\show|Mux25~2_combout  & ((\show|Mux25~5_combout ))) # (\show|Mux25~2_combout  
// & (!\uut|PC|pc_out [6])))) ) ) )

	.dataa(!\uut|PC|pc_out [6]),
	.datab(!\show|Mux25~3_combout ),
	.datac(!\show|Mux25~2_combout ),
	.datad(!\show|Mux25~5_combout ),
	.datae(!\uut|InstructionMemory|Mux6~1_combout ),
	.dataf(!\uut|RegFile|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux25~6 .extended_lut = "off";
defparam \show|Mux25~6 .lut_mask = 64'h08C838F80BCB3BFB;
defparam \show|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N37
dffeas \uut|DataMem|ser|s_data_out[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|RegFile|Mux58~0_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut|DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|DataMem|ser|s_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|DataMem|ser|s_data_out[5] .is_wysiwyg = "true";
defparam \uut|DataMem|ser|s_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \show|Mux26~0 (
// Equation(s):
// \show|Mux26~0_combout  = ( \uut|RegFile|Mux58~0_combout  & ( (!\show|Mux25~0_combout  & (\uut|DataMem|ser|s_data_out [5])) # (\show|Mux25~0_combout  & (((\uut|InstructionMemory|Mux7~0_combout ) # (\uut|Control|WideOr4~0_combout )))) ) ) # ( 
// !\uut|RegFile|Mux58~0_combout  & ( (!\show|Mux25~0_combout  & (\uut|DataMem|ser|s_data_out [5])) # (\show|Mux25~0_combout  & (((!\uut|Control|WideOr4~0_combout  & \uut|InstructionMemory|Mux7~0_combout )))) ) )

	.dataa(!\uut|DataMem|ser|s_data_out [5]),
	.datab(!\show|Mux25~0_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(!\uut|InstructionMemory|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux26~0 .extended_lut = "off";
defparam \show|Mux26~0 .lut_mask = 64'h4474447447774777;
defparam \show|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \show|Mux26~1 (
// Equation(s):
// \show|Mux26~1_combout  = ( \show|Mux25~1_combout  & ( (!\show|Mux25~0_combout  & (\uut|ALU|_~21_sumout  & \uut|Control|Selector0~0_combout )) ) ) # ( !\show|Mux25~1_combout  & ( \show|Mux26~0_combout  ) )

	.dataa(!\show|Mux25~0_combout ),
	.datab(!\show|Mux26~0_combout ),
	.datac(!\uut|ALU|_~21_sumout ),
	.datad(!\uut|Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux26~1 .extended_lut = "off";
defparam \show|Mux26~1 .lut_mask = 64'h33333333000A000A;
defparam \show|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N0
cyclonev_lcell_comb \show|Mux26~2 (
// Equation(s):
// \show|Mux26~2_combout  = ( \show|Mux25~3_combout  & ( \show|Mux26~1_combout  & ( (!\show|Mux25~2_combout  & (\uut|InstructionMemory|Mux7~0_combout )) # (\show|Mux25~2_combout  & ((\uut|RegFile|Mux26~0_combout ))) ) ) ) # ( !\show|Mux25~3_combout  & ( 
// \show|Mux26~1_combout  & ( (!\show|Mux25~2_combout ) # (!\uut|PC|pc_out [5]) ) ) ) # ( \show|Mux25~3_combout  & ( !\show|Mux26~1_combout  & ( (!\show|Mux25~2_combout  & (\uut|InstructionMemory|Mux7~0_combout )) # (\show|Mux25~2_combout  & 
// ((\uut|RegFile|Mux26~0_combout ))) ) ) ) # ( !\show|Mux25~3_combout  & ( !\show|Mux26~1_combout  & ( (\show|Mux25~2_combout  & !\uut|PC|pc_out [5]) ) ) )

	.dataa(!\show|Mux25~2_combout ),
	.datab(!\uut|InstructionMemory|Mux7~0_combout ),
	.datac(!\uut|PC|pc_out [5]),
	.datad(!\uut|RegFile|Mux26~0_combout ),
	.datae(!\show|Mux25~3_combout ),
	.dataf(!\show|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux26~2 .extended_lut = "off";
defparam \show|Mux26~2 .lut_mask = 64'h50502277FAFA2277;
defparam \show|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N51
cyclonev_lcell_comb \hex_display_inst1|WideOr6~0 (
// Equation(s):
// \hex_display_inst1|WideOr6~0_combout  = ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (\show|Mux27~2_combout  & \show|Mux24~1_combout ) ) ) ) # ( \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( !\show|Mux27~2_combout  $ 
// (\show|Mux24~1_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (\show|Mux27~2_combout  & !\show|Mux24~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux27~2_combout ),
	.datac(!\show|Mux24~1_combout ),
	.datad(gnd),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr6~0 .lut_mask = 64'h3030C3C303030000;
defparam \hex_display_inst1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \hex_display_inst1|WideOr5~0 (
// Equation(s):
// \hex_display_inst1|WideOr5~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (!\show|Mux27~2_combout ) # (\show|Mux24~1_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (\show|Mux24~1_combout  & 
// \show|Mux27~2_combout ) ) ) ) # ( \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( !\show|Mux24~1_combout  $ (!\show|Mux27~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux24~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux27~2_combout ),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr5~0 .lut_mask = 64'h000033CC0033FF33;
defparam \hex_display_inst1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \hex_display_inst1|WideOr4~0 (
// Equation(s):
// \hex_display_inst1|WideOr4~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( \show|Mux24~1_combout  ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (!\show|Mux27~2_combout  & !\show|Mux24~1_combout ) ) ) ) # ( 
// \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (!\show|Mux27~2_combout  & \show|Mux24~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux27~2_combout ),
	.datac(!\show|Mux24~1_combout ),
	.datad(gnd),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr4~0 .lut_mask = 64'h00000C0CC0C00F0F;
defparam \hex_display_inst1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \hex_display_inst1|WideOr3~0 (
// Equation(s):
// \hex_display_inst1|WideOr3~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( \show|Mux27~2_combout  ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (\show|Mux24~1_combout  & !\show|Mux27~2_combout ) ) ) ) # ( 
// \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (!\show|Mux24~1_combout  & !\show|Mux27~2_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (!\show|Mux24~1_combout  & \show|Mux27~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux24~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux27~2_combout ),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr3~0 .lut_mask = 64'h00CCCC00330000FF;
defparam \hex_display_inst1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \hex_display_inst1|WideOr2~0 (
// Equation(s):
// \hex_display_inst1|WideOr2~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (\show|Mux27~2_combout  & !\show|Mux24~1_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (\show|Mux27~2_combout  & 
// !\show|Mux24~1_combout ) ) ) ) # ( \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( !\show|Mux24~1_combout  ) ) ) # ( !\show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( \show|Mux27~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\show|Mux27~2_combout ),
	.datac(!\show|Mux24~1_combout ),
	.datad(gnd),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr2~0 .lut_mask = 64'h3333F0F030303030;
defparam \hex_display_inst1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \hex_display_inst1|WideOr1~0 (
// Equation(s):
// \hex_display_inst1|WideOr1~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (!\show|Mux24~1_combout  & \show|Mux27~2_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( !\show|Mux24~1_combout  ) ) ) # ( 
// \show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (\show|Mux24~1_combout  & \show|Mux27~2_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( (!\show|Mux24~1_combout  & \show|Mux27~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux24~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux27~2_combout ),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr1~0 .lut_mask = 64'h00CC0033CCCC00CC;
defparam \hex_display_inst1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \hex_display_inst1|WideOr0~0 (
// Equation(s):
// \hex_display_inst1|WideOr0~0_combout  = ( \show|Mux25~6_combout  & ( \show|Mux26~2_combout  & ( (!\show|Mux27~2_combout ) # (\show|Mux24~1_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( \show|Mux26~2_combout  ) ) # ( \show|Mux25~6_combout  & ( 
// !\show|Mux26~2_combout  & ( (!\show|Mux24~1_combout ) # (\show|Mux27~2_combout ) ) ) ) # ( !\show|Mux25~6_combout  & ( !\show|Mux26~2_combout  & ( \show|Mux24~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\show|Mux24~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux27~2_combout ),
	.datae(!\show|Mux25~6_combout ),
	.dataf(!\show|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst1|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst1|WideOr0~0 .lut_mask = 64'h3333CCFFFFFFFF33;
defparam \hex_display_inst1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N45
cyclonev_lcell_comb \uut|PC|Add0~21 (
// Equation(s):
// \uut|PC|Add0~21_sumout  = SUM(( !\uut|PC|pc_out[8]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~18  ))
// \uut|PC|Add0~22  = CARRY(( !\uut|PC|pc_out[8]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~18  ))

	.dataa(!\uut|PC|pc_out[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~21_sumout ),
	.cout(\uut|PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~21 .extended_lut = "off";
defparam \uut|PC|Add0~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N21
cyclonev_lcell_comb \uut|PC|pc_out[8]~6 (
// Equation(s):
// \uut|PC|pc_out[8]~6_combout  = ( !\uut|PC|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[8]~6 .extended_lut = "off";
defparam \uut|PC|pc_out[8]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N23
dffeas \uut|PC|pc_out[8]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N48
cyclonev_lcell_comb \uut|PC|Add0~25 (
// Equation(s):
// \uut|PC|Add0~25_sumout  = SUM(( !\uut|PC|pc_out[9]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~22  ))
// \uut|PC|Add0~26  = CARRY(( !\uut|PC|pc_out[9]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~22  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~25_sumout ),
	.cout(\uut|PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~25 .extended_lut = "off";
defparam \uut|PC|Add0~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \uut|PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \uut|PC|pc_out[9]~7 (
// Equation(s):
// \uut|PC|pc_out[9]~7_combout  = ( !\uut|PC|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[9]~7 .extended_lut = "off";
defparam \uut|PC|pc_out[9]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N14
dffeas \uut|PC|pc_out[9]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N51
cyclonev_lcell_comb \uut|PC|Add0~29 (
// Equation(s):
// \uut|PC|Add0~29_sumout  = SUM(( !\uut|PC|pc_out [10] ) + ( GND ) + ( \uut|PC|Add0~26  ))
// \uut|PC|Add0~30  = CARRY(( !\uut|PC|pc_out [10] ) + ( GND ) + ( \uut|PC|Add0~26  ))

	.dataa(!\uut|PC|pc_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~29_sumout ),
	.cout(\uut|PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~29 .extended_lut = "off";
defparam \uut|PC|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N6
cyclonev_lcell_comb \uut|PC|pc_out[10]~8 (
// Equation(s):
// \uut|PC|pc_out[10]~8_combout  = ( !\uut|PC|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[10]~8 .extended_lut = "off";
defparam \uut|PC|pc_out[10]~8 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N53
dffeas \uut|PC|pc_out[10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uut|PC|pc_out[10]~8_combout ),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[10] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \uut|PC|Add0~33 (
// Equation(s):
// \uut|PC|Add0~33_sumout  = SUM(( !\uut|PC|pc_out [11] ) + ( GND ) + ( \uut|PC|Add0~30  ))
// \uut|PC|Add0~34  = CARRY(( !\uut|PC|pc_out [11] ) + ( GND ) + ( \uut|PC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~33_sumout ),
	.cout(\uut|PC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~33 .extended_lut = "off";
defparam \uut|PC|Add0~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N51
cyclonev_lcell_comb \uut|PC|pc_out[11]~9 (
// Equation(s):
// \uut|PC|pc_out[11]~9_combout  = ( !\uut|PC|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[11]~9 .extended_lut = "off";
defparam \uut|PC|pc_out[11]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N52
dffeas \uut|PC|pc_out[11] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[11] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[11]~8 (
// Equation(s):
// \uut|ALUSrc_Mux|out[11]~8_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux52~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|RegFile|Mux52~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[11]~8 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[11]~8 .lut_mask = 64'h0000000033333333;
defparam \uut|ALUSrc_Mux|out[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \show|Mux20~0 (
// Equation(s):
// \show|Mux20~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (((!\uut|PC|pc_out [11]))))) # (\SW[2]~input_o  & ((!\SW[0]~input_o  & (\uut|ALUSrc_Mux|out[11]~8_combout )) # (\SW[0]~input_o  & (((\uut|ALU|Mux53~0_combout )))))) ) ) 
// # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (\uut|RegFile|Mux20~0_combout ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|RegFile|Mux20~0_combout ),
	.datad(!\uut|PC|pc_out [11]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|ALU|Mux53~0_combout ),
	.datag(!\uut|ALUSrc_Mux|out[11]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux20~0 .extended_lut = "on";
defparam \show|Mux20~0 .lut_mask = 64'h2604020237150202;
defparam \show|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N13
dffeas \uut|PC|pc_out[9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[9] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N51
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[9]~6 (
// Equation(s):
// \uut|ALUSrc_Mux|out[9]~6_combout  = ( \uut|RegFile|Mux54~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[9]~6 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[9]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALUSrc_Mux|out[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N12
cyclonev_lcell_comb \show|Mux22~0 (
// Equation(s):
// \show|Mux22~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((((\SW[0]~input_o  & !\uut|PC|pc_out [9]))))) # (\SW[2]~input_o  & ((!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[9]~6_combout )))) # (\SW[0]~input_o  & (\uut|ALU|Mux55~0_combout )))) ) ) # 
// ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (((\uut|RegFile|Mux22~0_combout  & (\SW[0]~input_o ))))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\uut|ALU|Mux55~0_combout ),
	.datac(!\uut|RegFile|Mux22~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [9]),
	.datag(!\uut|ALUSrc_Mux|out[9]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux22~0 .extended_lut = "on";
defparam \show|Mux22~0 .lut_mask = 64'h05BB000A0511000A;
defparam \show|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N22
dffeas \uut|PC|pc_out[8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[8] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[8]~5 (
// Equation(s):
// \uut|ALUSrc_Mux|out[8]~5_combout  = ( \uut|RegFile|Mux55~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[8]~5 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[8]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \uut|ALUSrc_Mux|out[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N18
cyclonev_lcell_comb \show|Mux23~0 (
// Equation(s):
// \show|Mux23~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (((!\uut|PC|pc_out [8]))))) # (\SW[2]~input_o  & ((!\SW[0]~input_o  & (\uut|ALUSrc_Mux|out[8]~5_combout )) # (\SW[0]~input_o  & (((\uut|ALU|Mux56~0_combout )))))) ) ) # 
// ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (\uut|RegFile|Mux23~0_combout ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|RegFile|Mux23~0_combout ),
	.datad(!\uut|PC|pc_out [8]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|ALU|Mux56~0_combout ),
	.datag(!\uut|ALUSrc_Mux|out[8]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux23~0 .extended_lut = "on";
defparam \show|Mux23~0 .lut_mask = 64'h2604020237150202;
defparam \show|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N39
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[10]~7 (
// Equation(s):
// \uut|ALUSrc_Mux|out[10]~7_combout  = ( \uut|RegFile|Mux53~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|Mux53~0_combout ),
	.dataf(!\uut|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[10]~7 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[10]~7 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALUSrc_Mux|out[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \show|Mux21~0 (
// Equation(s):
// \show|Mux21~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (((!\uut|PC|pc_out [10]))))) # (\SW[2]~input_o  & ((!\SW[0]~input_o  & (\uut|ALUSrc_Mux|out[10]~7_combout )) # (\SW[0]~input_o  & (((\uut|ALU|Mux54~0_combout )))))) ) ) 
// # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (\uut|RegFile|Mux21~0_combout ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|RegFile|Mux21~0_combout ),
	.datad(!\uut|PC|pc_out [10]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|ALU|Mux54~0_combout ),
	.datag(!\uut|ALUSrc_Mux|out[10]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux21~0 .extended_lut = "on";
defparam \show|Mux21~0 .lut_mask = 64'h2604020237150202;
defparam \show|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N6
cyclonev_lcell_comb \hex_display_inst2|WideOr6~0 (
// Equation(s):
// \hex_display_inst2|WideOr6~0_combout  = ( \show|Mux21~0_combout  & ( (!\show|Mux22~0_combout  & (!\show|Mux20~0_combout  $ (\show|Mux23~0_combout ))) ) ) # ( !\show|Mux21~0_combout  & ( (\show|Mux23~0_combout  & (!\show|Mux20~0_combout  $ 
// (\show|Mux22~0_combout ))) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr6~0 .lut_mask = 64'h0909090984848484;
defparam \hex_display_inst2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N9
cyclonev_lcell_comb \hex_display_inst2|WideOr5~0 (
// Equation(s):
// \hex_display_inst2|WideOr5~0_combout  = ( \show|Mux23~0_combout  & ( (!\show|Mux20~0_combout  & (!\show|Mux22~0_combout  & \show|Mux21~0_combout )) # (\show|Mux20~0_combout  & (\show|Mux22~0_combout )) ) ) # ( !\show|Mux23~0_combout  & ( 
// (\show|Mux21~0_combout  & ((\show|Mux22~0_combout ) # (\show|Mux20~0_combout ))) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \hex_display_inst2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N24
cyclonev_lcell_comb \hex_display_inst2|WideOr4~0 (
// Equation(s):
// \hex_display_inst2|WideOr4~0_combout  = ( \show|Mux21~0_combout  & ( (\show|Mux20~0_combout  & ((!\show|Mux23~0_combout ) # (\show|Mux22~0_combout ))) ) ) # ( !\show|Mux21~0_combout  & ( (!\show|Mux20~0_combout  & (\show|Mux22~0_combout  & 
// !\show|Mux23~0_combout )) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr4~0 .lut_mask = 64'h2020202051515151;
defparam \hex_display_inst2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \hex_display_inst2|WideOr3~0 (
// Equation(s):
// \hex_display_inst2|WideOr3~0_combout  = ( \show|Mux23~0_combout  & ( (!\show|Mux22~0_combout  & (!\show|Mux20~0_combout  & !\show|Mux21~0_combout )) # (\show|Mux22~0_combout  & ((\show|Mux21~0_combout ))) ) ) # ( !\show|Mux23~0_combout  & ( 
// (!\show|Mux20~0_combout  & (!\show|Mux22~0_combout  & \show|Mux21~0_combout )) # (\show|Mux20~0_combout  & (\show|Mux22~0_combout  & !\show|Mux21~0_combout )) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr3~0 .lut_mask = 64'h1818181883838383;
defparam \hex_display_inst2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N30
cyclonev_lcell_comb \hex_display_inst2|WideOr2~0 (
// Equation(s):
// \hex_display_inst2|WideOr2~0_combout  = ( \show|Mux21~0_combout  & ( (!\show|Mux20~0_combout  & ((!\show|Mux22~0_combout ) # (\show|Mux23~0_combout ))) ) ) # ( !\show|Mux21~0_combout  & ( (\show|Mux23~0_combout  & ((!\show|Mux20~0_combout ) # 
// (!\show|Mux22~0_combout ))) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr2~0 .lut_mask = 64'h0E0E0E0E8A8A8A8A;
defparam \hex_display_inst2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N33
cyclonev_lcell_comb \hex_display_inst2|WideOr1~0 (
// Equation(s):
// \hex_display_inst2|WideOr1~0_combout  = ( \show|Mux23~0_combout  & ( !\show|Mux20~0_combout  $ (((!\show|Mux22~0_combout  & \show|Mux21~0_combout ))) ) ) # ( !\show|Mux23~0_combout  & ( (!\show|Mux20~0_combout  & (\show|Mux22~0_combout  & 
// !\show|Mux21~0_combout )) ) )

	.dataa(!\show|Mux20~0_combout ),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr1~0 .lut_mask = 64'h20202020A6A6A6A6;
defparam \hex_display_inst2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \hex_display_inst2|WideOr0~0 (
// Equation(s):
// \hex_display_inst2|WideOr0~0_combout  = ( \show|Mux21~0_combout  & ( (!\show|Mux22~0_combout  & ((!\show|Mux20~0_combout ) # (\show|Mux23~0_combout ))) # (\show|Mux22~0_combout  & ((!\show|Mux23~0_combout ) # (\show|Mux20~0_combout ))) ) ) # ( 
// !\show|Mux21~0_combout  & ( (\show|Mux20~0_combout ) # (\show|Mux22~0_combout ) ) )

	.dataa(gnd),
	.datab(!\show|Mux22~0_combout ),
	.datac(!\show|Mux23~0_combout ),
	.datad(!\show|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst2|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst2|WideOr0~0 .lut_mask = 64'h33FF33FFFC3FFC3F;
defparam \hex_display_inst2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N57
cyclonev_lcell_comb \uut|PC|Add0~37 (
// Equation(s):
// \uut|PC|Add0~37_sumout  = SUM(( !\uut|PC|pc_out [12] ) + ( GND ) + ( \uut|PC|Add0~34  ))
// \uut|PC|Add0~38  = CARRY(( !\uut|PC|pc_out [12] ) + ( GND ) + ( \uut|PC|Add0~34  ))

	.dataa(!\uut|PC|pc_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~37_sumout ),
	.cout(\uut|PC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~37 .extended_lut = "off";
defparam \uut|PC|Add0~37 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N24
cyclonev_lcell_comb \uut|PC|pc_out[12]~10 (
// Equation(s):
// \uut|PC|pc_out[12]~10_combout  = ( !\uut|PC|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[12]~10 .extended_lut = "off";
defparam \uut|PC|pc_out[12]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N26
dffeas \uut|PC|pc_out[12] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[12] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N27
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[12]~9 (
// Equation(s):
// \uut|ALUSrc_Mux|out[12]~9_combout  = ( \uut|RegFile|Mux51~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(!\uut|RegFile|Mux51~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[12]~9 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[12]~9 .lut_mask = 64'h00000F0F00000F0F;
defparam \uut|ALUSrc_Mux|out[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N0
cyclonev_lcell_comb \show|Mux19~0 (
// Equation(s):
// \show|Mux19~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((((\SW[0]~input_o  & !\uut|PC|pc_out [12]))))) # (\SW[2]~input_o  & ((!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[12]~9_combout )))) # (\SW[0]~input_o  & (\uut|ALU|Mux52~0_combout )))) ) ) 
// # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (((\uut|RegFile|Mux19~0_combout  & (\SW[0]~input_o ))))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\uut|ALU|Mux52~0_combout ),
	.datac(!\uut|RegFile|Mux19~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [12]),
	.datag(!\uut|ALUSrc_Mux|out[12]~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux19~0 .extended_lut = "on";
defparam \show|Mux19~0 .lut_mask = 64'h05BB000A0511000A;
defparam \show|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N30
cyclonev_lcell_comb \show|Mux1~1 (
// Equation(s):
// \show|Mux1~1_combout  = ( \SW[2]~input_o  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux1~1 .extended_lut = "off";
defparam \show|Mux1~1 .lut_mask = 64'h0000000000F000F0;
defparam \show|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N0
cyclonev_lcell_comb \uut|PC|Add0~41 (
// Equation(s):
// \uut|PC|Add0~41_sumout  = SUM(( !\uut|PC|pc_out [13] ) + ( GND ) + ( \uut|PC|Add0~38  ))
// \uut|PC|Add0~42  = CARRY(( !\uut|PC|pc_out [13] ) + ( GND ) + ( \uut|PC|Add0~38  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~41_sumout ),
	.cout(\uut|PC|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~41 .extended_lut = "off";
defparam \uut|PC|Add0~41 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \uut|PC|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N48
cyclonev_lcell_comb \uut|PC|pc_out[13]~11 (
// Equation(s):
// \uut|PC|pc_out[13]~11_combout  = ( !\uut|PC|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[13]~11 .extended_lut = "off";
defparam \uut|PC|pc_out[13]~11 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N49
dffeas \uut|PC|pc_out[13] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[13] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N3
cyclonev_lcell_comb \uut|PC|Add0~45 (
// Equation(s):
// \uut|PC|Add0~45_sumout  = SUM(( !\uut|PC|pc_out [14] ) + ( GND ) + ( \uut|PC|Add0~42  ))
// \uut|PC|Add0~46  = CARRY(( !\uut|PC|pc_out [14] ) + ( GND ) + ( \uut|PC|Add0~42  ))

	.dataa(!\uut|PC|pc_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~45_sumout ),
	.cout(\uut|PC|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~45 .extended_lut = "off";
defparam \uut|PC|Add0~45 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N3
cyclonev_lcell_comb \uut|PC|pc_out[14]~12 (
// Equation(s):
// \uut|PC|pc_out[14]~12_combout  = ( !\uut|PC|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[14]~12 .extended_lut = "off";
defparam \uut|PC|pc_out[14]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N5
dffeas \uut|PC|pc_out[14] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[14] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N0
cyclonev_lcell_comb \show|Mux17~1 (
// Equation(s):
// \show|Mux17~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[14]~11_combout  & (\SW[2]~input_o ))))) # (\SW[0]~input_o  & ((((!\SW[2]~input_o  & !\uut|PC|pc_out [14]))))) ) ) # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (\uut|InstructionMemory|data_out[14]~1_combout )) # (\SW[0]~input_o  & (((\uut|RegFile|Mux17~0_combout )))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\uut|InstructionMemory|data_out[14]~1_combout ),
	.datac(!\uut|RegFile|Mux17~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [14]),
	.datag(!\uut|ALUSrc_Mux|out[14]~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux17~1 .extended_lut = "on";
defparam \show|Mux17~1 .lut_mask = 64'h550A2700000A2700;
defparam \show|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \show|Mux17~0 (
// Equation(s):
// \show|Mux17~0_combout  = ( \uut|ALU|_~57_sumout  & ( (!\show|Mux17~1_combout  & ((!\show|Mux1~1_combout ) # (!\uut|Control|Selector0~0_combout ))) ) ) # ( !\uut|ALU|_~57_sumout  & ( !\show|Mux17~1_combout  ) )

	.dataa(!\show|Mux1~1_combout ),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\show|Mux17~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux17~0 .extended_lut = "off";
defparam \show|Mux17~0 .lut_mask = 64'hF0F0F0F0E0E0E0E0;
defparam \show|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \uut|PC|Add0~49 (
// Equation(s):
// \uut|PC|Add0~49_sumout  = SUM(( !\uut|PC|pc_out [15] ) + ( GND ) + ( \uut|PC|Add0~46  ))
// \uut|PC|Add0~50  = CARRY(( !\uut|PC|pc_out [15] ) + ( GND ) + ( \uut|PC|Add0~46  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~49_sumout ),
	.cout(\uut|PC|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~49 .extended_lut = "off";
defparam \uut|PC|Add0~49 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \uut|PC|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \uut|PC|pc_out[15]~13 (
// Equation(s):
// \uut|PC|pc_out[15]~13_combout  = ( !\uut|PC|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[15]~13 .extended_lut = "off";
defparam \uut|PC|pc_out[15]~13 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N19
dffeas \uut|PC|pc_out[15] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[15] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N42
cyclonev_lcell_comb \show|Mux16~0 (
// Equation(s):
// \show|Mux16~0_combout  = ( \uut|RegFile|Mux16~0_combout  & ( (!\SW[0]~input_o  & (\SW[1]~input_o  & ((\uut|InstructionMemory|Mux4~1_combout )))) # (\SW[0]~input_o  & (((!\uut|PC|pc_out [15])) # (\SW[1]~input_o ))) ) ) # ( !\uut|RegFile|Mux16~0_combout  & 
// ( (!\SW[0]~input_o  & (\SW[1]~input_o  & ((\uut|InstructionMemory|Mux4~1_combout )))) # (\SW[0]~input_o  & (!\SW[1]~input_o  & (!\uut|PC|pc_out [15]))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\uut|PC|pc_out [15]),
	.datad(!\uut|InstructionMemory|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux16~0 .extended_lut = "off";
defparam \show|Mux16~0 .lut_mask = 64'h4062406251735173;
defparam \show|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N57
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[15]~12 (
// Equation(s):
// \uut|ALUSrc_Mux|out[15]~12_combout  = ( \uut|Control|Decoder1~0_combout  & ( (!\KEY[1]~input_o  & (!\uut|InstructionMemory|Mux3~1_combout  & \uut|RegFile|registers[10][15]~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\uut|InstructionMemory|Mux3~1_combout ),
	.datac(!\uut|RegFile|registers[10][15]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[15]~12 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[15]~12 .lut_mask = 64'h0000000008080808;
defparam \uut|ALUSrc_Mux|out[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N45
cyclonev_lcell_comb \show|Mux16~1 (
// Equation(s):
// \show|Mux16~1_combout  = ( \uut|ALUSrc_Mux|out[15]~12_combout  & ( (!\SW[2]~input_o  & (((\show|Mux16~0_combout )))) # (\SW[2]~input_o  & (!\SW[0]~input_o  & (!\SW[1]~input_o ))) ) ) # ( !\uut|ALUSrc_Mux|out[15]~12_combout  & ( (\show|Mux16~0_combout  & 
// !\SW[2]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\show|Mux16~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\uut|ALUSrc_Mux|out[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux16~1 .extended_lut = "off";
defparam \show|Mux16~1 .lut_mask = 64'h0F000F000F880F88;
defparam \show|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \show|Mux16~2 (
// Equation(s):
// \show|Mux16~2_combout  = ( \uut|Control|Selector0~0_combout  & ( \uut|ALU|_~61_sumout  & ( (!\show|Mux1~1_combout  & !\show|Mux16~1_combout ) ) ) ) # ( !\uut|Control|Selector0~0_combout  & ( \uut|ALU|_~61_sumout  & ( !\show|Mux16~1_combout  ) ) ) # ( 
// \uut|Control|Selector0~0_combout  & ( !\uut|ALU|_~61_sumout  & ( !\show|Mux16~1_combout  ) ) ) # ( !\uut|Control|Selector0~0_combout  & ( !\uut|ALU|_~61_sumout  & ( !\show|Mux16~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\show|Mux1~1_combout ),
	.datac(!\show|Mux16~1_combout ),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\uut|ALU|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux16~2 .extended_lut = "off";
defparam \show|Mux16~2 .lut_mask = 64'hF0F0F0F0F0F0C0C0;
defparam \show|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N6
cyclonev_lcell_comb \show|Mux18~1 (
// Equation(s):
// \show|Mux18~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[13]~10_combout  & (\SW[2]~input_o ))))) # (\SW[0]~input_o  & ((((!\SW[2]~input_o  & !\uut|PC|pc_out [13]))))) ) ) # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (\uut|InstructionMemory|Mux4~1_combout )) # (\SW[0]~input_o  & (((\uut|RegFile|Mux18~0_combout )))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\uut|InstructionMemory|Mux4~1_combout ),
	.datac(!\uut|RegFile|Mux18~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [13]),
	.datag(!\uut|ALUSrc_Mux|out[13]~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux18~1 .extended_lut = "on";
defparam \show|Mux18~1 .lut_mask = 64'h550A2700000A2700;
defparam \show|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \show|Mux18~0 (
// Equation(s):
// \show|Mux18~0_combout  = ( \uut|ALU|_~53_sumout  & ( (!\show|Mux18~1_combout  & ((!\show|Mux1~1_combout ) # (!\uut|Control|Selector0~0_combout ))) ) ) # ( !\uut|ALU|_~53_sumout  & ( !\show|Mux18~1_combout  ) )

	.dataa(!\show|Mux1~1_combout ),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\show|Mux18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|ALU|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux18~0 .extended_lut = "off";
defparam \show|Mux18~0 .lut_mask = 64'hF0F0F0F0E0E0E0E0;
defparam \show|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \hex_display_inst3|WideOr6~0 (
// Equation(s):
// \hex_display_inst3|WideOr6~0_combout  = ( \show|Mux18~0_combout  & ( (!\show|Mux19~0_combout  & (!\show|Mux17~0_combout  & \show|Mux16~2_combout )) # (\show|Mux19~0_combout  & (!\show|Mux17~0_combout  $ (\show|Mux16~2_combout ))) ) ) # ( 
// !\show|Mux18~0_combout  & ( (\show|Mux19~0_combout  & (\show|Mux17~0_combout  & !\show|Mux16~2_combout )) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(gnd),
	.datad(!\show|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr6~0 .lut_mask = 64'h1100110044994499;
defparam \hex_display_inst3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \hex_display_inst3|WideOr5~0 (
// Equation(s):
// \hex_display_inst3|WideOr5~0_combout  = ( \show|Mux18~0_combout  & ( (!\show|Mux17~0_combout  & (!\show|Mux19~0_combout  $ (\show|Mux16~2_combout ))) ) ) # ( !\show|Mux18~0_combout  & ( (!\show|Mux19~0_combout  & (!\show|Mux17~0_combout )) # 
// (\show|Mux19~0_combout  & ((!\show|Mux16~2_combout ))) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(!\show|Mux16~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr5~0 .lut_mask = 64'hD8D8D8D884848484;
defparam \hex_display_inst3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \hex_display_inst3|WideOr4~0 (
// Equation(s):
// \hex_display_inst3|WideOr4~0_combout  = ( \show|Mux18~0_combout  & ( (!\show|Mux19~0_combout  & (!\show|Mux17~0_combout  & !\show|Mux16~2_combout )) ) ) # ( !\show|Mux18~0_combout  & ( (!\show|Mux17~0_combout  & ((!\show|Mux16~2_combout ))) # 
// (\show|Mux17~0_combout  & (!\show|Mux19~0_combout  & \show|Mux16~2_combout )) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(gnd),
	.datad(!\show|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr4~0 .lut_mask = 64'hCC22CC2288008800;
defparam \hex_display_inst3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \hex_display_inst3|WideOr3~0 (
// Equation(s):
// \hex_display_inst3|WideOr3~0_combout  = ( \show|Mux18~0_combout  & ( (\show|Mux16~2_combout  & (!\show|Mux19~0_combout  $ (\show|Mux17~0_combout ))) ) ) # ( !\show|Mux18~0_combout  & ( (!\show|Mux19~0_combout  & (\show|Mux17~0_combout  & 
// !\show|Mux16~2_combout )) # (\show|Mux19~0_combout  & (!\show|Mux17~0_combout )) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(!\show|Mux16~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr3~0 .lut_mask = 64'h6464646409090909;
defparam \hex_display_inst3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \hex_display_inst3|WideOr2~0 (
// Equation(s):
// \hex_display_inst3|WideOr2~0_combout  = ( \show|Mux18~0_combout  & ( (!\show|Mux17~0_combout  & ((\show|Mux16~2_combout ))) # (\show|Mux17~0_combout  & (\show|Mux19~0_combout )) ) ) # ( !\show|Mux18~0_combout  & ( (\show|Mux19~0_combout  & 
// \show|Mux16~2_combout ) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(!\show|Mux16~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr2~0 .lut_mask = 64'h050505051D1D1D1D;
defparam \hex_display_inst3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \hex_display_inst3|WideOr1~0 (
// Equation(s):
// \hex_display_inst3|WideOr1~0_combout  = ( \show|Mux18~0_combout  & ( (\show|Mux19~0_combout  & (!\show|Mux17~0_combout  $ (\show|Mux16~2_combout ))) ) ) # ( !\show|Mux18~0_combout  & ( (\show|Mux16~2_combout  & ((\show|Mux19~0_combout ) # 
// (\show|Mux17~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\show|Mux17~0_combout ),
	.datac(!\show|Mux19~0_combout ),
	.datad(!\show|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr1~0 .lut_mask = 64'h003F003F0C030C03;
defparam \hex_display_inst3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \hex_display_inst3|WideOr0~0 (
// Equation(s):
// \hex_display_inst3|WideOr0~0_combout  = ( \show|Mux18~0_combout  & ( (!\show|Mux17~0_combout  & ((\show|Mux16~2_combout ) # (\show|Mux19~0_combout ))) # (\show|Mux17~0_combout  & ((!\show|Mux16~2_combout ))) ) ) # ( !\show|Mux18~0_combout  & ( 
// (!\show|Mux19~0_combout ) # ((!\show|Mux16~2_combout ) # (\show|Mux17~0_combout )) ) )

	.dataa(!\show|Mux19~0_combout ),
	.datab(!\show|Mux17~0_combout ),
	.datac(gnd),
	.datad(!\show|Mux16~2_combout ),
	.datae(gnd),
	.dataf(!\show|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst3|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst3|WideOr0~0 .lut_mask = 64'hFFBBFFBB77CC77CC;
defparam \hex_display_inst3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N9
cyclonev_lcell_comb \uut|PC|Add0~53 (
// Equation(s):
// \uut|PC|Add0~53_sumout  = SUM(( !\uut|PC|pc_out [16] ) + ( GND ) + ( \uut|PC|Add0~50  ))
// \uut|PC|Add0~54  = CARRY(( !\uut|PC|pc_out [16] ) + ( GND ) + ( \uut|PC|Add0~50  ))

	.dataa(!\uut|PC|pc_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~53_sumout ),
	.cout(\uut|PC|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~53 .extended_lut = "off";
defparam \uut|PC|Add0~53 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N6
cyclonev_lcell_comb \uut|PC|pc_out[16]~14 (
// Equation(s):
// \uut|PC|pc_out[16]~14_combout  = ( !\uut|PC|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[16]~14 .extended_lut = "off";
defparam \uut|PC|pc_out[16]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N8
dffeas \uut|PC|pc_out[16] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[16]~14_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[16] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N12
cyclonev_lcell_comb \uut|PC|Add0~57 (
// Equation(s):
// \uut|PC|Add0~57_sumout  = SUM(( !\uut|PC|pc_out [17] ) + ( GND ) + ( \uut|PC|Add0~54  ))
// \uut|PC|Add0~58  = CARRY(( !\uut|PC|pc_out [17] ) + ( GND ) + ( \uut|PC|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~57_sumout ),
	.cout(\uut|PC|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~57 .extended_lut = "off";
defparam \uut|PC|Add0~57 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \uut|PC|pc_out[17]~15 (
// Equation(s):
// \uut|PC|pc_out[17]~15_combout  = ( !\uut|PC|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[17]~15 .extended_lut = "off";
defparam \uut|PC|pc_out[17]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N43
dffeas \uut|PC|pc_out[17] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[17] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[17]~14 (
// Equation(s):
// \uut|ALUSrc_Mux|out[17]~14_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux46~0_combout  ) )

	.dataa(!\uut|RegFile|Mux46~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|Control|WideOr4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[17]~14 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[17]~14 .lut_mask = 64'h0000555500005555;
defparam \uut|ALUSrc_Mux|out[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \show|Mux14~1 (
// Equation(s):
// \show|Mux14~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\SW[2]~input_o  & (\uut|ALUSrc_Mux|out[17]~14_combout ))) # (\SW[0]~input_o  & (!\SW[2]~input_o  & (((!\uut|PC|pc_out [17]))))) ) ) # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (\uut|InstructionMemory|Mux3~2_combout )) # (\SW[0]~input_o  & (((\uut|RegFile|Mux14~0_combout )))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\uut|InstructionMemory|Mux3~2_combout ),
	.datad(!\uut|RegFile|Mux14~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [17]),
	.datag(!\uut|ALUSrc_Mux|out[17]~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux14~1 .extended_lut = "on";
defparam \show|Mux14~1 .lut_mask = 64'h4646084C0202084C;
defparam \show|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \show|Mux14~0 (
// Equation(s):
// \show|Mux14~0_combout  = ( !\show|Mux14~1_combout  & ( (!\uut|Control|Selector0~0_combout ) # ((!\uut|ALU|_~69_sumout ) # (!\show|Mux1~1_combout )) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\uut|ALU|_~69_sumout ),
	.datac(!\show|Mux1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux14~0 .extended_lut = "off";
defparam \show|Mux14~0 .lut_mask = 64'hFEFEFEFE00000000;
defparam \show|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N12
cyclonev_lcell_comb \show|Mux1~0 (
// Equation(s):
// \show|Mux1~0_combout  = ( !\SW[2]~input_o  & ( (\SW[1]~input_o  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux1~0 .extended_lut = "off";
defparam \show|Mux1~0 .lut_mask = 64'h0303030300000000;
defparam \show|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \show|Mux15~0 (
// Equation(s):
// \show|Mux15~0_combout  = (\show|Mux1~1_combout  & !\show|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\show|Mux1~1_combout ),
	.datad(!\show|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux15~0 .extended_lut = "off";
defparam \show|Mux15~0 .lut_mask = 64'h0F000F000F000F00;
defparam \show|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \show|Mux15~1 (
// Equation(s):
// \show|Mux15~1_combout  = ( \uut|RegFile|Mux15~0_combout  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & \SW[0]~input_o ) ) ) ) # ( \uut|RegFile|Mux15~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\uut|PC|pc_out [16] & ((\SW[0]~input_o )))) # 
// (\SW[2]~input_o  & (((\uut|ALUSrc_Mux|out[16]~13_combout  & !\SW[0]~input_o )))) ) ) ) # ( !\uut|RegFile|Mux15~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\uut|PC|pc_out [16] & ((\SW[0]~input_o )))) # (\SW[2]~input_o  & 
// (((\uut|ALUSrc_Mux|out[16]~13_combout  & !\SW[0]~input_o )))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\uut|PC|pc_out [16]),
	.datac(!\uut|ALUSrc_Mux|out[16]~13_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\uut|RegFile|Mux15~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux15~1 .extended_lut = "off";
defparam \show|Mux15~1 .lut_mask = 64'h05880588000000AA;
defparam \show|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N57
cyclonev_lcell_comb \show|Mux15~2 (
// Equation(s):
// \show|Mux15~2_combout  = ( \uut|ALU|_~65_sumout  & ( (!\show|Mux15~1_combout  & ((!\uut|Control|Selector0~0_combout ) # (!\show|Mux15~0_combout ))) ) ) # ( !\uut|ALU|_~65_sumout  & ( !\show|Mux15~1_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux15~0_combout ),
	.datad(!\show|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux15~2 .extended_lut = "off";
defparam \show|Mux15~2 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \show|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N15
cyclonev_lcell_comb \uut|PC|Add0~61 (
// Equation(s):
// \uut|PC|Add0~61_sumout  = SUM(( !\uut|PC|pc_out [18] ) + ( GND ) + ( \uut|PC|Add0~58  ))
// \uut|PC|Add0~62  = CARRY(( !\uut|PC|pc_out [18] ) + ( GND ) + ( \uut|PC|Add0~58  ))

	.dataa(!\uut|PC|pc_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~61_sumout ),
	.cout(\uut|PC|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~61 .extended_lut = "off";
defparam \uut|PC|Add0~61 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \uut|PC|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N9
cyclonev_lcell_comb \uut|PC|pc_out[18]~16 (
// Equation(s):
// \uut|PC|pc_out[18]~16_combout  = ( !\uut|PC|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[18]~16 .extended_lut = "off";
defparam \uut|PC|pc_out[18]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N11
dffeas \uut|PC|pc_out[18] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[18]~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[18] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N18
cyclonev_lcell_comb \uut|PC|Add0~65 (
// Equation(s):
// \uut|PC|Add0~65_sumout  = SUM(( !\uut|PC|pc_out [19] ) + ( GND ) + ( \uut|PC|Add0~62  ))
// \uut|PC|Add0~66  = CARRY(( !\uut|PC|pc_out [19] ) + ( GND ) + ( \uut|PC|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~65_sumout ),
	.cout(\uut|PC|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~65 .extended_lut = "off";
defparam \uut|PC|Add0~65 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N36
cyclonev_lcell_comb \uut|PC|pc_out[19]~17 (
// Equation(s):
// \uut|PC|pc_out[19]~17_combout  = ( !\uut|PC|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[19]~17 .extended_lut = "off";
defparam \uut|PC|pc_out[19]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N37
dffeas \uut|PC|pc_out[19] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[19] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[19]~16 (
// Equation(s):
// \uut|ALUSrc_Mux|out[19]~16_combout  = (\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux44~0_combout )

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux44~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[19]~16 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[19]~16 .lut_mask = 64'h0505050505050505;
defparam \uut|ALUSrc_Mux|out[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \show|Mux12~1 (
// Equation(s):
// \show|Mux12~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[19]~16_combout  & ((\SW[2]~input_o )))))) # (\SW[0]~input_o  & ((((!\uut|PC|pc_out [19] & !\SW[2]~input_o ))))) ) ) # ( \SW[1]~input_o  & ( ((!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & ((\uut|InstructionMemory|Mux3~2_combout ))) # (\SW[0]~input_o  & (\uut|RegFile|Mux12~0_combout ))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\uut|RegFile|Mux12~0_combout ),
	.datac(!\uut|InstructionMemory|Mux3~2_combout ),
	.datad(!\uut|PC|pc_out [19]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(!\uut|ALUSrc_Mux|out[19]~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux12~1 .extended_lut = "on";
defparam \show|Mux12~1 .lut_mask = 64'h55001B1B0A0A0000;
defparam \show|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N54
cyclonev_lcell_comb \show|Mux12~0 (
// Equation(s):
// \show|Mux12~0_combout  = ( !\show|Mux12~1_combout  & ( (!\uut|Control|Selector0~0_combout ) # ((!\uut|ALU|_~77_sumout ) # (!\show|Mux1~1_combout )) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALU|_~77_sumout ),
	.datad(!\show|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\show|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux12~0 .extended_lut = "off";
defparam \show|Mux12~0 .lut_mask = 64'hFFFAFFFA00000000;
defparam \show|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N18
cyclonev_lcell_comb \show|Mux13~0 (
// Equation(s):
// \show|Mux13~0_combout  = ( \SW[1]~input_o  & ( \uut|PC|pc_out [18] & ( (\uut|RegFile|Mux13~0_combout  & (!\SW[2]~input_o  & \SW[0]~input_o )) ) ) ) # ( !\SW[1]~input_o  & ( \uut|PC|pc_out [18] & ( (\uut|ALUSrc_Mux|out[18]~15_combout  & (\SW[2]~input_o  & 
// !\SW[0]~input_o )) ) ) ) # ( \SW[1]~input_o  & ( !\uut|PC|pc_out [18] & ( (\uut|RegFile|Mux13~0_combout  & (!\SW[2]~input_o  & \SW[0]~input_o )) ) ) ) # ( !\SW[1]~input_o  & ( !\uut|PC|pc_out [18] & ( (!\SW[2]~input_o  & ((\SW[0]~input_o ))) # 
// (\SW[2]~input_o  & (\uut|ALUSrc_Mux|out[18]~15_combout  & !\SW[0]~input_o )) ) ) )

	.dataa(!\uut|RegFile|Mux13~0_combout ),
	.datab(!\uut|ALUSrc_Mux|out[18]~15_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux13~0 .extended_lut = "off";
defparam \show|Mux13~0 .lut_mask = 64'h03F0005003000050;
defparam \show|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N21
cyclonev_lcell_comb \show|Mux13~1 (
// Equation(s):
// \show|Mux13~1_combout  = (!\show|Mux13~0_combout  & ((!\uut|Control|Selector0~0_combout ) # ((!\uut|ALU|_~73_sumout ) # (!\show|Mux15~0_combout ))))

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(!\uut|ALU|_~73_sumout ),
	.datac(!\show|Mux15~0_combout ),
	.datad(!\show|Mux13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux13~1 .extended_lut = "off";
defparam \show|Mux13~1 .lut_mask = 64'hFE00FE00FE00FE00;
defparam \show|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \hex_display_inst4|WideOr6~0 (
// Equation(s):
// \hex_display_inst4|WideOr6~0_combout  = (!\show|Mux12~0_combout  & (!\show|Mux15~2_combout  & (!\show|Mux14~0_combout  $ (!\show|Mux13~1_combout )))) # (\show|Mux12~0_combout  & (\show|Mux14~0_combout  & (!\show|Mux15~2_combout  $ (!\show|Mux13~1_combout 
// ))))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr6~0 .lut_mask = 64'h4184418441844184;
defparam \hex_display_inst4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \hex_display_inst4|WideOr5~0 (
// Equation(s):
// \hex_display_inst4|WideOr5~0_combout  = (!\show|Mux14~0_combout  & ((!\show|Mux15~2_combout  & (!\show|Mux12~0_combout )) # (\show|Mux15~2_combout  & ((!\show|Mux13~1_combout ))))) # (\show|Mux14~0_combout  & (!\show|Mux13~1_combout  & 
// (!\show|Mux15~2_combout  $ (!\show|Mux12~0_combout ))))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr5~0 .lut_mask = 64'hB680B680B680B680;
defparam \hex_display_inst4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N33
cyclonev_lcell_comb \hex_display_inst4|WideOr4~0 (
// Equation(s):
// \hex_display_inst4|WideOr4~0_combout  = (!\show|Mux12~0_combout  & (!\show|Mux13~1_combout  & ((!\show|Mux14~0_combout ) # (\show|Mux15~2_combout )))) # (\show|Mux12~0_combout  & (!\show|Mux14~0_combout  & (\show|Mux15~2_combout  & \show|Mux13~1_combout 
// )))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr4~0 .lut_mask = 64'hB002B002B002B002;
defparam \hex_display_inst4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \hex_display_inst4|WideOr3~0 (
// Equation(s):
// \hex_display_inst4|WideOr3~0_combout  = (!\show|Mux14~0_combout  & ((!\show|Mux15~2_combout  & ((!\show|Mux13~1_combout ))) # (\show|Mux15~2_combout  & (!\show|Mux12~0_combout  & \show|Mux13~1_combout )))) # (\show|Mux14~0_combout  & 
// (\show|Mux12~0_combout  & (!\show|Mux15~2_combout  $ (!\show|Mux13~1_combout ))))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr3~0 .lut_mask = 64'h8924892489248924;
defparam \hex_display_inst4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \hex_display_inst4|WideOr2~0 (
// Equation(s):
// \hex_display_inst4|WideOr2~0_combout  = (!\show|Mux14~0_combout  & (!\show|Mux15~2_combout  & (\show|Mux12~0_combout ))) # (\show|Mux14~0_combout  & ((!\show|Mux13~1_combout  & ((\show|Mux12~0_combout ))) # (\show|Mux13~1_combout  & 
// (!\show|Mux15~2_combout ))))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr2~0 .lut_mask = 64'h0D4C0D4C0D4C0D4C;
defparam \hex_display_inst4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N51
cyclonev_lcell_comb \hex_display_inst4|WideOr1~0 (
// Equation(s):
// \hex_display_inst4|WideOr1~0_combout  = (!\show|Mux14~0_combout  & (\show|Mux12~0_combout  & ((!\show|Mux15~2_combout ) # (\show|Mux13~1_combout )))) # (\show|Mux14~0_combout  & (!\show|Mux15~2_combout  & (!\show|Mux12~0_combout  $ (\show|Mux13~1_combout 
// ))))

	.dataa(!\show|Mux14~0_combout ),
	.datab(!\show|Mux15~2_combout ),
	.datac(!\show|Mux12~0_combout ),
	.datad(!\show|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr1~0 .lut_mask = 64'h480E480E480E480E;
defparam \hex_display_inst4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \hex_display_inst4|WideOr0~0 (
// Equation(s):
// \hex_display_inst4|WideOr0~0_combout  = ( \show|Mux15~2_combout  & ( \show|Mux14~0_combout  & ( !\show|Mux12~0_combout  $ (!\show|Mux13~1_combout ) ) ) ) # ( !\show|Mux15~2_combout  & ( \show|Mux14~0_combout  & ( (!\show|Mux12~0_combout ) # 
// (!\show|Mux13~1_combout ) ) ) ) # ( \show|Mux15~2_combout  & ( !\show|Mux14~0_combout  ) ) # ( !\show|Mux15~2_combout  & ( !\show|Mux14~0_combout  & ( (!\show|Mux12~0_combout ) # (\show|Mux13~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\show|Mux12~0_combout ),
	.datac(!\show|Mux13~1_combout ),
	.datad(gnd),
	.datae(!\show|Mux15~2_combout ),
	.dataf(!\show|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst4|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst4|WideOr0~0 .lut_mask = 64'hCFCFFFFFFCFC3C3C;
defparam \hex_display_inst4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N21
cyclonev_lcell_comb \uut|PC|Add0~69 (
// Equation(s):
// \uut|PC|Add0~69_sumout  = SUM(( !\uut|PC|pc_out [20] ) + ( GND ) + ( \uut|PC|Add0~66  ))
// \uut|PC|Add0~70  = CARRY(( !\uut|PC|pc_out [20] ) + ( GND ) + ( \uut|PC|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~69_sumout ),
	.cout(\uut|PC|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~69 .extended_lut = "off";
defparam \uut|PC|Add0~69 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \uut|PC|pc_out[20]~18 (
// Equation(s):
// \uut|PC|pc_out[20]~18_combout  = ( !\uut|PC|Add0~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|PC|Add0~69_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[20]~18 .extended_lut = "off";
defparam \uut|PC|pc_out[20]~18 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \uut|PC|pc_out[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N43
dffeas \uut|PC|pc_out[20] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[20]~18_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[20] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N36
cyclonev_lcell_comb \show|Mux11~0 (
// Equation(s):
// \show|Mux11~0_combout  = ( \uut|PC|pc_out [20] & ( \uut|ALUSrc_Mux|out[20]~17_combout  & ( (!\SW[0]~input_o  & (((!\SW[1]~input_o  & \SW[2]~input_o )))) # (\SW[0]~input_o  & (\uut|RegFile|Mux11~0_combout  & (\SW[1]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( 
// !\uut|PC|pc_out [20] & ( \uut|ALUSrc_Mux|out[20]~17_combout  & ( (!\SW[0]~input_o  & (((!\SW[1]~input_o  & \SW[2]~input_o )))) # (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\uut|RegFile|Mux11~0_combout )))) ) ) ) # ( \uut|PC|pc_out [20] 
// & ( !\uut|ALUSrc_Mux|out[20]~17_combout  & ( (\SW[0]~input_o  & (\uut|RegFile|Mux11~0_combout  & (\SW[1]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( !\uut|PC|pc_out [20] & ( !\uut|ALUSrc_Mux|out[20]~17_combout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & 
// ((!\SW[1]~input_o ) # (\uut|RegFile|Mux11~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\uut|RegFile|Mux11~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\uut|PC|pc_out [20]),
	.dataf(!\uut|ALUSrc_Mux|out[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux11~0 .extended_lut = "off";
defparam \show|Mux11~0 .lut_mask = 64'h5100010051A001A0;
defparam \show|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \show|Mux11~1 (
// Equation(s):
// \show|Mux11~1_combout  = ( !\show|Mux11~0_combout  & ( (!\uut|Control|Selector0~0_combout ) # ((!\show|Mux15~0_combout ) # (!\uut|ALU|_~81_sumout )) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux15~0_combout ),
	.datad(!\uut|ALU|_~81_sumout ),
	.datae(gnd),
	.dataf(!\show|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux11~1 .extended_lut = "off";
defparam \show|Mux11~1 .lut_mask = 64'hFFFAFFFA00000000;
defparam \show|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N29
dffeas \uut|PC|pc_out[22]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[22]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N24
cyclonev_lcell_comb \uut|PC|Add0~73 (
// Equation(s):
// \uut|PC|Add0~73_sumout  = SUM(( !\uut|PC|pc_out [21] ) + ( GND ) + ( \uut|PC|Add0~70  ))
// \uut|PC|Add0~74  = CARRY(( !\uut|PC|pc_out [21] ) + ( GND ) + ( \uut|PC|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~73_sumout ),
	.cout(\uut|PC|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~73 .extended_lut = "off";
defparam \uut|PC|Add0~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \uut|PC|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \uut|PC|pc_out[21]~19 (
// Equation(s):
// \uut|PC|pc_out[21]~19_combout  = ( !\uut|PC|Add0~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|PC|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|PC|pc_out[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|pc_out[21]~19 .extended_lut = "off";
defparam \uut|PC|pc_out[21]~19 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uut|PC|pc_out[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N13
dffeas \uut|PC|pc_out[21] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|pc_out[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[21] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N27
cyclonev_lcell_comb \uut|PC|Add0~77 (
// Equation(s):
// \uut|PC|Add0~77_sumout  = SUM(( \uut|PC|pc_out[22]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~74  ))
// \uut|PC|Add0~78  = CARRY(( \uut|PC|pc_out[22]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~74  ))

	.dataa(!\uut|PC|pc_out[22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~77_sumout ),
	.cout(\uut|PC|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~77 .extended_lut = "off";
defparam \uut|PC|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \uut|PC|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N28
dffeas \uut|PC|pc_out[22] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[22] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \show|Mux9~0 (
// Equation(s):
// \show|Mux9~0_combout  = ( !\SW[1]~input_o  & ( \SW[2]~input_o  & ( (\uut|ALUSrc_Mux|out[22]~19_combout  & !\SW[0]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\SW[2]~input_o  & ( (\uut|RegFile|Mux9~0_combout  & \SW[0]~input_o ) ) ) ) # ( !\SW[1]~input_o  & ( 
// !\SW[2]~input_o  & ( (\SW[0]~input_o  & \uut|PC|pc_out [22]) ) ) )

	.dataa(!\uut|RegFile|Mux9~0_combout ),
	.datab(!\uut|ALUSrc_Mux|out[22]~19_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\uut|PC|pc_out [22]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux9~0 .extended_lut = "off";
defparam \show|Mux9~0 .lut_mask = 64'h000F050530300000;
defparam \show|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \show|Mux9~1 (
// Equation(s):
// \show|Mux9~1_combout  = ( \uut|ALU|_~89_sumout  & ( (!\show|Mux9~0_combout  & ((!\uut|Control|Selector0~0_combout ) # (!\show|Mux15~0_combout ))) ) ) # ( !\uut|ALU|_~89_sumout  & ( !\show|Mux9~0_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux15~0_combout ),
	.datad(!\show|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux9~1 .extended_lut = "off";
defparam \show|Mux9~1 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \show|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N32
dffeas \uut|PC|pc_out[23]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[23]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N30
cyclonev_lcell_comb \uut|PC|Add0~81 (
// Equation(s):
// \uut|PC|Add0~81_sumout  = SUM(( \uut|PC|pc_out[23]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~78  ))
// \uut|PC|Add0~82  = CARRY(( \uut|PC|pc_out[23]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~78  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out[23]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~81_sumout ),
	.cout(\uut|PC|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~81 .extended_lut = "off";
defparam \uut|PC|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \uut|PC|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N31
dffeas \uut|PC|pc_out[23] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[23] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N9
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[23]~20 (
// Equation(s):
// \uut|ALUSrc_Mux|out[23]~20_combout  = (\uut|Control|WideOr4~0_combout  & \uut|RegFile|Mux40~0_combout )

	.dataa(!\uut|Control|WideOr4~0_combout ),
	.datab(gnd),
	.datac(!\uut|RegFile|Mux40~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[23]~20 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[23]~20 .lut_mask = 64'h0505050505050505;
defparam \uut|ALUSrc_Mux|out[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N3
cyclonev_lcell_comb \show|Mux8~1 (
// Equation(s):
// \show|Mux8~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[23]~20_combout  & (\SW[2]~input_o ))))) # (\SW[0]~input_o  & (\uut|PC|pc_out [23] & (((!\SW[2]~input_o ))))) ) ) # ( \SW[1]~input_o  & ( 
// ((\uut|InstructionMemory|Mux2~1_combout  & (!\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\uut|RegFile|registers[20][23]~q ))))) ) )

	.dataa(!\uut|PC|pc_out [23]),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|InstructionMemory|Mux2~1_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|RegFile|registers[20][23]~q ),
	.datag(!\uut|ALUSrc_Mux|out[23]~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux8~1 .extended_lut = "on";
defparam \show|Mux8~1 .lut_mask = 64'h110C0C00110C0F00;
defparam \show|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N0
cyclonev_lcell_comb \show|Mux8~0 (
// Equation(s):
// \show|Mux8~0_combout  = ( \uut|ALU|_~93_sumout  & ( (!\show|Mux8~1_combout  & ((!\uut|Control|Selector0~0_combout ) # (!\show|Mux1~1_combout ))) ) ) # ( !\uut|ALU|_~93_sumout  & ( !\show|Mux8~1_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux8~1_combout ),
	.datad(!\show|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux8~0 .extended_lut = "off";
defparam \show|Mux8~0 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \show|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[21]~18 (
// Equation(s):
// \uut|ALUSrc_Mux|out[21]~18_combout  = ( \uut|RegFile|Mux42~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uut|RegFile|Mux42~0_combout ),
	.dataf(!\uut|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[21]~18 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[21]~18 .lut_mask = 64'h000000000000FFFF;
defparam \uut|ALUSrc_Mux|out[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N18
cyclonev_lcell_comb \show|Mux10~0 (
// Equation(s):
// \show|Mux10~0_combout  = ( \SW[0]~input_o  & ( \uut|ALUSrc_Mux|out[21]~18_combout  & ( (!\SW[2]~input_o  & ((!\SW[1]~input_o  & ((!\uut|PC|pc_out [21]))) # (\SW[1]~input_o  & (\uut|RegFile|Mux10~0_combout )))) ) ) ) # ( !\SW[0]~input_o  & ( 
// \uut|ALUSrc_Mux|out[21]~18_combout  & ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\uut|ALUSrc_Mux|out[21]~18_combout  & ( (!\SW[2]~input_o  & ((!\SW[1]~input_o  & ((!\uut|PC|pc_out [21]))) # (\SW[1]~input_o  & 
// (\uut|RegFile|Mux10~0_combout )))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\uut|RegFile|Mux10~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\uut|PC|pc_out [21]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\uut|ALUSrc_Mux|out[21]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux10~0 .extended_lut = "off";
defparam \show|Mux10~0 .lut_mask = 64'h0000B0100A0AB010;
defparam \show|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \show|Mux10~1 (
// Equation(s):
// \show|Mux10~1_combout  = ( !\show|Mux10~0_combout  & ( (!\show|Mux15~0_combout ) # ((!\uut|Control|Selector0~0_combout ) # (!\uut|ALU|_~85_sumout )) ) )

	.dataa(gnd),
	.datab(!\show|Mux15~0_combout ),
	.datac(!\uut|Control|Selector0~0_combout ),
	.datad(!\uut|ALU|_~85_sumout ),
	.datae(gnd),
	.dataf(!\show|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux10~1 .extended_lut = "off";
defparam \show|Mux10~1 .lut_mask = 64'hFFFCFFFC00000000;
defparam \show|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \hex_display_inst5|WideOr6~0 (
// Equation(s):
// \hex_display_inst5|WideOr6~0_combout  = ( \show|Mux10~1_combout  & ( (!\show|Mux11~1_combout  & (!\show|Mux9~1_combout  $ (\show|Mux8~0_combout ))) # (\show|Mux11~1_combout  & (!\show|Mux9~1_combout  & \show|Mux8~0_combout )) ) ) # ( 
// !\show|Mux10~1_combout  & ( (!\show|Mux11~1_combout  & (\show|Mux9~1_combout  & !\show|Mux8~0_combout )) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(!\show|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr6~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \hex_display_inst5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N12
cyclonev_lcell_comb \hex_display_inst5|WideOr5~0 (
// Equation(s):
// \hex_display_inst5|WideOr5~0_combout  = ( \show|Mux10~1_combout  & ( (!\show|Mux9~1_combout  & (!\show|Mux11~1_combout  $ (!\show|Mux8~0_combout ))) ) ) # ( !\show|Mux10~1_combout  & ( (!\show|Mux11~1_combout  & ((!\show|Mux8~0_combout ))) # 
// (\show|Mux11~1_combout  & (!\show|Mux9~1_combout )) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(!\show|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr5~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr5~0 .lut_mask = 64'hE4E4E4E448484848;
defparam \hex_display_inst5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N15
cyclonev_lcell_comb \hex_display_inst5|WideOr4~0 (
// Equation(s):
// \hex_display_inst5|WideOr4~0_combout  = ( \show|Mux10~1_combout  & ( (\show|Mux11~1_combout  & (!\show|Mux9~1_combout  & !\show|Mux8~0_combout )) ) ) # ( !\show|Mux10~1_combout  & ( (!\show|Mux9~1_combout  & ((!\show|Mux8~0_combout ))) # 
// (\show|Mux9~1_combout  & (\show|Mux11~1_combout  & \show|Mux8~0_combout )) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr4~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr4~0 .lut_mask = 64'hCC11CC1144004400;
defparam \hex_display_inst5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \hex_display_inst5|WideOr3~0 (
// Equation(s):
// \hex_display_inst5|WideOr3~0_combout  = (!\show|Mux10~1_combout  & ((!\show|Mux11~1_combout  & (!\show|Mux9~1_combout )) # (\show|Mux11~1_combout  & (\show|Mux9~1_combout  & !\show|Mux8~0_combout )))) # (\show|Mux10~1_combout  & (\show|Mux8~0_combout  & 
// (!\show|Mux11~1_combout  $ (!\show|Mux9~1_combout ))))

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(!\show|Mux10~1_combout ),
	.datad(!\show|Mux8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr3~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr3~0 .lut_mask = 64'h9086908690869086;
defparam \hex_display_inst5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \hex_display_inst5|WideOr2~0 (
// Equation(s):
// \hex_display_inst5|WideOr2~0_combout  = ( \show|Mux10~1_combout  & ( (!\show|Mux9~1_combout  & ((\show|Mux8~0_combout ))) # (\show|Mux9~1_combout  & (!\show|Mux11~1_combout )) ) ) # ( !\show|Mux10~1_combout  & ( (!\show|Mux11~1_combout  & 
// \show|Mux8~0_combout ) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(gnd),
	.datac(!\show|Mux9~1_combout ),
	.datad(!\show|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr2~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr2~0 .lut_mask = 64'h00AA00AA0AFA0AFA;
defparam \hex_display_inst5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \hex_display_inst5|WideOr1~0 (
// Equation(s):
// \hex_display_inst5|WideOr1~0_combout  = ( \show|Mux10~1_combout  & ( (!\show|Mux11~1_combout  & (!\show|Mux9~1_combout  $ (\show|Mux8~0_combout ))) ) ) # ( !\show|Mux10~1_combout  & ( (\show|Mux8~0_combout  & ((!\show|Mux11~1_combout ) # 
// (\show|Mux9~1_combout ))) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr1~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr1~0 .lut_mask = 64'h00BB00BB88228822;
defparam \hex_display_inst5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N9
cyclonev_lcell_comb \hex_display_inst5|WideOr0~0 (
// Equation(s):
// \hex_display_inst5|WideOr0~0_combout  = ( \show|Mux10~1_combout  & ( (!\show|Mux9~1_combout  & ((!\show|Mux11~1_combout ) # (\show|Mux8~0_combout ))) # (\show|Mux9~1_combout  & ((!\show|Mux8~0_combout ))) ) ) # ( !\show|Mux10~1_combout  & ( 
// ((!\show|Mux8~0_combout ) # (\show|Mux9~1_combout )) # (\show|Mux11~1_combout ) ) )

	.dataa(!\show|Mux11~1_combout ),
	.datab(!\show|Mux9~1_combout ),
	.datac(gnd),
	.datad(!\show|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\show|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display_inst5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display_inst5|WideOr0~0 .extended_lut = "off";
defparam \hex_display_inst5|WideOr0~0 .lut_mask = 64'hFF77FF77BBCCBBCC;
defparam \hex_display_inst5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N33
cyclonev_lcell_comb \uut|PC|Add0~85 (
// Equation(s):
// \uut|PC|Add0~85_sumout  = SUM(( \uut|PC|pc_out [24] ) + ( GND ) + ( \uut|PC|Add0~82  ))
// \uut|PC|Add0~86  = CARRY(( \uut|PC|pc_out [24] ) + ( GND ) + ( \uut|PC|Add0~82  ))

	.dataa(!\uut|PC|pc_out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~85_sumout ),
	.cout(\uut|PC|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~85 .extended_lut = "off";
defparam \uut|PC|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \uut|PC|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N35
dffeas \uut|PC|pc_out[24] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[24] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \show|Mux7~0 (
// Equation(s):
// \show|Mux7~0_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[24]~21_combout  & ((\SW[2]~input_o )))))) # (\SW[0]~input_o  & (((!\SW[2]~input_o  & (\uut|PC|pc_out [24])) # (\SW[2]~input_o  & ((\uut|ALU|Mux40~0_combout )))))) ) 
// ) # ( \SW[1]~input_o  & ( (((\uut|RegFile|Mux7~0_combout  & (\SW[0]~input_o  & !\SW[2]~input_o )))) ) )

	.dataa(!\uut|PC|pc_out [24]),
	.datab(!\uut|ALUSrc_Mux|out[24]~21_combout ),
	.datac(!\uut|RegFile|Mux7~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(!\uut|ALU|Mux40~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux7~0 .extended_lut = "on";
defparam \show|Mux7~0 .lut_mask = 64'h0055000F330F0000;
defparam \show|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N36
cyclonev_lcell_comb \uut|PC|Add0~89 (
// Equation(s):
// \uut|PC|Add0~89_sumout  = SUM(( \uut|PC|pc_out [25] ) + ( GND ) + ( \uut|PC|Add0~86  ))
// \uut|PC|Add0~90  = CARRY(( \uut|PC|pc_out [25] ) + ( GND ) + ( \uut|PC|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~89_sumout ),
	.cout(\uut|PC|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~89 .extended_lut = "off";
defparam \uut|PC|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uut|PC|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N38
dffeas \uut|PC|pc_out[25] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[25] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N54
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[25]~22 (
// Equation(s):
// \uut|ALUSrc_Mux|out[25]~22_combout  = (\uut|RegFile|Mux38~0_combout  & \uut|Control|WideOr4~0_combout )

	.dataa(gnd),
	.datab(!\uut|RegFile|Mux38~0_combout ),
	.datac(!\uut|Control|WideOr4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[25]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[25]~22 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[25]~22 .lut_mask = 64'h0303030303030303;
defparam \uut|ALUSrc_Mux|out[25]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N12
cyclonev_lcell_comb \show|Mux6~1 (
// Equation(s):
// \show|Mux6~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & ((((\SW[0]~input_o  & \uut|PC|pc_out [25]))))) # (\SW[2]~input_o  & (((\uut|ALUSrc_Mux|out[25]~22_combout  & (!\SW[0]~input_o ))))) ) ) # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & 
// (\uut|InstructionMemory|Mux2~1_combout  & (((!\SW[0]~input_o )) # (\uut|RegFile|registers[20][25]~q )))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\uut|RegFile|registers[20][25]~q ),
	.datac(!\uut|InstructionMemory|Mux2~1_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [25]),
	.datag(!\uut|ALUSrc_Mux|out[25]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux6~1 .extended_lut = "on";
defparam \show|Mux6~1 .lut_mask = 64'h05000A0205AA0A02;
defparam \show|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N27
cyclonev_lcell_comb \show|Mux6~0 (
// Equation(s):
// \show|Mux6~0_combout  = ( \show|Mux6~1_combout  ) # ( !\show|Mux6~1_combout  & ( (\uut|Control|Selector0~0_combout  & (\show|Mux1~1_combout  & \uut|ALU|_~101_sumout )) ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\show|Mux1~1_combout ),
	.datad(!\uut|ALU|_~101_sumout ),
	.datae(gnd),
	.dataf(!\show|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux6~0 .extended_lut = "off";
defparam \show|Mux6~0 .lut_mask = 64'h00030003FFFFFFFF;
defparam \show|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N41
dffeas \uut|PC|pc_out[26]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[26]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N39
cyclonev_lcell_comb \uut|PC|Add0~93 (
// Equation(s):
// \uut|PC|Add0~93_sumout  = SUM(( \uut|PC|pc_out[26]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~90  ))
// \uut|PC|Add0~94  = CARRY(( \uut|PC|pc_out[26]~DUPLICATE_q  ) + ( GND ) + ( \uut|PC|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~93_sumout ),
	.cout(\uut|PC|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~93 .extended_lut = "off";
defparam \uut|PC|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uut|PC|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N40
dffeas \uut|PC|pc_out[26] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[26] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N54
cyclonev_lcell_comb \show|Mux5~1 (
// Equation(s):
// \show|Mux5~1_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[26]~23_combout  & \SW[2]~input_o )))) # (\SW[0]~input_o  & (\uut|PC|pc_out [26] & ((!\SW[2]~input_o ))))) ) ) # ( \SW[1]~input_o  & ( ((!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (\uut|Control|Decoder1~1_combout )) # (\SW[0]~input_o  & ((\uut|RegFile|Mux5~0_combout )))))) ) )

	.dataa(!\uut|Control|Decoder1~1_combout ),
	.datab(!\uut|PC|pc_out [26]),
	.datac(!\uut|RegFile|Mux5~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(!\uut|ALUSrc_Mux|out[26]~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux5~1 .extended_lut = "on";
defparam \show|Mux5~1 .lut_mask = 64'h0033550F0F000000;
defparam \show|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \show|Mux5~0 (
// Equation(s):
// \show|Mux5~0_combout  = ( \uut|Control|Selector0~0_combout  & ( ((\show|Mux1~1_combout  & \uut|ALU|_~105_sumout )) # (\show|Mux5~1_combout ) ) ) # ( !\uut|Control|Selector0~0_combout  & ( \show|Mux5~1_combout  ) )

	.dataa(!\show|Mux1~1_combout ),
	.datab(gnd),
	.datac(!\show|Mux5~1_combout ),
	.datad(!\uut|ALU|_~105_sumout ),
	.datae(gnd),
	.dataf(!\uut|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux5~0 .extended_lut = "off";
defparam \show|Mux5~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \show|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N42
cyclonev_lcell_comb \uut|PC|Add0~97 (
// Equation(s):
// \uut|PC|Add0~97_sumout  = SUM(( \uut|PC|pc_out [27] ) + ( GND ) + ( \uut|PC|Add0~94  ))
// \uut|PC|Add0~98  = CARRY(( \uut|PC|pc_out [27] ) + ( GND ) + ( \uut|PC|Add0~94  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~97_sumout ),
	.cout(\uut|PC|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~97 .extended_lut = "off";
defparam \uut|PC|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \uut|PC|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N44
dffeas \uut|PC|pc_out[27] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[27] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N36
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[27]~24 (
// Equation(s):
// \uut|ALUSrc_Mux|out[27]~24_combout  = (\uut|RegFile|Mux36~0_combout  & \uut|Control|WideOr4~0_combout )

	.dataa(gnd),
	.datab(!\uut|RegFile|Mux36~0_combout ),
	.datac(gnd),
	.datad(!\uut|Control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[27]~24 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[27]~24 .lut_mask = 64'h0033003300330033;
defparam \uut|ALUSrc_Mux|out[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N36
cyclonev_lcell_comb \show|Mux4~1 (
// Equation(s):
// \show|Mux4~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (((\uut|ALUSrc_Mux|out[27]~24_combout  & ((\SW[2]~input_o )))))) # (\SW[0]~input_o  & (\uut|PC|pc_out [27] & (((!\SW[2]~input_o ))))) ) ) # ( \SW[1]~input_o  & ( ((!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (\uut|Control|Decoder1~1_combout )) # (\SW[0]~input_o  & ((\uut|RegFile|Mux4~0_combout )))))) ) )

	.dataa(!\uut|PC|pc_out [27]),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|Control|Decoder1~1_combout ),
	.datad(!\uut|RegFile|Mux4~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(!\uut|ALUSrc_Mux|out[27]~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux4~1 .extended_lut = "on";
defparam \show|Mux4~1 .lut_mask = 64'h11110C3F0C0C0000;
defparam \show|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N45
cyclonev_lcell_comb \show|Mux4~0 (
// Equation(s):
// \show|Mux4~0_combout  = ( \uut|ALU|_~109_sumout  & ( ((\uut|Control|Selector0~0_combout  & \show|Mux1~1_combout )) # (\show|Mux4~1_combout ) ) ) # ( !\uut|ALU|_~109_sumout  & ( \show|Mux4~1_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(!\show|Mux1~1_combout ),
	.datad(!\show|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux4~0 .extended_lut = "off";
defparam \show|Mux4~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \show|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N45
cyclonev_lcell_comb \uut|PC|Add0~101 (
// Equation(s):
// \uut|PC|Add0~101_sumout  = SUM(( \uut|PC|pc_out [28] ) + ( GND ) + ( \uut|PC|Add0~98  ))
// \uut|PC|Add0~102  = CARRY(( \uut|PC|pc_out [28] ) + ( GND ) + ( \uut|PC|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uut|PC|pc_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~101_sumout ),
	.cout(\uut|PC|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~101 .extended_lut = "off";
defparam \uut|PC|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uut|PC|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N46
dffeas \uut|PC|pc_out[28] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[28] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \show|Mux3~0 (
// Equation(s):
// \show|Mux3~0_combout  = ( \uut|ALUSrc_Mux|out[28]~25_combout  & ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & ((!\SW[1]~input_o  & ((\uut|PC|pc_out [28]))) # (\SW[1]~input_o  & (\uut|RegFile|Mux3~0_combout )))) ) ) ) # ( !\uut|ALUSrc_Mux|out[28]~25_combout  & 
// ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & ((!\SW[1]~input_o  & ((\uut|PC|pc_out [28]))) # (\SW[1]~input_o  & (\uut|RegFile|Mux3~0_combout )))) ) ) ) # ( \uut|ALUSrc_Mux|out[28]~25_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) ) 
// )

	.dataa(!\uut|RegFile|Mux3~0_combout ),
	.datab(!\uut|PC|pc_out [28]),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\uut|ALUSrc_Mux|out[28]~25_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux3~0 .extended_lut = "off";
defparam \show|Mux3~0 .lut_mask = 64'h000000F035003500;
defparam \show|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \show|Mux3~1 (
// Equation(s):
// \show|Mux3~1_combout  = ( \show|Mux15~0_combout  & ( \uut|ALU|_~113_sumout  & ( (\show|Mux3~0_combout ) # (\uut|Control|Selector0~0_combout ) ) ) ) # ( !\show|Mux15~0_combout  & ( \uut|ALU|_~113_sumout  & ( \show|Mux3~0_combout  ) ) ) # ( 
// \show|Mux15~0_combout  & ( !\uut|ALU|_~113_sumout  & ( \show|Mux3~0_combout  ) ) ) # ( !\show|Mux15~0_combout  & ( !\uut|ALU|_~113_sumout  & ( \show|Mux3~0_combout  ) ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux3~0_combout ),
	.datad(gnd),
	.datae(!\show|Mux15~0_combout ),
	.dataf(!\uut|ALU|_~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux3~1 .extended_lut = "off";
defparam \show|Mux3~1 .lut_mask = 64'h0F0F0F0F0F0F5F5F;
defparam \show|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \uut|PC|Add0~105 (
// Equation(s):
// \uut|PC|Add0~105_sumout  = SUM(( \uut|PC|pc_out [29] ) + ( GND ) + ( \uut|PC|Add0~102  ))
// \uut|PC|Add0~106  = CARRY(( \uut|PC|pc_out [29] ) + ( GND ) + ( \uut|PC|Add0~102  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~105_sumout ),
	.cout(\uut|PC|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~105 .extended_lut = "off";
defparam \uut|PC|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \uut|PC|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N49
dffeas \uut|PC|pc_out[29] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[29] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \show|Mux2~0 (
// Equation(s):
// \show|Mux2~0_combout  = ( \SW[0]~input_o  & ( \uut|PC|pc_out [29] ) ) # ( !\SW[0]~input_o  & ( \uut|PC|pc_out [29] & ( (!\KEY[1]~input_o  & !\uut|InstructionMemory|Mux1~0_combout ) ) ) ) # ( !\SW[0]~input_o  & ( !\uut|PC|pc_out [29] & ( (!\KEY[1]~input_o  
// & !\uut|InstructionMemory|Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\uut|InstructionMemory|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\uut|PC|pc_out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux2~0 .extended_lut = "off";
defparam \show|Mux2~0 .lut_mask = 64'hC0C00000C0C0FFFF;
defparam \show|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N45
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[29]~26 (
// Equation(s):
// \uut|ALUSrc_Mux|out[29]~26_combout  = ( \uut|Control|WideOr4~0_combout  & ( \uut|RegFile|Mux34~0_combout  ) )

	.dataa(!\uut|RegFile|Mux34~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[29]~26 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[29]~26 .lut_mask = 64'h0000000055555555;
defparam \uut|ALUSrc_Mux|out[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N0
cyclonev_lcell_comb \show|Mux2~1 (
// Equation(s):
// \show|Mux2~1_combout  = ( \SW[1]~input_o  & ( \uut|ALUSrc_Mux|out[29]~26_combout  & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  & ((\show|Mux2~0_combout ))) # (\SW[0]~input_o  & (\uut|RegFile|Mux2~0_combout )))) ) ) ) # ( !\SW[1]~input_o  & ( 
// \uut|ALUSrc_Mux|out[29]~26_combout  & ( (!\SW[2]~input_o  & (\show|Mux2~0_combout  & \SW[0]~input_o )) # (\SW[2]~input_o  & ((!\SW[0]~input_o ))) ) ) ) # ( \SW[1]~input_o  & ( !\uut|ALUSrc_Mux|out[29]~26_combout  & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  
// & ((\show|Mux2~0_combout ))) # (\SW[0]~input_o  & (\uut|RegFile|Mux2~0_combout )))) ) ) ) # ( !\SW[1]~input_o  & ( !\uut|ALUSrc_Mux|out[29]~26_combout  & ( (\show|Mux2~0_combout  & (!\SW[2]~input_o  & \SW[0]~input_o )) ) ) )

	.dataa(!\uut|RegFile|Mux2~0_combout ),
	.datab(!\show|Mux2~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|ALUSrc_Mux|out[29]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux2~1 .extended_lut = "off";
defparam \show|Mux2~1 .lut_mask = 64'h003030500F303050;
defparam \show|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N21
cyclonev_lcell_comb \show|Mux2~2 (
// Equation(s):
// \show|Mux2~2_combout  = ( \show|Mux1~1_combout  & ( ((\uut|ALU|_~117_sumout  & \uut|Control|Selector0~0_combout )) # (\show|Mux2~1_combout ) ) ) # ( !\show|Mux1~1_combout  & ( \show|Mux2~1_combout  ) )

	.dataa(!\uut|ALU|_~117_sumout ),
	.datab(!\uut|Control|Selector0~0_combout ),
	.datac(gnd),
	.datad(!\show|Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\show|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux2~2 .extended_lut = "off";
defparam \show|Mux2~2 .lut_mask = 64'h00FF00FF11FF11FF;
defparam \show|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N53
dffeas \uut|PC|pc_out[30] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[30] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N51
cyclonev_lcell_comb \uut|PC|Add0~109 (
// Equation(s):
// \uut|PC|Add0~109_sumout  = SUM(( \uut|PC|pc_out [30] ) + ( GND ) + ( \uut|PC|Add0~106  ))
// \uut|PC|Add0~110  = CARRY(( \uut|PC|pc_out [30] ) + ( GND ) + ( \uut|PC|Add0~106  ))

	.dataa(!\uut|PC|pc_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~109_sumout ),
	.cout(\uut|PC|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~109 .extended_lut = "off";
defparam \uut|PC|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \uut|PC|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N52
dffeas \uut|PC|pc_out[30]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[30]~DUPLICATE .is_wysiwyg = "true";
defparam \uut|PC|pc_out[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N51
cyclonev_lcell_comb \show|Mux1~2 (
// Equation(s):
// \show|Mux1~2_combout  = ( \uut|ALUSrc_Mux|out[30]~27_combout  & ( \uut|PC|pc_out[30]~DUPLICATE_q  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  $ (!\SW[2]~input_o )))) # (\SW[1]~input_o  & (\uut|RegFile|Mux1~0_combout  & (\SW[0]~input_o  & !\SW[2]~input_o 
// ))) ) ) ) # ( !\uut|ALUSrc_Mux|out[30]~27_combout  & ( \uut|PC|pc_out[30]~DUPLICATE_q  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\uut|RegFile|Mux1~0_combout )))) ) ) ) # ( \uut|ALUSrc_Mux|out[30]~27_combout  & ( 
// !\uut|PC|pc_out[30]~DUPLICATE_q  & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o  & \SW[2]~input_o )))) # (\SW[1]~input_o  & (\uut|RegFile|Mux1~0_combout  & (\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( !\uut|ALUSrc_Mux|out[30]~27_combout  & ( 
// !\uut|PC|pc_out[30]~DUPLICATE_q  & ( (\SW[1]~input_o  & (\uut|RegFile|Mux1~0_combout  & (\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\uut|RegFile|Mux1~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\uut|ALUSrc_Mux|out[30]~27_combout ),
	.dataf(!\uut|PC|pc_out[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux1~2 .extended_lut = "off";
defparam \show|Mux1~2 .lut_mask = 64'h010001A00B000BA0;
defparam \show|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \show|Mux1~3 (
// Equation(s):
// \show|Mux1~3_combout  = ( \uut|Control|Selector0~0_combout  & ( \show|Mux1~2_combout  ) ) # ( !\uut|Control|Selector0~0_combout  & ( \show|Mux1~2_combout  ) ) # ( \uut|Control|Selector0~0_combout  & ( !\show|Mux1~2_combout  & ( (\show|Mux15~0_combout  & 
// \uut|ALU|_~121_sumout ) ) ) )

	.dataa(!\show|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\uut|ALU|_~121_sumout ),
	.datad(gnd),
	.datae(!\uut|Control|Selector0~0_combout ),
	.dataf(!\show|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux1~3 .extended_lut = "off";
defparam \show|Mux1~3 .lut_mask = 64'h00000505FFFFFFFF;
defparam \show|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N54
cyclonev_lcell_comb \uut|PC|Add0~113 (
// Equation(s):
// \uut|PC|Add0~113_sumout  = SUM(( \uut|PC|pc_out [31] ) + ( GND ) + ( \uut|PC|Add0~110  ))

	.dataa(gnd),
	.datab(!\uut|PC|pc_out [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uut|PC|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uut|PC|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|PC|Add0~113 .extended_lut = "off";
defparam \uut|PC|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \uut|PC|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N55
dffeas \uut|PC|pc_out[31] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\uut|PC|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|PC|pc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|PC|pc_out[31] .is_wysiwyg = "true";
defparam \uut|PC|pc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \uut|ALUSrc_Mux|out[31]~28 (
// Equation(s):
// \uut|ALUSrc_Mux|out[31]~28_combout  = ( \uut|RegFile|Mux32~0_combout  & ( \uut|Control|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(!\uut|Control|WideOr4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uut|RegFile|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uut|ALUSrc_Mux|out[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uut|ALUSrc_Mux|out[31]~28 .extended_lut = "off";
defparam \uut|ALUSrc_Mux|out[31]~28 .lut_mask = 64'h0000000033333333;
defparam \uut|ALUSrc_Mux|out[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N24
cyclonev_lcell_comb \show|Mux0~1 (
// Equation(s):
// \show|Mux0~1_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (\uut|ALUSrc_Mux|out[31]~28_combout  & (\SW[2]~input_o ))) # (\SW[0]~input_o  & (((!\SW[2]~input_o  & \uut|PC|pc_out [31]))))) ) ) # ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & 
// ((!\SW[0]~input_o  & (((\uut|Control|Decoder1~1_combout )))) # (\SW[0]~input_o  & (\uut|RegFile|Mux0~0_combout )))) ) )

	.dataa(!\uut|RegFile|Mux0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\uut|Control|Decoder1~1_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\uut|PC|pc_out [31]),
	.datag(!\uut|ALUSrc_Mux|out[31]~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux0~1 .extended_lut = "on";
defparam \show|Mux0~1 .lut_mask = 64'h000C1D00330C1D00;
defparam \show|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N27
cyclonev_lcell_comb \show|Mux0~0 (
// Equation(s):
// \show|Mux0~0_combout  = ( \uut|ALU|_~125_sumout  & ( ((\uut|Control|Selector0~0_combout  & \show|Mux1~1_combout )) # (\show|Mux0~1_combout ) ) ) # ( !\uut|ALU|_~125_sumout  & ( \show|Mux0~1_combout  ) )

	.dataa(!\uut|Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\show|Mux0~1_combout ),
	.datad(!\show|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\uut|ALU|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\show|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \show|Mux0~0 .extended_lut = "off";
defparam \show|Mux0~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \show|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
