Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 26 22:39:04 2017
| Host         : BeatsGr running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           19 |
| No           | No                    | Yes                    |              86 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              67 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+
|  clk_generator/inst/VGA_clk | reset_IBUF                    |                             |                1 |              2 |
|  SCCB/mI2C_CTRL_CLK         |                               | SCCB/ua/SD_COUNTER_reg[0]_0 |                3 |              4 |
|  SCCB/mI2C_CTRL_CLK         | SCCB/ua/SD_COUNTER[6]_i_1_n_0 | SCCB/ua/SD_COUNTER_reg[0]_0 |                1 |              7 |
|  ImageReader/clka_BUFG      |                               |                             |                3 |              8 |
|  clk_generator/inst/VGA_clk | VGA/vCounter                  | SCCB/ua/SD_COUNTER_reg[0]_0 |                3 |             10 |
|  clk_generator/inst/XCLK    |                               |                             |                3 |             12 |
|  clk_IBUF_BUFG              |                               | SCCB/ua/SD_COUNTER_reg[0]_0 |                5 |             15 |
|  clk_IBUF_BUFG              | SCCB/LUT_INDEX                | SCCB/ua/SD_COUNTER_reg[0]_0 |                4 |             16 |
|  clk_IBUF_BUFG              | SCCB/mI2C_DATA_0              | SCCB/ua/SD_COUNTER_reg[0]_0 |                5 |             17 |
|  SCCB/mI2C_CTRL_CLK         | SCCB/ua/SD[22]_i_1_n_0        | SCCB/ua/SD_COUNTER_reg[0]_0 |                4 |             17 |
|  clk_IBUF_BUFG              |                               |                             |               13 |             19 |
|  ImageReader/clka_BUFG      |                               | SCCB/ua/SD_COUNTER_reg[0]_0 |                5 |             19 |
|  clk_generator/inst/VGA_clk |                               | SCCB/ua/SD_COUNTER_reg[0]_0 |                6 |             23 |
|  pclk                       |                               | SCCB/ua/SD_COUNTER_reg[0]_0 |               11 |             25 |
+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


