8a39e9fa5782 ("clk: bcm2835: Register the DSI0/DSI1 pixel clocks.")
b19f009d4510 ("clk: bcm2835: Migrate to clk_hw based registration and OF APIs")
9e400c5cc5c1 ("clk: bcm2835: Mark the CM SDRAM clock's parent as critical")
d3d6f15fd376 ("clk: bcm2835: add missing osc and per clocks")
728436956aa1 ("clk: bcm2835: add missing PLL clock dividers")
33b689600f43 ("clk: bcm2835: enable management of PCM clock")
3b15afefbef9 ("clk: bcm2835: reorganize bcm2835_clock_array assignment")
56eb3a2ed972 ("clk: bcm2835: remove use of BCM2835_CLOCK_COUNT in driver")
6e1e60dacee7 ("clk: bcm2835: clean up coding style issues")
959ca92a3235 ("clk: bcm2835: correctly enable fractional clock support")
997f16bd5d2e ("clk: bcm2835: divider value has to be 1 or more")
bd41aa677314 ("clk: bcm: Remove CLK_IS_ROOT")
cfbab8fbab9c ("clk: bcm2835: Add PWM clock support")
6d18b8adbe67 ("clk: bcm2835: Support for clock parent selection")
9c95b32ca093 ("clk: bcm2835: add a round up ability to the clock divisor")
5e63dcc74b30 ("clk: bcm2835: Add a driver for the auxiliary peripheral clock gates.")
