Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:45:08 2020
| Host         : DESKTOP-IAE150N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              75 |           20 |
| Yes          | No                    | No                     |             161 |           69 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             565 |          131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |              Enable Signal             |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                   | u0/u1/slow_clk_en                      |                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                   | u6/sendStr[133][3]_i_1_n_0             | u6/sendStr[131][0]_i_1_n_0                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                   | u0/d2/FSM_sequential_state_reg[0]_1[0] |                                                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                   | u0/d1/FSM_sequential_state_reg[2][0]   |                                                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                   | u6/sendStr[106][2]_i_1_n_0             | u6/sendStr[98][1]_i_1_n_0                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                   | u6/sendStr[106][2]_i_1_n_0             | u6/sendStr[99][0]_i_1_n_0                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | u6/sendStr[95][6]_i_1_n_0              |                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                   | u6/sendStr[94][6]_i_1_n_0              |                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   | u6/strIndex                            |                                                  |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG                   | u6/uartSend                            |                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   | u6/sendStr[158][0]_i_1_n_0             |                                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                   | u6/sendStr[133][3]_i_1_n_0             |                                                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                   |                                        | u6/Inst_UART_TX_CTRL/bitTmr                      |                4 |             14 |         3.50 |
|  u5/out_temp_log_reg[15]_i_2_n_0 |                                        |                                                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                   |                                        | u6/Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                   | u0/d1/E[0]                             |                                                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                   | u0/d2/FSM_sequential_state_reg[0][0]   |                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                   |                                        | u6/reset_cntr0                                   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                   | u6/sendStr[106][2]_i_1_n_0             |                                                  |               12 |             22 |         1.83 |
|  clk_IBUF_BUFG                   | u0/d2/out[1]                           |                                                  |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG                   |                                        | u0/u1/clear                                      |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                   | uart_mode                              |                                                  |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG                   | u6/Inst_UART_TX_CTRL/bitIndex          | u6/Inst_UART_TX_CTRL/READY                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                   | u6/strIndex                            | u6/strIndex0                                     |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG                   |                                        |                                                  |               18 |             58 |         3.22 |
|  clk_IBUF_BUFG                   | u6/sendStr[64]_121                     | u6/sendStr[0]_118                                |               13 |             71 |         5.46 |
|  clk_IBUF_BUFG                   | u6/sendStr[76]_120                     | u6/sendStr[0]_118                                |               22 |             91 |         4.14 |
|  clk_IBUF_BUFG                   | u6/sendStr[38]_119                     | u6/sendStr[0]_118                                |               37 |            142 |         3.84 |
|  clk_IBUF_BUFG                   | u6/strEnd[7]_i_2_n_0                   | u6/sendStr[0]_118                                |               35 |            186 |         5.31 |
+----------------------------------+----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


