// Seed: 2102028372
module module_0;
  timeunit 1ps / 1ps;
  reg id_1;
  assign id_1.id_1 = id_1;
  reg id_2;
  assign id_2 = 1;
  always #1 begin : LABEL_0
    begin : LABEL_0
      id_1 <= id_2;
      if (1) return id_2;
      id_2 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  task id_5;
    id_5 <= 1;
  endtask
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always
  `define pp_16 0
  module_0 modCall_1 ();
endmodule
