INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_f65c3b4ad8785c13'...
Applying external generics to 'addsb_11_0_f65c3b4ad8785c13'...
Delivering associated files for 'addsb_11_0_f65c3b4ad8785c13'...
Generating implementation netlist for 'addsb_11_0_f65c3b4ad8785c13'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_f65c3b4ad8785c13'...
Running synthesis for 'addsb_11_0_f65c3b4ad8785c13'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_f65c3b4ad8785c13'...
Writing VHDL behavioral simulation model for 'addsb_11_0_f65c3b4ad8785c13'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/addsb_11_0_f65c3b4ad8785
c13
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/addsb_11_0_f65c3b4ad8785
c13
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_f65c3b4ad8785c13'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_0982e05b26d41eef'...
Applying external generics to 'bmg_72_0982e05b26d41eef'...
Delivering associated files for 'bmg_72_0982e05b26d41eef'...
Delivering EJava files for 'bmg_72_0982e05b26d41eef'...
Generating implementation netlist for 'bmg_72_0982e05b26d41eef'...
INFO:sim - Pre-processing HDL files for 'bmg_72_0982e05b26d41eef'...
Running synthesis for 'bmg_72_0982e05b26d41eef'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_0982e05b26d41eef'...
Writing VHDL behavioral simulation model for 'bmg_72_0982e05b26d41eef'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_0982e05b26d41eef'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_0ebe52f0796e6018'...
Applying external generics to 'bmg_72_0ebe52f0796e6018'...
Delivering associated files for 'bmg_72_0ebe52f0796e6018'...
Delivering EJava files for 'bmg_72_0ebe52f0796e6018'...
Generating implementation netlist for 'bmg_72_0ebe52f0796e6018'...
INFO:sim - Pre-processing HDL files for 'bmg_72_0ebe52f0796e6018'...
Running synthesis for 'bmg_72_0ebe52f0796e6018'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_0ebe52f0796e6018'...
Writing VHDL behavioral simulation model for 'bmg_72_0ebe52f0796e6018'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_0ebe52f0796e6018'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_246e222abe66c216'...
Applying external generics to 'bmg_72_246e222abe66c216'...
Delivering associated files for 'bmg_72_246e222abe66c216'...
Delivering EJava files for 'bmg_72_246e222abe66c216'...
Generating implementation netlist for 'bmg_72_246e222abe66c216'...
INFO:sim - Pre-processing HDL files for 'bmg_72_246e222abe66c216'...
Running synthesis for 'bmg_72_246e222abe66c216'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_246e222abe66c216'...
Writing VHDL behavioral simulation model for 'bmg_72_246e222abe66c216'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_246e222abe66c216'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_2e28d8b7ce374e24'...
Applying external generics to 'bmg_72_2e28d8b7ce374e24'...
Delivering associated files for 'bmg_72_2e28d8b7ce374e24'...
Delivering EJava files for 'bmg_72_2e28d8b7ce374e24'...
Generating implementation netlist for 'bmg_72_2e28d8b7ce374e24'...
INFO:sim - Pre-processing HDL files for 'bmg_72_2e28d8b7ce374e24'...
Running synthesis for 'bmg_72_2e28d8b7ce374e24'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_2e28d8b7ce374e24'...
Writing VHDL behavioral simulation model for 'bmg_72_2e28d8b7ce374e24'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_2e28d8b7ce374e24'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_2eec44623d367658'...
Applying external generics to 'bmg_72_2eec44623d367658'...
Delivering associated files for 'bmg_72_2eec44623d367658'...
Delivering EJava files for 'bmg_72_2eec44623d367658'...
Generating implementation netlist for 'bmg_72_2eec44623d367658'...
INFO:sim - Pre-processing HDL files for 'bmg_72_2eec44623d367658'...
Running synthesis for 'bmg_72_2eec44623d367658'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_2eec44623d367658'...
Writing VHDL behavioral simulation model for 'bmg_72_2eec44623d367658'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_2eec44623d367658'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_3e05483b044fa88c'...
Applying external generics to 'bmg_72_3e05483b044fa88c'...
Delivering associated files for 'bmg_72_3e05483b044fa88c'...
Delivering EJava files for 'bmg_72_3e05483b044fa88c'...
Generating implementation netlist for 'bmg_72_3e05483b044fa88c'...
INFO:sim - Pre-processing HDL files for 'bmg_72_3e05483b044fa88c'...
Running synthesis for 'bmg_72_3e05483b044fa88c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_3e05483b044fa88c'...
Writing VHDL behavioral simulation model for 'bmg_72_3e05483b044fa88c'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_3e05483b044fa88c'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_3fc848ca6f2fb3e5'...
Applying external generics to 'bmg_72_3fc848ca6f2fb3e5'...
Delivering associated files for 'bmg_72_3fc848ca6f2fb3e5'...
Delivering EJava files for 'bmg_72_3fc848ca6f2fb3e5'...
Generating implementation netlist for 'bmg_72_3fc848ca6f2fb3e5'...
INFO:sim - Pre-processing HDL files for 'bmg_72_3fc848ca6f2fb3e5'...
Running synthesis for 'bmg_72_3fc848ca6f2fb3e5'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_3fc848ca6f2fb3e5'...
Writing VHDL behavioral simulation model for 'bmg_72_3fc848ca6f2fb3e5'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_3fc848ca6f2fb3e5'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_48aecbcc669a19be'...
Applying external generics to 'bmg_72_48aecbcc669a19be'...
Delivering associated files for 'bmg_72_48aecbcc669a19be'...
Delivering EJava files for 'bmg_72_48aecbcc669a19be'...
Generating implementation netlist for 'bmg_72_48aecbcc669a19be'...
INFO:sim - Pre-processing HDL files for 'bmg_72_48aecbcc669a19be'...
Running synthesis for 'bmg_72_48aecbcc669a19be'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_48aecbcc669a19be'...
Writing VHDL behavioral simulation model for 'bmg_72_48aecbcc669a19be'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_48aecbcc669a19be'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_654583903c8e8194'...
Applying external generics to 'bmg_72_654583903c8e8194'...
Delivering associated files for 'bmg_72_654583903c8e8194'...
Delivering EJava files for 'bmg_72_654583903c8e8194'...
Generating implementation netlist for 'bmg_72_654583903c8e8194'...
INFO:sim - Pre-processing HDL files for 'bmg_72_654583903c8e8194'...
Running synthesis for 'bmg_72_654583903c8e8194'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_654583903c8e8194'...
Writing VHDL behavioral simulation model for 'bmg_72_654583903c8e8194'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_654583903c8e8194'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_912f853d170eb76f'...
Applying external generics to 'bmg_72_912f853d170eb76f'...
Delivering associated files for 'bmg_72_912f853d170eb76f'...
Delivering EJava files for 'bmg_72_912f853d170eb76f'...
Generating implementation netlist for 'bmg_72_912f853d170eb76f'...
INFO:sim - Pre-processing HDL files for 'bmg_72_912f853d170eb76f'...
Running synthesis for 'bmg_72_912f853d170eb76f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_912f853d170eb76f'...
Writing VHDL behavioral simulation model for 'bmg_72_912f853d170eb76f'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_912f853d170eb76f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_95650c95bb98bfbd'...
Applying external generics to 'bmg_72_95650c95bb98bfbd'...
Delivering associated files for 'bmg_72_95650c95bb98bfbd'...
Delivering EJava files for 'bmg_72_95650c95bb98bfbd'...
Generating implementation netlist for 'bmg_72_95650c95bb98bfbd'...
INFO:sim - Pre-processing HDL files for 'bmg_72_95650c95bb98bfbd'...
Running synthesis for 'bmg_72_95650c95bb98bfbd'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_95650c95bb98bfbd'...
Writing VHDL behavioral simulation model for 'bmg_72_95650c95bb98bfbd'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_95650c95bb98bfbd'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_9628accf375c9240'...
Applying external generics to 'bmg_72_9628accf375c9240'...
Delivering associated files for 'bmg_72_9628accf375c9240'...
Delivering EJava files for 'bmg_72_9628accf375c9240'...
Generating implementation netlist for 'bmg_72_9628accf375c9240'...
INFO:sim - Pre-processing HDL files for 'bmg_72_9628accf375c9240'...
Running synthesis for 'bmg_72_9628accf375c9240'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_9628accf375c9240'...
Writing VHDL behavioral simulation model for 'bmg_72_9628accf375c9240'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_9628accf375c9240'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_967630e6b2a5c300'...
Applying external generics to 'bmg_72_967630e6b2a5c300'...
Delivering associated files for 'bmg_72_967630e6b2a5c300'...
Delivering EJava files for 'bmg_72_967630e6b2a5c300'...
Generating implementation netlist for 'bmg_72_967630e6b2a5c300'...
INFO:sim - Pre-processing HDL files for 'bmg_72_967630e6b2a5c300'...
Running synthesis for 'bmg_72_967630e6b2a5c300'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_967630e6b2a5c300'...
Writing VHDL behavioral simulation model for 'bmg_72_967630e6b2a5c300'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_967630e6b2a5c300'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_9be7d465d5eaaba3'...
Applying external generics to 'bmg_72_9be7d465d5eaaba3'...
Delivering associated files for 'bmg_72_9be7d465d5eaaba3'...
Delivering EJava files for 'bmg_72_9be7d465d5eaaba3'...
Generating implementation netlist for 'bmg_72_9be7d465d5eaaba3'...
INFO:sim - Pre-processing HDL files for 'bmg_72_9be7d465d5eaaba3'...
Running synthesis for 'bmg_72_9be7d465d5eaaba3'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_9be7d465d5eaaba3'...
Writing VHDL behavioral simulation model for 'bmg_72_9be7d465d5eaaba3'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_9be7d465d5eaaba3'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_b69451ed038a8d73'...
Applying external generics to 'bmg_72_b69451ed038a8d73'...
Delivering associated files for 'bmg_72_b69451ed038a8d73'...
Delivering EJava files for 'bmg_72_b69451ed038a8d73'...
Generating implementation netlist for 'bmg_72_b69451ed038a8d73'...
INFO:sim - Pre-processing HDL files for 'bmg_72_b69451ed038a8d73'...
Running synthesis for 'bmg_72_b69451ed038a8d73'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_b69451ed038a8d73'...
Writing VHDL behavioral simulation model for 'bmg_72_b69451ed038a8d73'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_b69451ed038a8d73'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_c7aab016f93a6382'...
Applying external generics to 'bmg_72_c7aab016f93a6382'...
Delivering associated files for 'bmg_72_c7aab016f93a6382'...
Delivering EJava files for 'bmg_72_c7aab016f93a6382'...
Generating implementation netlist for 'bmg_72_c7aab016f93a6382'...
INFO:sim - Pre-processing HDL files for 'bmg_72_c7aab016f93a6382'...
Running synthesis for 'bmg_72_c7aab016f93a6382'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_c7aab016f93a6382'...
Writing VHDL behavioral simulation model for 'bmg_72_c7aab016f93a6382'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_c7aab016f93a6382'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_e0b3efafc42ce43e'...
Applying external generics to 'bmg_72_e0b3efafc42ce43e'...
Delivering associated files for 'bmg_72_e0b3efafc42ce43e'...
Delivering EJava files for 'bmg_72_e0b3efafc42ce43e'...
Generating implementation netlist for 'bmg_72_e0b3efafc42ce43e'...
INFO:sim - Pre-processing HDL files for 'bmg_72_e0b3efafc42ce43e'...
Running synthesis for 'bmg_72_e0b3efafc42ce43e'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_e0b3efafc42ce43e'...
Writing VHDL behavioral simulation model for 'bmg_72_e0b3efafc42ce43e'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_e0b3efafc42ce43e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_9f2a2f53426c6ba5'...
Applying external generics to 'cntr_11_0_9f2a2f53426c6ba5'...
Delivering associated files for 'cntr_11_0_9f2a2f53426c6ba5'...
Generating implementation netlist for 'cntr_11_0_9f2a2f53426c6ba5'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_9f2a2f53426c6ba5'...
Running synthesis for 'cntr_11_0_9f2a2f53426c6ba5'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_9f2a2f53426c6ba5'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9f2a2f53426c6ba5'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/cntr_11_0_9f2a2f53426c6b
a5
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/cntr_11_0_9f2a2f53426c6b
a5
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_9f2a2f53426c6ba5'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_bf568bdf3cd9f9c7'...
Applying external generics to 'cntr_11_0_bf568bdf3cd9f9c7'...
Delivering associated files for 'cntr_11_0_bf568bdf3cd9f9c7'...
Generating implementation netlist for 'cntr_11_0_bf568bdf3cd9f9c7'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_bf568bdf3cd9f9c7'...
Running synthesis for 'cntr_11_0_bf568bdf3cd9f9c7'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_bf568bdf3cd9f9c7'...
Writing VHDL behavioral simulation model for 'cntr_11_0_bf568bdf3cd9f9c7'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/cntr_11_0_bf568bdf3cd9f9
c7
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/c3e489988ea58d309/tmp/_cg/cntr_11_0_bf568bdf3cd9f9
c7
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_bf568bdf3cd9f9c7'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
