// Seed: 3258664747
macromodule module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4
);
  final $clog2(26);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd73,
    parameter id_7 = 32'd43
) (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 _id_4,
    output wand id_5,
    input wand id_6,
    input wor _id_7
);
  wire id_9;
  assign id_3 = 1 - 1;
  logic [id_4 : id_7] id_10;
  ;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_6,
      id_5,
      id_6
  );
endmodule
