# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name:            test_add_v64s8
alignment:       16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $x2, $x4

    ; CHECK-LABEL: name: test_add_v64s8
    ; CHECK: liveins: $x2, $x4
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vec512 = COPY $x2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vec512 = COPY $x4
    ; CHECK-NEXT: [[VADD_8_:%[0-9]+]]:vec512 = VADD_8 [[COPY1]], [[COPY]]
    ; CHECK-NEXT: $x0 = COPY [[VADD_8_]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $x0
    %0:vregbank(<64 x s8>) = COPY $x2
    %1:vregbank(<64 x s8>) = COPY $x4
    %2:vregbank(<64 x s8>) = G_ADD %1, %0
    $x0 = COPY %2(<64 x s8>)
    PseudoRET implicit $lr, implicit $x0

...
---
name:            test_add_v32s16
alignment:       16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $x2, $x4

    ; CHECK-LABEL: name: test_add_v32s16
    ; CHECK: liveins: $x2, $x4
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vec512 = COPY $x2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vec512 = COPY $x4
    ; CHECK-NEXT: [[VADD_16_:%[0-9]+]]:vec512 = VADD_16 [[COPY1]], [[COPY]]
    ; CHECK-NEXT: $x0 = COPY [[VADD_16_]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $x0
    %0:vregbank(<32 x s16>) = COPY $x2
    %1:vregbank(<32 x s16>) = COPY $x4
    %2:vregbank(<32 x s16>) = G_ADD %1, %0
    $x0 = COPY %2(<32 x s16>)
    PseudoRET implicit $lr, implicit $x0

...
---
name:            test_add_v16s32
alignment:       16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $x2, $x4

    ; CHECK-LABEL: name: test_add_v16s32
    ; CHECK: liveins: $x2, $x4
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vec512 = COPY $x2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vec512 = COPY $x4
    ; CHECK-NEXT: [[VADD_32_:%[0-9]+]]:vec512 = VADD_32 [[COPY1]], [[COPY]]
    ; CHECK-NEXT: $x0 = COPY [[VADD_32_]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $x0
    %0:vregbank(<16 x s32>) = COPY $x2
    %1:vregbank(<16 x s32>) = COPY $x4
    %2:vregbank(<16 x s32>) = G_ADD %1, %0
    $x0 = COPY %2(<16 x s32>)
    PseudoRET implicit $lr, implicit $x0

...
