

================================================================
== Vitis HLS Report for 'expectation_cost_3_s'
================================================================
* Date:           Thu Nov 20 16:57:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.498 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      555|      555|  5.550 us|  5.550 us|  555|  555|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144  |expectation_cost_3_Pipeline_VITIS_LOOP_177_1  |      544|      544|  5.440 us|  5.440 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%argmax_loc = alloca i64 1"   --->   Operation 13 'alloca' 'argmax_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_loc = alloca i64 1"   --->   Operation 14 'alloca' 'result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i32 %d, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%d_load = load i4 %d_addr"   --->   Operation 16 'load' 'd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr i32 %d, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'd_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load = load i4 %d_addr"   --->   Operation 18 'load' 'd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%d_load_1 = load i4 %d_addr_1"   --->   Operation 19 'load' 'd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr i32 %d, i64 0, i64 2"   --->   Operation 20 'getelementptr' 'd_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_1 = load i4 %d_addr_1"   --->   Operation 21 'load' 'd_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 22 [2/2] (2.32ns)   --->   "%d_load_2 = load i4 %d_addr_2"   --->   Operation 22 'load' 'd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%d_addr_3 = getelementptr i32 %d, i64 0, i64 3"   --->   Operation 23 'getelementptr' 'd_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_2 = load i4 %d_addr_2"   --->   Operation 24 'load' 'd_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.32ns)   --->   "%d_load_3 = load i4 %d_addr_3"   --->   Operation 25 'load' 'd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%d_addr_4 = getelementptr i32 %d, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'd_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_3 = load i4 %d_addr_3"   --->   Operation 27 'load' 'd_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 28 [2/2] (2.32ns)   --->   "%d_load_4 = load i4 %d_addr_4"   --->   Operation 28 'load' 'd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%d_addr_5 = getelementptr i32 %d, i64 0, i64 5"   --->   Operation 29 'getelementptr' 'd_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_4 = load i4 %d_addr_4"   --->   Operation 30 'load' 'd_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 31 [2/2] (2.32ns)   --->   "%d_load_5 = load i4 %d_addr_5"   --->   Operation 31 'load' 'd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%d_addr_6 = getelementptr i32 %d, i64 0, i64 6"   --->   Operation 32 'getelementptr' 'd_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_5 = load i4 %d_addr_5"   --->   Operation 33 'load' 'd_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 34 [2/2] (2.32ns)   --->   "%d_load_6 = load i4 %d_addr_6"   --->   Operation 34 'load' 'd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%d_addr_7 = getelementptr i32 %d, i64 0, i64 7"   --->   Operation 35 'getelementptr' 'd_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_6 = load i4 %d_addr_6"   --->   Operation 36 'load' 'd_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 37 [2/2] (2.32ns)   --->   "%d_load_7 = load i4 %d_addr_7"   --->   Operation 37 'load' 'd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%d_addr_8 = getelementptr i32 %d, i64 0, i64 8"   --->   Operation 38 'getelementptr' 'd_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_7 = load i4 %d_addr_7"   --->   Operation 39 'load' 'd_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 40 [2/2] (2.32ns)   --->   "%d_load_8 = load i4 %d_addr_8"   --->   Operation 40 'load' 'd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 6.64>
ST_10 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%d_load_8 = load i4 %d_addr_8"   --->   Operation 41 'load' 'd_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 42 [2/2] (4.32ns)   --->   "%call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%result_loc_load = load i32 %result_loc"   --->   Operation 48 'load' 'result_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%argmax_loc_load = load i32 %argmax_loc"   --->   Operation 49 'load' 'argmax_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %result_loc_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 50 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %argmax_loc_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 51 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln194 = ret i64 %mrv_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:194]   --->   Operation 52 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
argmax_loc        (alloca       ) [ 0011111111111]
result_loc        (alloca       ) [ 0011111111111]
d_addr            (getelementptr) [ 0010000000000]
d_addr_1          (getelementptr) [ 0001000000000]
d_load            (load         ) [ 0001111111110]
d_addr_2          (getelementptr) [ 0000100000000]
d_load_1          (load         ) [ 0000111111110]
d_addr_3          (getelementptr) [ 0000010000000]
d_load_2          (load         ) [ 0000011111110]
d_addr_4          (getelementptr) [ 0000001000000]
d_load_3          (load         ) [ 0000001111110]
d_addr_5          (getelementptr) [ 0000000100000]
d_load_4          (load         ) [ 0000000111110]
d_addr_6          (getelementptr) [ 0000000010000]
d_load_5          (load         ) [ 0000000011110]
d_addr_7          (getelementptr) [ 0000000001000]
d_load_6          (load         ) [ 0000000001110]
d_addr_8          (getelementptr) [ 0000000000100]
d_load_7          (load         ) [ 0000000000110]
d_load_8          (load         ) [ 0000000000010]
call_ln0          (call         ) [ 0000000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000000]
specmemcore_ln0   (specmemcore  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
result_loc_load   (load         ) [ 0000000000000]
argmax_loc_load   (load         ) [ 0000000000000]
mrv               (insertvalue  ) [ 0000000000000]
mrv_1             (insertvalue  ) [ 0000000000000]
ret_ln194         (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expectation_cost<3>_Pipeline_VITIS_LOOP_177_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="argmax_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="argmax_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="result_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="d_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/1 d_load_1/2 d_load_2/3 d_load_3/4 d_load_4/5 d_load_5/6 d_load_6/7 d_load_7/8 d_load_8/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="d_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="d_addr_2_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_2/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="d_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_3/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="d_addr_4_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_4/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="d_addr_5_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_5/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="d_addr_6_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_6/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="d_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_7/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="d_addr_8_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_8/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="8"/>
<pin id="149" dir="0" index="4" bw="32" slack="7"/>
<pin id="150" dir="0" index="5" bw="32" slack="6"/>
<pin id="151" dir="0" index="6" bw="32" slack="5"/>
<pin id="152" dir="0" index="7" bw="32" slack="4"/>
<pin id="153" dir="0" index="8" bw="32" slack="3"/>
<pin id="154" dir="0" index="9" bw="32" slack="2"/>
<pin id="155" dir="0" index="10" bw="32" slack="1"/>
<pin id="156" dir="0" index="11" bw="32" slack="0"/>
<pin id="157" dir="0" index="12" bw="32" slack="9"/>
<pin id="158" dir="0" index="13" bw="32" slack="9"/>
<pin id="159" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="result_loc_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="11"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_loc_load/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="argmax_loc_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="11"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="argmax_loc_load/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/12 "/>
</bind>
</comp>

<comp id="182" class="1005" name="argmax_loc_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="9"/>
<pin id="184" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="argmax_loc "/>
</bind>
</comp>

<comp id="188" class="1005" name="result_loc_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="9"/>
<pin id="190" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="result_loc "/>
</bind>
</comp>

<comp id="194" class="1005" name="d_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="d_addr_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="d_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="8"/>
<pin id="206" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="d_load "/>
</bind>
</comp>

<comp id="209" class="1005" name="d_addr_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="d_load_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="7"/>
<pin id="216" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="d_load_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="d_addr_3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="d_load_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="6"/>
<pin id="226" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="d_load_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="d_addr_4_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="d_load_3_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="5"/>
<pin id="236" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="d_load_3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="d_addr_5_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="d_load_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="d_load_4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="d_addr_6_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="d_load_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="3"/>
<pin id="256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d_load_5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="d_addr_7_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_7 "/>
</bind>
</comp>

<comp id="264" class="1005" name="d_load_6_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2"/>
<pin id="266" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_load_6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="d_addr_8_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="d_load_7_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_load_7 "/>
</bind>
</comp>

<comp id="279" class="1005" name="d_load_8_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="72" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="81" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="90" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="163"><net_src comp="66" pin="3"/><net_sink comp="144" pin=11"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="167" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="50" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="144" pin=13"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="191"><net_src comp="54" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="197"><net_src comp="58" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="202"><net_src comp="72" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="207"><net_src comp="66" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="212"><net_src comp="81" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="217"><net_src comp="66" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="222"><net_src comp="90" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="227"><net_src comp="66" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="232"><net_src comp="99" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="237"><net_src comp="66" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="242"><net_src comp="108" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="247"><net_src comp="66" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="144" pin=7"/></net>

<net id="252"><net_src comp="117" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="257"><net_src comp="66" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="262"><net_src comp="126" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="267"><net_src comp="66" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="272"><net_src comp="135" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="277"><net_src comp="66" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="144" pin=10"/></net>

<net id="282"><net_src comp="66" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="144" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: expectation_cost<3> : state_re | {10 11 }
	Port: expectation_cost<3> : state_im | {10 11 }
	Port: expectation_cost<3> : d | {1 2 3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		d_load : 1
	State 2
		d_load_1 : 1
	State 3
		d_load_2 : 1
	State 4
		d_load_3 : 1
	State 5
		d_load_4 : 1
	State 6
		d_load_5 : 1
	State 7
		d_load_6 : 1
	State 8
		d_load_7 : 1
	State 9
		d_load_8 : 1
	State 10
		call_ln0 : 1
	State 11
	State 12
		mrv : 1
		mrv_1 : 2
		ret_ln194 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144 |    30   |  31.76  |   7623  |   9851  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|insertvalue|                        mrv_fu_170                       |    0    |    0    |    0    |    0    |
|          |                       mrv_1_fu_176                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    30   |  31.76  |   7623  |   9851  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|argmax_loc_reg_182|   32   |
| d_addr_1_reg_199 |    4   |
| d_addr_2_reg_209 |    4   |
| d_addr_3_reg_219 |    4   |
| d_addr_4_reg_229 |    4   |
| d_addr_5_reg_239 |    4   |
| d_addr_6_reg_249 |    4   |
| d_addr_7_reg_259 |    4   |
| d_addr_8_reg_269 |    4   |
|  d_addr_reg_194  |    4   |
| d_load_1_reg_214 |   32   |
| d_load_2_reg_224 |   32   |
| d_load_3_reg_234 |   32   |
| d_load_4_reg_244 |   32   |
| d_load_5_reg_254 |   32   |
| d_load_6_reg_264 |   32   |
| d_load_7_reg_274 |   32   |
| d_load_8_reg_279 |   32   |
|  d_load_reg_204  |   32   |
|result_loc_reg_188|   32   |
+------------------+--------+
|       Total      |   388  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     grp_access_fu_66                    |  p0  |  18  |   4  |   72   ||    0    ||    87   |
| grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144 |  p11 |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                          |      |      |      |   136  ||  4.4294 ||    0    ||    96   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |   31   |  7623  |  9851  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   96   |
|  Register |    -   |    -   |   388  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   36   |  8011  |  9947  |
+-----------+--------+--------+--------+--------+
