vendor_name = ModelSim
source_file = 1, C:/Users/chico/Desktop/UNI/1_ANO/2_semestre/LSD/Aula2/Parte2/Mux4_1v2.vhd
source_file = 1, C:/Users/chico/Desktop/UNI/1_ANO/2_semestre/LSD/Aula2/Parte2/Mux4_1.bdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/chico/Desktop/UNI/1_ANO/2_semestre/LSD/Aula2/Parte2/db/Mux4_1.cbx.xml
design_name = hard_block
design_name = Mux4_1v2
instance = comp, \Y~output\, Y~output, Mux4_1v2, 1
instance = comp, \Sel[1]~input\, Sel[1]~input, Mux4_1v2, 1
instance = comp, \B~input\, B~input, Mux4_1v2, 1
instance = comp, \Sel[0]~input\, Sel[0]~input, Mux4_1v2, 1
instance = comp, \A~input\, A~input, Mux4_1v2, 1
instance = comp, \Mux0~0\, Mux0~0, Mux4_1v2, 1
instance = comp, \D~input\, D~input, Mux4_1v2, 1
instance = comp, \C~input\, C~input, Mux4_1v2, 1
instance = comp, \Mux0~1\, Mux0~1, Mux4_1v2, 1
