{"vcs1":{"timestamp_begin":1731757005.316552260, "rt":1.92, "ut":0.60, "st":0.25}}
{"vcselab":{"timestamp_begin":1731757007.319277277, "rt":0.93, "ut":0.33, "st":0.13}}
{"link":{"timestamp_begin":1731757008.320886092, "rt":0.36, "ut":0.17, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731757004.641298656}
{"VCS_COMP_START_TIME": 1731757004.641298656}
{"VCS_COMP_END_TIME": 1731757010.394522113}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331464}}
{"stitch_vcselab": {"peak_mem": 231540}}
