module module_subgcd(out,in1,in2);
   input [0:15] in1,in2;
   output reg [0:15] out;
   always @(*)
       out=in1-in2;
endmodule