// Seed: 2776352915
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  supply1 id_5;
  wor id_6 = 1 & id_5#(
      .id_4(id_3),
      .id_2(1),
      .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  module_0(
      id_3, id_6
  );
  assign id_3 = 1;
endmodule
