const char vf_overlay_cuda_ptx[] = \
	"//\n"
	"// Generated by NVIDIA NVVM Compiler\n"
	"//\n"
	"// Compiler Build ID: CL-26907403\n"
	"// Cuda compilation tools, release 10.1, V10.1.243\n"
	"// Based on LLVM 3.4svn\n"
	"//\n"
	"\n"
	".version 6.4\n"
	".target sm_30\n"
	".address_size 64\n"
	"\n"
	"	// .globl	Overlay_Cuda\n"
	"\n"
	".visible .entry Overlay_Cuda(\n"
	"	.param .u32 Overlay_Cuda_param_0,\n"
	"	.param .u32 Overlay_Cuda_param_1,\n"
	"	.param .u64 Overlay_Cuda_param_2,\n"
	"	.param .u32 Overlay_Cuda_param_3,\n"
	"	.param .u64 Overlay_Cuda_param_4,\n"
	"	.param .u32 Overlay_Cuda_param_5,\n"
	"	.param .u32 Overlay_Cuda_param_6,\n"
	"	.param .u32 Overlay_Cuda_param_7,\n"
	"	.param .u64 Overlay_Cuda_param_8,\n"
	"	.param .u32 Overlay_Cuda_param_9,\n"
	"	.param .u32 Overlay_Cuda_param_10,\n"
	"	.param .u32 Overlay_Cuda_param_11\n"
	")\n"
	"{\n"
	"	.reg .pred 	%p<9>;\n"
	"	.reg .b16 	%rs<4>;\n"
	"	.reg .f32 	%f<12>;\n"
	"	.reg .b32 	%r<28>;\n"
	"	.reg .b64 	%rd<13>;\n"
	"\n"
	"\n"
	"	ld.param.u32 	%r5, [Overlay_Cuda_param_0];\n"
	"	ld.param.u32 	%r6, [Overlay_Cuda_param_1];\n"
	"	ld.param.u64 	%rd1, [Overlay_Cuda_param_2];\n"
	"	ld.param.u32 	%r7, [Overlay_Cuda_param_3];\n"
	"	ld.param.u64 	%rd2, [Overlay_Cuda_param_4];\n"
	"	ld.param.u32 	%r8, [Overlay_Cuda_param_5];\n"
	"	ld.param.u32 	%r12, [Overlay_Cuda_param_6];\n"
	"	ld.param.u32 	%r13, [Overlay_Cuda_param_7];\n"
	"	ld.param.u64 	%rd3, [Overlay_Cuda_param_8];\n"
	"	ld.param.u32 	%r9, [Overlay_Cuda_param_9];\n"
	"	ld.param.u32 	%r10, [Overlay_Cuda_param_10];\n"
	"	ld.param.u32 	%r11, [Overlay_Cuda_param_11];\n"
	"	mov.u32 	%r14, %ntid.x;\n"
	"	mov.u32 	%r15, %ctaid.x;\n"
	"	mov.u32 	%r16, %tid.x;\n"
	"	mad.lo.s32 	%r1, %r14, %r15, %r16;\n"
	"	mov.u32 	%r17, %ntid.y;\n"
	"	mov.u32 	%r18, %ctaid.y;\n"
	"	mov.u32 	%r19, %tid.y;\n"
	"	mad.lo.s32 	%r2, %r17, %r18, %r19;\n"
	"	add.s32 	%r20, %r13, %r6;\n"
	"	setp.ge.s32	%p1, %r2, %r20;\n"
	"	add.s32 	%r21, %r12, %r5;\n"
	"	setp.ge.s32	%p2, %r1, %r21;\n"
	"	or.pred  	%p3, %p1, %p2;\n"
	"	setp.lt.s32	%p4, %r1, %r5;\n"
	"	or.pred  	%p5, %p3, %p4;\n"
	"	setp.lt.s32	%p6, %r2, %r6;\n"
	"	or.pred  	%p7, %p5, %p6;\n"
	"	@%p7 bra 	BB0_4;\n"
	"\n"
	"	sub.s32 	%r3, %r1, %r5;\n"
	"	sub.s32 	%r4, %r2, %r6;\n"
	"	setp.eq.s32	%p8, %r9, 0;\n"
	"	mov.f32 	%f3, 0f3F800000;\n"
	"	mov.f32 	%f11, %f3;\n"
	"	@%p8 bra 	BB0_3;\n"
	"\n"
	"	cvta.to.global.u64 	%rd4, %rd3;\n"
	"	mul.lo.s32 	%r22, %r3, %r10;\n"
	"	mul.lo.s32 	%r23, %r11, %r9;\n"
	"	mad.lo.s32 	%r24, %r23, %r4, %r22;\n"
	"	cvt.s64.s32	%rd5, %r24;\n"
	"	add.s64 	%rd6, %rd4, %rd5;\n"
	"	ld.global.u8 	%rs1, [%rd6];\n"
	"	cvt.rn.f32.u16	%f4, %rs1;\n"
	"	div.rn.f32 	%f11, %f4, 0f437F0000;\n"
	"\n"
	"BB0_3:\n"
	"	cvta.to.global.u64 	%rd7, %rd1;\n"
	"	cvta.to.global.u64 	%rd8, %rd2;\n"
	"	mad.lo.s32 	%r25, %r4, %r8, %r3;\n"
	"	cvt.s64.s32	%rd9, %r25;\n"
	"	add.s64 	%rd10, %rd8, %rd9;\n"
	"	ld.global.u8 	%rs2, [%rd10];\n"
	"	cvt.rn.f32.u16	%f5, %rs2;\n"
	"	mad.lo.s32 	%r26, %r2, %r7, %r1;\n"
	"	cvt.s64.s32	%rd11, %r26;\n"
	"	add.s64 	%rd12, %rd7, %rd11;\n"
	"	ld.global.u8 	%rs3, [%rd12];\n"
	"	cvt.rn.f32.u16	%f6, %rs3;\n"
	"	sub.f32 	%f8, %f3, %f11;\n"
	"	mul.f32 	%f9, %f8, %f6;\n"
	"	fma.rn.f32 	%f10, %f11, %f5, %f9;\n"
	"	cvt.rzi.u32.f32	%r27, %f10;\n"
	"	st.global.u8 	[%rd12], %r27;\n"
	"\n"
	"BB0_4:\n"
	"	ret;\n"
	"}\n"
	"\n"
	"\n"
;
