# Lab 3 Report

This lab is intended to create an IC with a single NMOS with pad protection.
In order to create the IC with ESD protection, the previous lab with cell views for pads and padframes is used as well as the library for the 
NMOS schematic and layout.

These are used to create first a protected pad followed by an ESD protected frame then adding the NMOS and connecting it to the padframe.

Figure 1 shows the schematic and icon for the 
