INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:18:26 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.019ns (23.323%)  route 3.350ns (76.677%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=736, unset)          0.537     0.537    start_0/startBuff/oehb1/clk
                         FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=20, unplaced)        0.476     1.188    control_merge3/oehb1/start_0_validArray_0
                         LUT5 (Prop_lut5_I2_O)        0.123     1.311 r  control_merge3/oehb1/Memory_reg[1][0]_srl2_i_1/O
                         net (fo=15, unplaced)        0.323     1.634    control_merge3/fork_C1/generateBlocks[1].regblock/validArray_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.677 r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_3/O
                         net (fo=70, unplaced)        0.361     2.038    mux0/tehb1/tmp_data_out1__0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.081 f  mux0/tehb1/data_reg[0]_i_1/O
                         net (fo=3, unplaced)         0.425     2.506    mux2/tehb1/dataOutArray[0]0_carry__2[0]
                         LUT4 (Prop_lut4_I1_O)        0.051     2.557 r  mux2/tehb1/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     2.557    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293     2.850 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.857    cmpi1/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.911 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.911    cmpi1/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.965 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    cmpi1/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.019 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=15, unplaced)        0.681     3.700    fork5/generateBlocks[3].regblock/O56[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.743 r  fork5/generateBlocks[3].regblock/reg_value_i_2__5/O
                         net (fo=2, unplaced)         0.418     4.161    fork5/generateBlocks[3].regblock/reg_value_i_2__5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     4.204 r  fork5/generateBlocks[3].regblock/full_reg_i_3__0/O
                         net (fo=11, unplaced)        0.316     4.520    control_merge3/oehb1/forkStop
                         LUT6 (Prop_lut6_I3_O)        0.043     4.563 r  control_merge3/oehb1/data_reg[31]_i_1__10/O
                         net (fo=32, unplaced)        0.343     4.906    mux0/tehb1/E[0]
                         FDCE                                         r  mux0/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=736, unset)          0.510     4.510    mux0/tehb1/clk
                         FDCE                                         r  mux0/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    mux0/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 -0.676    




