
centos-preinstalled/applydeltarpm:     file format elf32-littlearm


Disassembly of section .init:

00009648 <_init@@Base>:
    9648:	push	{r3, lr}
    964c:	bl	bb34 <close@plt+0x2184>
    9650:	pop	{r3, pc}

Disassembly of section .plt:

00009654 <calloc@plt-0x14>:
    9654:	push	{lr}		; (str lr, [sp, #-4]!)
    9658:	ldr	lr, [pc, #4]	; 9664 <_init@@Base+0x1c>
    965c:	add	lr, pc, lr
    9660:	ldr	pc, [lr, #8]!
    9664:			; <UNDEFINED> instruction: 0x00015ab8

00009668 <calloc@plt>:
    9668:	add	ip, pc, #0, 12
    966c:	add	ip, ip, #86016	; 0x15000
    9670:	ldr	pc, [ip, #2744]!	; 0xab8

00009674 <raise@plt>:
    9674:	add	ip, pc, #0, 12
    9678:	add	ip, ip, #86016	; 0x15000
    967c:	ldr	pc, [ip, #2736]!	; 0xab0

00009680 <strcmp@plt>:
    9680:	add	ip, pc, #0, 12
    9684:	add	ip, ip, #86016	; 0x15000
    9688:	ldr	pc, [ip, #2728]!	; 0xaa8

0000968c <lzma_code@plt>:
    968c:	add	ip, pc, #0, 12
    9690:	add	ip, ip, #86016	; 0x15000
    9694:	ldr	pc, [ip, #2720]!	; 0xaa0

00009698 <fopen@plt>:
    9698:	add	ip, pc, #0, 12
    969c:	add	ip, ip, #86016	; 0x15000
    96a0:	ldr	pc, [ip, #2712]!	; 0xa98

000096a4 <inflate@plt>:
    96a4:	add	ip, pc, #0, 12
    96a8:	add	ip, ip, #86016	; 0x15000
    96ac:	ldr	pc, [ip, #2704]!	; 0xa90

000096b0 <read@plt>:
    96b0:	add	ip, pc, #0, 12
    96b4:	add	ip, ip, #86016	; 0x15000
    96b8:	ldr	pc, [ip, #2696]!	; 0xa88

000096bc <fflush@plt>:
    96bc:	add	ip, pc, #0, 12
    96c0:	add	ip, ip, #86016	; 0x15000
    96c4:	ldr	pc, [ip, #2688]!	; 0xa80

000096c8 <memmove@plt>:
    96c8:	add	ip, pc, #0, 12
    96cc:	add	ip, ip, #86016	; 0x15000
    96d0:	ldr	pc, [ip, #2680]!	; 0xa78

000096d4 <free@plt>:
    96d4:	add	ip, pc, #0, 12
    96d8:	add	ip, ip, #86016	; 0x15000
    96dc:	ldr	pc, [ip, #2672]!	; 0xa70

000096e0 <crc32@plt>:
    96e0:	add	ip, pc, #0, 12
    96e4:	add	ip, ip, #86016	; 0x15000
    96e8:	ldr	pc, [ip, #2664]!	; 0xa68

000096ec <ferror@plt>:
    96ec:	add	ip, pc, #0, 12
    96f0:	add	ip, ip, #86016	; 0x15000
    96f4:	ldr	pc, [ip, #2656]!	; 0xa60

000096f8 <_exit@plt>:
    96f8:	add	ip, pc, #0, 12
    96fc:	add	ip, ip, #86016	; 0x15000
    9700:	ldr	pc, [ip, #2648]!	; 0xa58

00009704 <memcpy@plt>:
    9704:	add	ip, pc, #0, 12
    9708:	add	ip, ip, #86016	; 0x15000
    970c:	ldr	pc, [ip, #2640]!	; 0xa50

00009710 <execlp@plt>:
    9710:	add	ip, pc, #0, 12
    9714:	add	ip, ip, #86016	; 0x15000
    9718:	ldr	pc, [ip, #2632]!	; 0xa48

0000971c <lseek@plt>:
    971c:	add	ip, pc, #0, 12
    9720:	add	ip, ip, #86016	; 0x15000
    9724:	ldr	pc, [ip, #2624]!	; 0xa40

00009728 <pread@plt>:
    9728:	add	ip, pc, #0, 12
    972c:	add	ip, ip, #86016	; 0x15000
    9730:	ldr	pc, [ip, #2616]!	; 0xa38

00009734 <memcmp@plt>:
    9734:	add	ip, pc, #0, 12
    9738:	add	ip, ip, #86016	; 0x15000
    973c:	ldr	pc, [ip, #2608]!	; 0xa30

00009740 <lzma_easy_encoder@plt>:
    9740:	add	ip, pc, #0, 12
    9744:	add	ip, ip, #86016	; 0x15000
    9748:	ldr	pc, [ip, #2600]!	; 0xa28

0000974c <__stack_chk_fail@plt>:
    974c:	add	ip, pc, #0, 12
    9750:	add	ip, ip, #86016	; 0x15000
    9754:	ldr	pc, [ip, #2592]!	; 0xa20

00009758 <unlink@plt>:
    9758:	add	ip, pc, #0, 12
    975c:	add	ip, ip, #86016	; 0x15000
    9760:	ldr	pc, [ip, #2584]!	; 0xa18

00009764 <dup2@plt>:
    9764:	add	ip, pc, #0, 12
    9768:	add	ip, ip, #86016	; 0x15000
    976c:	ldr	pc, [ip, #2576]!	; 0xa10

00009770 <realloc@plt>:
    9770:	add	ip, pc, #0, 12
    9774:	add	ip, ip, #86016	; 0x15000
    9778:	ldr	pc, [ip, #2568]!	; 0xa08

0000977c <BZ2_bzDecompressInit@plt>:
    977c:	add	ip, pc, #0, 12
    9780:	add	ip, ip, #86016	; 0x15000
    9784:	ldr	pc, [ip, #2560]!	; 0xa00

00009788 <wait@plt>:
    9788:	add	ip, pc, #0, 12
    978c:	add	ip, ip, #86016	; 0x15000
    9790:	ldr	pc, [ip, #2552]!	; 0x9f8

00009794 <BZ2_bzDecompressEnd@plt>:
    9794:	add	ip, pc, #0, 12
    9798:	add	ip, ip, #86016	; 0x15000
    979c:	ldr	pc, [ip, #2544]!	; 0x9f0

000097a0 <deflate@plt>:
    97a0:	add	ip, pc, #0, 12
    97a4:	add	ip, ip, #86016	; 0x15000
    97a8:	ldr	pc, [ip, #2536]!	; 0x9e8

000097ac <perror@plt>:
    97ac:	add	ip, pc, #0, 12
    97b0:	add	ip, ip, #86016	; 0x15000
    97b4:	ldr	pc, [ip, #2528]!	; 0x9e0

000097b8 <__xstat@plt>:
    97b8:	add	ip, pc, #0, 12
    97bc:	add	ip, ip, #86016	; 0x15000
    97c0:	ldr	pc, [ip, #2520]!	; 0x9d8

000097c4 <_IO_putc@plt>:
    97c4:	add	ip, pc, #0, 12
    97c8:	add	ip, ip, #86016	; 0x15000
    97cc:	ldr	pc, [ip, #2512]!	; 0x9d0

000097d0 <fwrite@plt>:
    97d0:	add	ip, pc, #0, 12
    97d4:	add	ip, ip, #86016	; 0x15000
    97d8:	ldr	pc, [ip, #2504]!	; 0x9c8

000097dc <BZ2_bzCompressInit@plt>:
    97dc:	add	ip, pc, #0, 12
    97e0:	add	ip, ip, #86016	; 0x15000
    97e4:	ldr	pc, [ip, #2496]!	; 0x9c0

000097e8 <waitpid@plt>:
    97e8:	add	ip, pc, #0, 12
    97ec:	add	ip, ip, #86016	; 0x15000
    97f0:	ldr	pc, [ip, #2488]!	; 0x9b8

000097f4 <lzma_auto_decoder@plt>:
    97f4:	add	ip, pc, #0, 12
    97f8:	add	ip, ip, #86016	; 0x15000
    97fc:	ldr	pc, [ip, #2480]!	; 0x9b0

00009800 <fread@plt>:
    9800:	add	ip, pc, #0, 12
    9804:	add	ip, ip, #86016	; 0x15000
    9808:	ldr	pc, [ip, #2472]!	; 0x9a8

0000980c <pread64@plt>:
    980c:	add	ip, pc, #0, 12
    9810:	add	ip, ip, #86016	; 0x15000
    9814:	ldr	pc, [ip, #2464]!	; 0x9a0

00009818 <deflateInit2_@plt>:
    9818:	add	ip, pc, #0, 12
    981c:	add	ip, ip, #86016	; 0x15000
    9820:	ldr	pc, [ip, #2456]!	; 0x998

00009824 <mkstemp64@plt>:
    9824:	add	ip, pc, #0, 12
    9828:	add	ip, ip, #86016	; 0x15000
    982c:	ldr	pc, [ip, #2448]!	; 0x990

00009830 <BZ2_bzCompressEnd@plt>:
    9830:	add	ip, pc, #0, 12
    9834:	add	ip, ip, #86016	; 0x15000
    9838:	ldr	pc, [ip, #2440]!	; 0x988

0000983c <malloc@plt>:
    983c:	add	ip, pc, #0, 12
    9840:	add	ip, ip, #86016	; 0x15000
    9844:	ldr	pc, [ip, #2432]!	; 0x980

00009848 <__libc_start_main@plt>:
    9848:	add	ip, pc, #0, 12
    984c:	add	ip, ip, #86016	; 0x15000
    9850:	ldr	pc, [ip, #2424]!	; 0x978

00009854 <__fxstat@plt>:
    9854:	add	ip, pc, #0, 12
    9858:	add	ip, ip, #86016	; 0x15000
    985c:	ldr	pc, [ip, #2416]!	; 0x970

00009860 <__gmon_start__@plt>:
    9860:	add	ip, pc, #0, 12
    9864:	add	ip, ip, #86016	; 0x15000
    9868:	ldr	pc, [ip, #2408]!	; 0x968

0000986c <open@plt>:
    986c:	add	ip, pc, #0, 12
    9870:	add	ip, ip, #86016	; 0x15000
    9874:	ldr	pc, [ip, #2400]!	; 0x960

00009878 <exit@plt>:
    9878:	add	ip, pc, #0, 12
    987c:	add	ip, ip, #86016	; 0x15000
    9880:	ldr	pc, [ip, #2392]!	; 0x958

00009884 <inflateEnd@plt>:
    9884:	add	ip, pc, #0, 12
    9888:	add	ip, ip, #86016	; 0x15000
    988c:	ldr	pc, [ip, #2384]!	; 0x950

00009890 <strlen@plt>:
    9890:	add	ip, pc, #0, 12
    9894:	add	ip, ip, #86016	; 0x15000
    9898:	ldr	pc, [ip, #2376]!	; 0x948

0000989c <BZ2_bzCompress@plt>:
    989c:	add	ip, pc, #0, 12
    98a0:	add	ip, ip, #86016	; 0x15000
    98a4:	ldr	pc, [ip, #2368]!	; 0x940

000098a8 <getopt@plt>:
    98a8:	add	ip, pc, #0, 12
    98ac:	add	ip, ip, #86016	; 0x15000
    98b0:	ldr	pc, [ip, #2360]!	; 0x938

000098b4 <mkstemp@plt>:
    98b4:	add	ip, pc, #0, 12
    98b8:	add	ip, ip, #86016	; 0x15000
    98bc:	ldr	pc, [ip, #2352]!	; 0x930

000098c0 <lzma_end@plt>:
    98c0:	add	ip, pc, #0, 12
    98c4:	add	ip, ip, #86016	; 0x15000
    98c8:	ldr	pc, [ip, #2344]!	; 0x928

000098cc <__errno_location@plt>:
    98cc:	add	ip, pc, #0, 12
    98d0:	add	ip, ip, #86016	; 0x15000
    98d4:	ldr	pc, [ip, #2336]!	; 0x920

000098d8 <__sprintf_chk@plt>:
    98d8:	add	ip, pc, #0, 12
    98dc:	add	ip, ip, #86016	; 0x15000
    98e0:	ldr	pc, [ip, #2328]!	; 0x918

000098e4 <memset@plt>:
    98e4:	add	ip, pc, #0, 12
    98e8:	add	ip, ip, #86016	; 0x15000
    98ec:	ldr	pc, [ip, #2320]!	; 0x910

000098f0 <strncpy@plt>:
    98f0:	add	ip, pc, #0, 12
    98f4:	add	ip, ip, #86016	; 0x15000
    98f8:	ldr	pc, [ip, #2312]!	; 0x908

000098fc <pwrite64@plt>:
    98fc:	add	ip, pc, #0, 12
    9900:	add	ip, ip, #86016	; 0x15000
    9904:	ldr	pc, [ip, #2304]!	; 0x900

00009908 <__printf_chk@plt>:
    9908:	add	ip, pc, #0, 12
    990c:	add	ip, ip, #86016	; 0x15000
    9910:	ldr	pc, [ip, #2296]!	; 0x8f8

00009914 <write@plt>:
    9914:	add	ip, pc, #0, 12
    9918:	add	ip, ip, #86016	; 0x15000
    991c:	ldr	pc, [ip, #2288]!	; 0x8f0

00009920 <deflateEnd@plt>:
    9920:	add	ip, pc, #0, 12
    9924:	add	ip, ip, #86016	; 0x15000
    9928:	ldr	pc, [ip, #2280]!	; 0x8e8

0000992c <BZ2_bzDecompress@plt>:
    992c:	add	ip, pc, #0, 12
    9930:	add	ip, ip, #86016	; 0x15000
    9934:	ldr	pc, [ip, #2272]!	; 0x8e0

00009938 <__fprintf_chk@plt>:
    9938:	add	ip, pc, #0, 12
    993c:	add	ip, ip, #86016	; 0x15000
    9940:	ldr	pc, [ip, #2264]!	; 0x8d8

00009944 <fclose@plt>:
    9944:	add	ip, pc, #0, 12
    9948:	add	ip, ip, #86016	; 0x15000
    994c:	ldr	pc, [ip, #2256]!	; 0x8d0

00009950 <pipe@plt>:
    9950:	add	ip, pc, #0, 12
    9954:	add	ip, ip, #86016	; 0x15000
    9958:	ldr	pc, [ip, #2248]!	; 0x8c8

0000995c <lzma_alone_encoder@plt>:
    995c:	add	ip, pc, #0, 12
    9960:	add	ip, ip, #86016	; 0x15000
    9964:	ldr	pc, [ip, #2240]!	; 0x8c0

00009968 <fork@plt>:
    9968:	add	ip, pc, #0, 12
    996c:	add	ip, ip, #86016	; 0x15000
    9970:	ldr	pc, [ip, #2232]!	; 0x8b8

00009974 <execl@plt>:
    9974:	add	ip, pc, #0, 12
    9978:	add	ip, ip, #86016	; 0x15000
    997c:	ldr	pc, [ip, #2224]!	; 0x8b0

00009980 <strrchr@plt>:
    9980:	add	ip, pc, #0, 12
    9984:	add	ip, ip, #86016	; 0x15000
    9988:	ldr	pc, [ip, #2216]!	; 0x8a8

0000998c <inflateInit2_@plt>:
    998c:	add	ip, pc, #0, 12
    9990:	add	ip, ip, #86016	; 0x15000
    9994:	ldr	pc, [ip, #2208]!	; 0x8a0

00009998 <lzma_lzma_preset@plt>:
    9998:	add	ip, pc, #0, 12
    999c:	add	ip, ip, #86016	; 0x15000
    99a0:	ldr	pc, [ip, #2200]!	; 0x898

000099a4 <abort@plt>:
    99a4:	add	ip, pc, #0, 12
    99a8:	add	ip, ip, #86016	; 0x15000
    99ac:	ldr	pc, [ip, #2192]!	; 0x890

000099b0 <close@plt>:
    99b0:	add	ip, pc, #0, 12
    99b4:	add	ip, ip, #86016	; 0x15000
    99b8:	ldr	pc, [ip, #2184]!	; 0x888

Disassembly of section .text:

000099c0 <cfile_write_uncomp@@Base-0x226c>:
    99c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    99c4:	vpush	{d8-d9}
    99c8:	sub	sp, sp, #4800	; 0x12c0
    99cc:	ldr	fp, [pc, #4028]	; a990 <close@plt+0xfe0>
    99d0:	sub	sp, sp, #4
    99d4:	ldr	ip, [pc, #4024]	; a994 <close@plt+0xfe4>
    99d8:	movw	r3, #60872	; 0xedc8
    99dc:	add	fp, pc, fp
    99e0:	str	r1, [sp, #76]	; 0x4c
    99e4:	movt	r3, #65535	; 0xffff
    99e8:	mov	r4, r0
    99ec:	ldr	r1, [fp, ip]
    99f0:	add	r0, sp, #4800	; 0x12c0
    99f4:	ldr	r7, [pc, #3996]	; a998 <close@plt+0xfe8>
    99f8:	mov	r2, #0
    99fc:	ldr	r5, [sp, #76]	; 0x4c
    9a00:	mov	r6, r2
    9a04:	str	r2, [r0, r3]
    9a08:	add	r7, pc, r7
    9a0c:	ldr	r3, [r1]
    9a10:	add	r1, sp, #8192	; 0x2000
    9a14:	mov	r9, r2
    9a18:	mov	r8, r2
    9a1c:	mov	sl, r2
    9a20:	str	r2, [sp, #20]
    9a24:	str	r2, [sp, #24]
    9a28:	str	r2, [sp, #32]
    9a2c:	str	r3, [r1, #-3396]	; 0xfffff2bc
    9a30:	mov	r0, r4
    9a34:	mov	r1, r5
    9a38:	mov	r2, r7
    9a3c:	bl	98a8 <getopt@plt>
    9a40:	cmn	r0, #1
    9a44:	beq	9bc4 <close@plt+0x214>
    9a48:	sub	r3, r0, #67	; 0x43
    9a4c:	cmp	r3, #51	; 0x33
    9a50:	addls	pc, pc, r3, lsl #2
    9a54:	b	9b9c <close@plt+0x1ec>
    9a58:	b	9b50 <close@plt+0x1a0>
    9a5c:	b	9b9c <close@plt+0x1ec>
    9a60:	b	9b9c <close@plt+0x1ec>
    9a64:	b	9b9c <close@plt+0x1ec>
    9a68:	b	9b9c <close@plt+0x1ec>
    9a6c:	b	9b9c <close@plt+0x1ec>
    9a70:	b	9b9c <close@plt+0x1ec>
    9a74:	b	9b9c <close@plt+0x1ec>
    9a78:	b	9b9c <close@plt+0x1ec>
    9a7c:	b	9b9c <close@plt+0x1ec>
    9a80:	b	9b9c <close@plt+0x1ec>
    9a84:	b	9b9c <close@plt+0x1ec>
    9a88:	b	9b9c <close@plt+0x1ec>
    9a8c:	b	9b9c <close@plt+0x1ec>
    9a90:	b	9b9c <close@plt+0x1ec>
    9a94:	b	9b9c <close@plt+0x1ec>
    9a98:	b	9b9c <close@plt+0x1ec>
    9a9c:	b	9b9c <close@plt+0x1ec>
    9aa0:	b	9b9c <close@plt+0x1ec>
    9aa4:	b	9b9c <close@plt+0x1ec>
    9aa8:	b	9b9c <close@plt+0x1ec>
    9aac:	b	9b9c <close@plt+0x1ec>
    9ab0:	b	9b9c <close@plt+0x1ec>
    9ab4:	b	9b9c <close@plt+0x1ec>
    9ab8:	b	9b9c <close@plt+0x1ec>
    9abc:	b	9b9c <close@plt+0x1ec>
    9ac0:	b	9b9c <close@plt+0x1ec>
    9ac4:	b	9b9c <close@plt+0x1ec>
    9ac8:	b	9b9c <close@plt+0x1ec>
    9acc:	b	9b9c <close@plt+0x1ec>
    9ad0:	b	9b40 <close@plt+0x190>
    9ad4:	b	9b9c <close@plt+0x1ec>
    9ad8:	b	9b34 <close@plt+0x184>
    9adc:	b	9b9c <close@plt+0x1ec>
    9ae0:	b	9b9c <close@plt+0x1ec>
    9ae4:	b	9b9c <close@plt+0x1ec>
    9ae8:	b	9b9c <close@plt+0x1ec>
    9aec:	b	9b9c <close@plt+0x1ec>
    9af0:	b	9b28 <close@plt+0x178>
    9af4:	b	9b9c <close@plt+0x1ec>
    9af8:	b	9b9c <close@plt+0x1ec>
    9afc:	b	9b9c <close@plt+0x1ec>
    9b00:	b	9b9c <close@plt+0x1ec>
    9b04:	b	9b9c <close@plt+0x1ec>
    9b08:	b	9b9c <close@plt+0x1ec>
    9b0c:	b	9b8c <close@plt+0x1dc>
    9b10:	b	9b9c <close@plt+0x1ec>
    9b14:	b	9b70 <close@plt+0x1c0>
    9b18:	b	9b64 <close@plt+0x1b4>
    9b1c:	b	9b9c <close@plt+0x1ec>
    9b20:	b	9b9c <close@plt+0x1ec>
    9b24:	b	9b5c <close@plt+0x1ac>
    9b28:	mov	ip, #1
    9b2c:	str	ip, [sp, #20]
    9b30:	b	9a30 <close@plt+0x80>
    9b34:	mov	r9, #1
    9b38:	mov	r8, r9
    9b3c:	b	9a30 <close@plt+0x80>
    9b40:	ldr	r3, [pc, #3668]	; a99c <close@plt+0xfec>
    9b44:	ldr	r3, [fp, r3]
    9b48:	ldr	r6, [r3]
    9b4c:	b	9a30 <close@plt+0x80>
    9b50:	mov	r9, #2
    9b54:	mov	r8, #1
    9b58:	b	9a30 <close@plt+0x80>
    9b5c:	add	sl, sl, #1
    9b60:	b	9a30 <close@plt+0x80>
    9b64:	mov	r8, #1
    9b68:	str	r8, [sp, #24]
    9b6c:	b	9a30 <close@plt+0x80>
    9b70:	ldr	r2, [pc, #3620]	; a99c <close@plt+0xfec>
    9b74:	ldr	r3, [pc, #3620]	; a9a0 <close@plt+0xff0>
    9b78:	ldr	r2, [fp, r2]
    9b7c:	ldr	r3, [fp, r3]
    9b80:	ldr	r2, [r2]
    9b84:	str	r2, [r3]
    9b88:	b	9a30 <close@plt+0x80>
    9b8c:	ldr	ip, [sp, #32]
    9b90:	add	ip, ip, #1
    9b94:	str	ip, [sp, #32]
    9b98:	b	9a30 <close@plt+0x80>
    9b9c:	ldr	r0, [pc, #3584]	; a9a4 <close@plt+0xff4>
    9ba0:	mov	r1, #1
    9ba4:	ldr	r3, [pc, #3832]	; aaa4 <close@plt+0x10f4>
    9ba8:	add	r0, pc, r0
    9bac:	mov	r2, #45	; 0x2d
    9bb0:	ldr	r3, [fp, r3]
    9bb4:	ldr	r3, [r3]
    9bb8:	bl	97d0 <fwrite@plt>
    9bbc:	mov	r0, #1
    9bc0:	bl	9878 <exit@plt>
    9bc4:	ldr	ip, [sp, #24]
    9bc8:	ldr	r3, [pc, #3544]	; a9a8 <close@plt+0xff8>
    9bcc:	str	r5, [sp, #76]	; 0x4c
    9bd0:	str	ip, [sp, #40]	; 0x28
    9bd4:	ldr	r3, [fp, r3]
    9bd8:	ldr	r5, [sp, #20]
    9bdc:	str	r3, [sp, #36]	; 0x24
    9be0:	orrs	r1, r5, r8
    9be4:	ldr	r3, [r3]
    9be8:	moveq	r2, #2
    9bec:	movne	r2, #1
    9bf0:	add	r2, r2, r3
    9bf4:	cmp	r2, r4
    9bf8:	beq	9c10 <close@plt+0x260>
    9bfc:	ldr	r0, [pc, #3496]	; a9ac <close@plt+0xffc>
    9c00:	mov	r1, #1
    9c04:	ldr	r3, [pc, #3736]	; aaa4 <close@plt+0x10f4>
    9c08:	add	r0, pc, r0
    9c0c:	b	9bac <close@plt+0x1fc>
    9c10:	cmp	r9, #0
    9c14:	beq	9c44 <close@plt+0x294>
    9c18:	ldr	r0, [pc, #3456]	; a9a0 <close@plt+0xff0>
    9c1c:	ldr	r0, [fp, r0]
    9c20:	ldr	r0, [r0]
    9c24:	cmp	r0, #0
    9c28:	beq	9c44 <close@plt+0x294>
    9c2c:	ldr	r0, [pc, #3452]	; a9b0 <close@plt+0x1000>
    9c30:	mov	r1, #1
    9c34:	ldr	r3, [pc, #3688]	; aaa4 <close@plt+0x10f4>
    9c38:	mov	r2, #51	; 0x33
    9c3c:	add	r0, pc, r0
    9c40:	b	9bb0 <close@plt+0x200>
    9c44:	cmp	r1, #0
    9c48:	bne	9c84 <close@plt+0x2d4>
    9c4c:	ldr	r4, [sp, #76]	; 0x4c
    9c50:	sub	r2, r2, #-1073741823	; 0xc0000001
    9c54:	ldr	r2, [r4, r2, lsl #2]
    9c58:	ldrb	r1, [r2]
    9c5c:	cmp	r1, #45	; 0x2d
    9c60:	bne	9c84 <close@plt+0x2d4>
    9c64:	ldrb	r2, [r2, #1]
    9c68:	cmp	r2, #0
    9c6c:	bne	9c84 <close@plt+0x2d4>
    9c70:	ldr	r2, [pc, #3628]	; aaa4 <close@plt+0x10f4>
    9c74:	ldr	r2, [fp, r2]
    9c78:	ldr	r2, [r2]
    9c7c:	str	r2, [sp, #56]	; 0x38
    9c80:	b	9c94 <close@plt+0x2e4>
    9c84:	ldr	r2, [pc, #3368]	; a9b4 <close@plt+0x1004>
    9c88:	ldr	r2, [fp, r2]
    9c8c:	ldr	r2, [r2]
    9c90:	str	r2, [sp, #56]	; 0x38
    9c94:	ldr	ip, [sp, #76]	; 0x4c
    9c98:	movw	r2, #60872	; 0xedc8
    9c9c:	ldr	r5, [sp, #24]
    9ca0:	movt	r2, #65535	; 0xffff
    9ca4:	add	lr, sp, #4800	; 0x12c0
    9ca8:	ldr	r3, [ip, r3, lsl #2]
    9cac:	cmp	r5, #0
    9cb0:	str	r3, [sp, #60]	; 0x3c
    9cb4:	mov	r3, #0
    9cb8:	str	r3, [lr, r2]
    9cbc:	bne	9ec4 <close@plt+0x514>
    9cc0:	cmp	sl, #0
    9cc4:	bne	a320 <close@plt+0x970>
    9cc8:	add	r7, sp, #376	; 0x178
    9ccc:	ldr	r0, [sp, #60]	; 0x3c
    9cd0:	add	r2, sp, #136	; 0x88
    9cd4:	add	ip, sp, #384	; 0x180
    9cd8:	mov	r1, r7
    9cdc:	str	ip, [sp, #64]	; 0x40
    9ce0:	bl	ea60 <checkfilesize@@Base+0x85c>
    9ce4:	ldr	r5, [sp, #64]	; 0x40
    9ce8:	ldr	r0, [pc, #3272]	; a9b8 <close@plt+0x1008>
    9cec:	mov	r2, #16
    9cf0:	add	r1, r5, #120	; 0x78
    9cf4:	add	r4, sp, #576	; 0x240
    9cf8:	add	r0, pc, r0
    9cfc:	bl	9734 <memcmp@plt>
    9d00:	ldrd	r2, [r4]
    9d04:	movw	r1, #8191	; 0x1fff
    9d08:	str	r0, [sp, #68]	; 0x44
    9d0c:	mvn	r0, #8192	; 0x2000
    9d10:	cmp	r3, r1
    9d14:	cmpeq	r2, r0
    9d18:	bhi	a308 <close@plt+0x958>
    9d1c:	lsr	ip, r2, #13
    9d20:	movw	r0, #8191	; 0x1fff
    9d24:	mov	r1, #0
    9d28:	and	r0, r0, r2
    9d2c:	and	r1, r1, r3
    9d30:	orr	ip, ip, r3, lsl #19
    9d34:	str	ip, [sp, #72]	; 0x48
    9d38:	orrs	ip, r0, r1
    9d3c:	mov	r1, #4
    9d40:	ldrne	r5, [sp, #72]	; 0x48
    9d44:	addne	r5, r5, #1
    9d48:	strne	r5, [sp, #72]	; 0x48
    9d4c:	ldr	r0, [sp, #72]	; 0x48
    9d50:	bl	10c3c <rpmMD5Update@@Base+0xa28>
    9d54:	ldr	r3, [pc, #3168]	; a9bc <close@plt+0x100c>
    9d58:	mov	r1, #4
    9d5c:	ldr	r3, [fp, r3]
    9d60:	str	r3, [sp, #52]	; 0x34
    9d64:	str	r0, [r3]
    9d68:	ldr	r0, [sp, #72]	; 0x48
    9d6c:	bl	10c3c <rpmMD5Update@@Base+0xa28>
    9d70:	ldr	r3, [pc, #3144]	; a9c0 <close@plt+0x1010>
    9d74:	cmp	sl, #1
    9d78:	ldr	r3, [fp, r3]
    9d7c:	str	r0, [r3]
    9d80:	ble	9e28 <close@plt+0x478>
    9d84:	ldrd	r0, [r4]
    9d88:	ldr	r2, [pc, #3124]	; a9c4 <close@plt+0x1014>
    9d8c:	strd	r0, [sp]
    9d90:	add	r2, pc, r2
    9d94:	mov	r1, #1
    9d98:	ldr	r0, [sp, #56]	; 0x38
    9d9c:	bl	9938 <__fprintf_chk@plt>
    9da0:	ldrd	r4, [r7, #176]	; 0xb0
    9da4:	ldr	r2, [pc, #3100]	; a9c8 <close@plt+0x1018>
    9da8:	mov	r1, #1
    9dac:	ldr	r0, [sp, #56]	; 0x38
    9db0:	add	r2, pc, r2
    9db4:	strd	r4, [sp]
    9db8:	bl	9938 <__fprintf_chk@plt>
    9dbc:	ldrd	r4, [r7, #216]	; 0xd8
    9dc0:	ldr	r2, [pc, #3076]	; a9cc <close@plt+0x101c>
    9dc4:	mov	r1, #1
    9dc8:	ldr	r0, [sp, #56]	; 0x38
    9dcc:	add	r2, pc, r2
    9dd0:	strd	r4, [sp]
    9dd4:	bl	9938 <__fprintf_chk@plt>
    9dd8:	ldr	r2, [pc, #3056]	; a9d0 <close@plt+0x1020>
    9ddc:	mov	r1, #1
    9de0:	ldr	r3, [r7, #208]	; 0xd0
    9de4:	add	r2, pc, r2
    9de8:	ldr	r0, [sp, #56]	; 0x38
    9dec:	bl	9938 <__fprintf_chk@plt>
    9df0:	ldr	r2, [pc, #3036]	; a9d4 <close@plt+0x1024>
    9df4:	ldr	r3, [sp, #72]	; 0x48
    9df8:	mov	r1, #1
    9dfc:	add	r2, pc, r2
    9e00:	ldr	r0, [sp, #56]	; 0x38
    9e04:	bl	9938 <__fprintf_chk@plt>
    9e08:	ldr	ip, [r7, #188]	; 0xbc
    9e0c:	ldr	r3, [r7, #184]	; 0xb8
    9e10:	mov	r1, #1
    9e14:	ldr	r2, [pc, #3004]	; a9d8 <close@plt+0x1028>
    9e18:	ldr	r0, [sp, #56]	; 0x38
    9e1c:	add	r3, ip, r3
    9e20:	add	r2, pc, r2
    9e24:	bl	9938 <__fprintf_chk@plt>
    9e28:	ldr	r5, [sp, #52]	; 0x34
    9e2c:	mov	r0, #0
    9e30:	ldr	lr, [r7, #196]	; 0xc4
    9e34:	mov	r1, #0
    9e38:	str	sl, [sp, #48]	; 0x30
    9e3c:	mov	ip, #0
    9e40:	ldr	r4, [r5]
    9e44:	mov	sl, r9
    9e48:	ldr	r5, [sp, #76]	; 0x4c
    9e4c:	str	r8, [sp, #52]	; 0x34
    9e50:	ldr	r3, [r7, #188]	; 0xbc
    9e54:	cmp	ip, r3
    9e58:	bcs	9ee8 <close@plt+0x538>
    9e5c:	ldm	lr, {r8, r9}
    9e60:	adds	r2, r0, r8
    9e64:	adc	r3, r1, r8, asr #31
    9e68:	adds	r0, r2, r9
    9e6c:	adc	r1, r3, #0
    9e70:	subs	r8, r0, #1
    9e74:	sbc	r9, r1, #0
    9e78:	lsr	r2, r2, #13
    9e7c:	orr	r2, r2, r3, lsl #19
    9e80:	lsr	r3, r8, #13
    9e84:	orr	r3, r3, r9, lsl #19
    9e88:	cmp	r2, r3
    9e8c:	bgt	9eb8 <close@plt+0x508>
    9e90:	rsb	r8, r2, #1
    9e94:	sub	r2, r2, #-1073741823	; 0xc0000001
    9e98:	add	r3, r8, r3
    9e9c:	mov	r9, #0
    9ea0:	add	r2, r4, r2, lsl #2
    9ea4:	lsl	r3, r3, #2
    9ea8:	add	r9, r9, #4
    9eac:	str	ip, [r2, #4]!
    9eb0:	cmp	r9, r3
    9eb4:	bne	9ea8 <close@plt+0x4f8>
    9eb8:	add	ip, ip, #1
    9ebc:	add	lr, lr, #8
    9ec0:	b	9e50 <close@plt+0x4a0>
    9ec4:	ldr	r4, [sp, #20]
    9ec8:	cmp	r4, r3
    9ecc:	beq	a184 <close@plt+0x7d4>
    9ed0:	ldr	r0, [pc, #2820]	; a9dc <close@plt+0x102c>
    9ed4:	mov	r1, #1
    9ed8:	ldr	r3, [pc, #3012]	; aaa4 <close@plt+0x10f4>
    9edc:	mov	r2, #29
    9ee0:	add	r0, pc, r0
    9ee4:	b	9bb0 <close@plt+0x200>
    9ee8:	ldr	ip, [sp, #68]	; 0x44
    9eec:	mov	r9, sl
    9ef0:	ldr	r8, [sp, #52]	; 0x34
    9ef4:	ldr	sl, [sp, #48]	; 0x30
    9ef8:	rsbs	ip, ip, #1
    9efc:	str	r5, [sp, #76]	; 0x4c
    9f00:	movcc	ip, #0
    9f04:	str	ip, [sp, #68]	; 0x44
    9f08:	ldr	r3, [r7, #208]	; 0xd0
    9f0c:	cmp	r3, #9
    9f10:	bls	a2fc <close@plt+0x94c>
    9f14:	ldr	r2, [r7, #212]	; 0xd4
    9f18:	ldrb	r1, [r2]
    9f1c:	cmp	r1, #31
    9f20:	beq	a4c4 <close@plt+0xb14>
    9f24:	ldr	r2, [r7, #212]	; 0xd4
    9f28:	ldrb	r1, [r2]
    9f2c:	cmp	r1, #255	; 0xff
    9f30:	beq	a4a0 <close@plt+0xaf0>
    9f34:	cmp	r3, #6
    9f38:	bls	a60c <close@plt+0xc5c>
    9f3c:	cmp	r1, #253	; 0xfd
    9f40:	beq	a488 <close@plt+0xad8>
    9f44:	mov	r5, #2
    9f48:	str	r5, [sp, #48]	; 0x30
    9f4c:	ldr	ip, [sp, #20]
    9f50:	cmp	ip, #0
    9f54:	beq	a264 <close@plt+0x8b4>
    9f58:	ldr	r2, [r7, #108]	; 0x6c
    9f5c:	cmp	r2, #0
    9f60:	bne	a354 <close@plt+0x9a4>
    9f64:	ldr	r3, [r7, #104]	; 0x68
    9f68:	cmp	r3, #0
    9f6c:	beq	a544 <close@plt+0xb94>
    9f70:	ldr	r2, [pc, #2664]	; a9e0 <close@plt+0x1030>
    9f74:	add	r2, pc, r2
    9f78:	ldr	r1, [pc, #2660]	; a9e4 <close@plt+0x1034>
    9f7c:	mov	r0, #1
    9f80:	ldr	r5, [pc, #2656]	; a9e8 <close@plt+0x1038>
    9f84:	mov	r4, #0
    9f88:	add	r1, pc, r1
    9f8c:	bl	9908 <__printf_chk@plt>
    9f90:	ldr	r0, [r7, #4]
    9f94:	bl	14328 <rpmMD5Update@@Base+0x4114>
    9f98:	ldr	r1, [pc, #2636]	; a9ec <close@plt+0x103c>
    9f9c:	add	r5, pc, r5
    9fa0:	add	r1, pc, r1
    9fa4:	mov	r2, r0
    9fa8:	mov	r0, #1
    9fac:	bl	9908 <__printf_chk@plt>
    9fb0:	ldr	r1, [pc, #2616]	; a9f0 <close@plt+0x1040>
    9fb4:	mov	r0, #1
    9fb8:	ldr	r2, [r7, #112]	; 0x70
    9fbc:	add	r1, pc, r1
    9fc0:	bl	9908 <__printf_chk@plt>
    9fc4:	b	9fe0 <close@plt+0x630>
    9fc8:	ldr	r3, [r7, #116]	; 0x74
    9fcc:	mov	r0, #1
    9fd0:	mov	r1, r5
    9fd4:	ldrb	r2, [r3, r4]
    9fd8:	add	r4, r4, r0
    9fdc:	bl	9908 <__printf_chk@plt>
    9fe0:	ldr	r3, [r7, #120]	; 0x78
    9fe4:	cmp	r4, r3
    9fe8:	bcc	9fc8 <close@plt+0x618>
    9fec:	ldr	r3, [pc, #2496]	; a9b4 <close@plt+0x1004>
    9ff0:	mov	r0, #10
    9ff4:	ldr	r8, [fp, r3]
    9ff8:	ldr	r1, [r8]
    9ffc:	bl	97c4 <_IO_putc@plt>
    a000:	ldr	r1, [pc, #2540]	; a9f4 <close@plt+0x1044>
    a004:	mov	r0, #1
    a008:	ldr	r2, [r7, #112]	; 0x70
    a00c:	add	r1, pc, r1
    a010:	bl	9908 <__printf_chk@plt>
    a014:	ldr	r3, [r7, #104]	; 0x68
    a018:	cmp	r3, #0
    a01c:	beq	a378 <close@plt+0x9c8>
    a020:	ldr	r1, [pc, #2512]	; a9f8 <close@plt+0x1048>
    a024:	add	r3, sp, #576	; 0x240
    a028:	mov	r0, #1
    a02c:	add	r1, pc, r1
    a030:	ldrd	r2, [r3]
    a034:	bl	9908 <__printf_chk@plt>
    a038:	ldr	r1, [pc, #2492]	; a9fc <close@plt+0x104c>
    a03c:	mov	r0, #1
    a040:	ldr	r2, [r7, #124]	; 0x7c
    a044:	add	r1, pc, r1
    a048:	bl	9908 <__printf_chk@plt>
    a04c:	ldr	r3, [r7, #104]	; 0x68
    a050:	cmp	r3, #0
    a054:	beq	a428 <close@plt+0xa78>
    a058:	ldr	r1, [pc, #2464]	; aa00 <close@plt+0x1050>
    a05c:	mov	r0, #1
    a060:	ldrd	r2, [r7, #176]	; 0xb0
    a064:	add	r1, pc, r1
    a068:	bl	9908 <__printf_chk@plt>
    a06c:	ldr	r0, [r7, #148]	; 0x94
    a070:	cmp	r0, #255	; 0xff
    a074:	beq	a090 <close@plt+0x6e0>
    a078:	bl	14328 <rpmMD5Update@@Base+0x4114>
    a07c:	ldr	r1, [pc, #2432]	; aa04 <close@plt+0x1054>
    a080:	add	r1, pc, r1
    a084:	mov	r2, r0
    a088:	mov	r0, #1
    a08c:	bl	9908 <__printf_chk@plt>
    a090:	ldr	r4, [r7, #144]	; 0x90
    a094:	cmp	r4, #0
    a098:	beq	a3c8 <close@plt+0xa18>
    a09c:	ldr	r1, [pc, #2404]	; aa08 <close@plt+0x1058>
    a0a0:	mov	r2, r4
    a0a4:	mov	r0, #1
    a0a8:	add	r1, pc, r1
    a0ac:	bl	9908 <__printf_chk@plt>
    a0b0:	ldr	r1, [pc, #2388]	; aa0c <close@plt+0x105c>
    a0b4:	mov	r0, #1
    a0b8:	ldr	r6, [pc, #2384]	; aa10 <close@plt+0x1060>
    a0bc:	add	r1, pc, r1
    a0c0:	bl	9908 <__printf_chk@plt>
    a0c4:	ldr	r5, [sp, #64]	; 0x40
    a0c8:	add	r6, pc, r6
    a0cc:	add	r4, r5, #119	; 0x77
    a0d0:	add	r5, r5, #135	; 0x87
    a0d4:	ldrb	r2, [r4, #1]!
    a0d8:	mov	r0, #1
    a0dc:	mov	r1, r6
    a0e0:	bl	9908 <__printf_chk@plt>
    a0e4:	cmp	r4, r5
    a0e8:	bne	a0d4 <close@plt+0x724>
    a0ec:	ldr	r1, [r8]
    a0f0:	mov	r0, #10
    a0f4:	bl	97c4 <_IO_putc@plt>
    a0f8:	ldr	r3, [r7, #104]	; 0x68
    a0fc:	cmp	r3, #0
    a100:	beq	a3a0 <close@plt+0x9f0>
    a104:	ldr	r1, [pc, #2312]	; aa14 <close@plt+0x1064>
    a108:	mov	r0, #1
    a10c:	ldrd	r2, [r7, #216]	; 0xd8
    a110:	add	r1, pc, r1
    a114:	bl	9908 <__printf_chk@plt>
    a118:	ldr	r1, [pc, #2296]	; aa18 <close@plt+0x1068>
    a11c:	mov	r0, #1
    a120:	ldr	r2, [r7, #208]	; 0xd0
    a124:	add	r1, pc, r1
    a128:	bl	9908 <__printf_chk@plt>
    a12c:	ldr	r3, [r7, #208]	; 0xd0
    a130:	cmp	r3, #0
    a134:	bne	a468 <close@plt+0xab8>
    a138:	ldr	r2, [r7, #188]	; 0xbc
    a13c:	mov	r0, #1
    a140:	ldr	r3, [r7, #184]	; 0xb8
    a144:	ldr	r1, [pc, #2256]	; aa1c <close@plt+0x106c>
    a148:	add	r2, r2, r3
    a14c:	add	r1, pc, r1
    a150:	bl	9908 <__printf_chk@plt>
    a154:	movw	r3, #60872	; 0xedc8
    a158:	add	ip, sp, #4800	; 0x12c0
    a15c:	movt	r3, #65535	; 0xffff
    a160:	ldr	r3, [ip, r3]
    a164:	cmp	r3, #0
    a168:	beq	a17c <close@plt+0x7cc>
    a16c:	movw	r2, #4248	; 0x1098
    a170:	mov	r0, r3
    a174:	ldr	r3, [r3, r2]
    a178:	blx	r3
    a17c:	mov	r0, #0
    a180:	bl	9878 <exit@plt>
    a184:	add	r5, sp, #384	; 0x180
    a188:	ldr	r1, [sp, #20]
    a18c:	sub	r4, r5, #8
    a190:	mov	r2, #304	; 0x130
    a194:	str	r5, [sp, #64]	; 0x40
    a198:	mov	r0, r4
    a19c:	mov	r7, r4
    a1a0:	bl	98e4 <memset@plt>
    a1a4:	ldr	r0, [sp, #60]	; 0x3c
    a1a8:	add	ip, sp, #4800	; 0x12c0
    a1ac:	movw	r3, #61112	; 0xeeb8
    a1b0:	movt	r3, #65535	; 0xffff
    a1b4:	str	r0, [ip, r3]
    a1b8:	bl	9890 <strlen@plt>
    a1bc:	cmp	r0, #33	; 0x21
    a1c0:	mov	r3, r0
    a1c4:	str	r0, [r4, #120]	; 0x78
    a1c8:	bls	a33c <close@plt+0x98c>
    a1cc:	ldr	r0, [sp, #60]	; 0x3c
    a1d0:	mov	r1, #45	; 0x2d
    a1d4:	str	r3, [sp, #16]
    a1d8:	bl	9980 <strrchr@plt>
    a1dc:	ldr	r3, [sp, #16]
    a1e0:	cmp	r0, #0
    a1e4:	beq	a33c <close@plt+0x98c>
    a1e8:	ldr	r5, [sp, #60]	; 0x3c
    a1ec:	sub	r2, r3, #1
    a1f0:	mov	ip, r0
    a1f4:	rsb	r3, r5, r0
    a1f8:	str	r5, [r4, #112]	; 0x70
    a1fc:	rsb	r3, r3, r2
    a200:	ldr	r5, [sp, #20]
    a204:	str	r3, [r4, #120]	; 0x78
    a208:	strb	r5, [ip], #1
    a20c:	ldr	r0, [r4, #120]	; 0x78
    a210:	add	r0, r0, #1
    a214:	lsr	r0, r0, #1
    a218:	str	r0, [r4, #120]	; 0x78
    a21c:	str	ip, [sp, #16]
    a220:	bl	10a64 <rpmMD5Update@@Base+0x850>
    a224:	ldr	ip, [sp, #16]
    a228:	ldr	r2, [r4, #120]	; 0x78
    a22c:	mov	r3, r0
    a230:	mov	r1, r0
    a234:	mov	r0, ip
    a238:	str	r3, [r4, #116]	; 0x74
    a23c:	bl	10d28 <rpmMD5Update@@Base+0xb14>
    a240:	ldr	r3, [r4, #120]	; 0x78
    a244:	cmp	r0, r3
    a248:	beq	a36c <close@plt+0x9bc>
    a24c:	ldr	r0, [pc, #1996]	; aa20 <close@plt+0x1070>
    a250:	mov	r1, #1
    a254:	ldr	r3, [pc, #2120]	; aaa4 <close@plt+0x10f4>
    a258:	mov	r2, #13
    a25c:	add	r0, pc, r0
    a260:	b	9bb0 <close@plt+0x200>
    a264:	ldr	r3, [r7, #156]	; 0x9c
    a268:	cmp	r3, #0
    a26c:	bne	a450 <close@plt+0xaa0>
    a270:	ldr	r3, [pc, #1832]	; a9a0 <close@plt+0xff0>
    a274:	ldr	r3, [fp, r3]
    a278:	ldr	r0, [r3]
    a27c:	str	r3, [sp, #52]	; 0x34
    a280:	cmp	r0, #0
    a284:	beq	a4dc <close@plt+0xb2c>
    a288:	ldr	r1, [sp, #20]
    a28c:	bl	986c <open@plt>
    a290:	subs	r4, r0, #0
    a294:	str	r4, [sp, #72]	; 0x48
    a298:	blt	a530 <close@plt+0xb80>
    a29c:	add	r6, sp, #704	; 0x2c0
    a2a0:	mov	r2, #96	; 0x60
    a2a4:	sub	r4, r6, #4
    a2a8:	mov	r1, r4
    a2ac:	bl	96b0 <read@plt>
    a2b0:	cmp	r0, #96	; 0x60
    a2b4:	bne	a2d0 <close@plt+0x920>
    a2b8:	movw	r3, #61436	; 0xeffc
    a2bc:	add	ip, sp, #4800	; 0x12c0
    a2c0:	movt	r3, #65535	; 0xffff
    a2c4:	ldrb	r3, [ip, r3]
    a2c8:	cmp	r3, #237	; 0xed
    a2cc:	beq	a654 <close@plt+0xca4>
    a2d0:	ldr	r4, [sp, #52]	; 0x34
    a2d4:	mov	r1, #1
    a2d8:	ldr	r2, [pc, #1860]	; aa24 <close@plt+0x1074>
    a2dc:	ldr	r0, [pc, #1984]	; aaa4 <close@plt+0x10f4>
    a2e0:	ldr	r3, [r4]
    a2e4:	add	r2, pc, r2
    a2e8:	ldr	r0, [fp, r0]
    a2ec:	ldr	r0, [r0]
    a2f0:	bl	9938 <__fprintf_chk@plt>
    a2f4:	mov	r0, #1
    a2f8:	bl	9878 <exit@plt>
    a2fc:	cmp	r3, #3
    a300:	bls	9f44 <close@plt+0x594>
    a304:	b	9f24 <close@plt+0x574>
    a308:	ldr	r0, [pc, #1816]	; aa28 <close@plt+0x1078>
    a30c:	mov	r1, #1
    a310:	ldr	r3, [pc, #1932]	; aaa4 <close@plt+0x10f4>
    a314:	mov	r2, #18
    a318:	add	r0, pc, r0
    a31c:	b	9bb0 <close@plt+0x200>
    a320:	ldr	r0, [pc, #1796]	; aa2c <close@plt+0x107c>
    a324:	mov	r1, #1
    a328:	mov	r2, #17
    a32c:	ldr	r3, [sp, #56]	; 0x38
    a330:	add	r0, pc, r0
    a334:	bl	97d0 <fwrite@plt>
    a338:	b	9cc8 <close@plt+0x318>
    a33c:	ldr	r2, [pc, #1772]	; aa30 <close@plt+0x1080>
    a340:	mov	r1, #1
    a344:	ldr	r0, [pc, #1880]	; aaa4 <close@plt+0x10f4>
    a348:	ldr	r3, [sp, #60]	; 0x3c
    a34c:	add	r2, pc, r2
    a350:	b	a2e8 <close@plt+0x938>
    a354:	ldr	r1, [pc, #1752]	; aa34 <close@plt+0x1084>
    a358:	uxtb	r2, r2
    a35c:	mov	r0, #1
    a360:	add	r1, pc, r1
    a364:	bl	9908 <__printf_chk@plt>
    a368:	b	9f64 <close@plt+0x5b4>
    a36c:	ldr	r4, [sp, #20]
    a370:	str	r4, [sp, #68]	; 0x44
    a374:	b	9f08 <close@plt+0x558>
    a378:	ldr	r3, [r7, #148]	; 0x94
    a37c:	cmp	r3, #0
    a380:	bne	a020 <close@plt+0x670>
    a384:	ldr	r3, [r7, #184]	; 0xb8
    a388:	cmp	r3, #0
    a38c:	bne	a020 <close@plt+0x670>
    a390:	ldr	r3, [r7, #188]	; 0xbc
    a394:	cmp	r3, #0
    a398:	beq	a038 <close@plt+0x688>
    a39c:	b	a020 <close@plt+0x670>
    a3a0:	ldr	r3, [r7, #148]	; 0x94
    a3a4:	cmp	r3, #0
    a3a8:	bne	a104 <close@plt+0x754>
    a3ac:	ldr	r3, [r7, #184]	; 0xb8
    a3b0:	cmp	r3, #0
    a3b4:	bne	a104 <close@plt+0x754>
    a3b8:	ldr	r3, [r7, #188]	; 0xbc
    a3bc:	cmp	r3, #0
    a3c0:	beq	a154 <close@plt+0x7a4>
    a3c4:	b	a104 <close@plt+0x754>
    a3c8:	ldr	r0, [r7, #160]	; 0xa0
    a3cc:	mov	r2, r4
    a3d0:	ldr	r1, [r7, #164]	; 0xa4
    a3d4:	add	r0, r0, #96	; 0x60
    a3d8:	sub	r1, r1, #96	; 0x60
    a3dc:	bl	110c8 <rpmMD5Update@@Base+0xeb4>
    a3e0:	subs	r5, r0, #0
    a3e4:	beq	a410 <close@plt+0xa60>
    a3e8:	mov	r2, r4
    a3ec:	mov	r1, #1000	; 0x3e8
    a3f0:	bl	11208 <rpmMD5Update@@Base+0xff4>
    a3f4:	subs	r3, r0, #0
    a3f8:	beq	a410 <close@plt+0xa60>
    a3fc:	ldr	r2, [r3]
    a400:	ldr	r3, [r7, #164]	; 0xa4
    a404:	add	r3, r2, r3
    a408:	str	r3, [r7, #144]	; 0x90
    a40c:	bl	96d4 <free@plt>
    a410:	mov	r0, r5
    a414:	bl	10ca0 <rpmMD5Update@@Base+0xa8c>
    a418:	ldr	r4, [r7, #144]	; 0x90
    a41c:	cmp	r4, #0
    a420:	beq	a0b0 <close@plt+0x700>
    a424:	b	a09c <close@plt+0x6ec>
    a428:	ldr	r3, [r7, #148]	; 0x94
    a42c:	cmp	r3, #0
    a430:	bne	a058 <close@plt+0x6a8>
    a434:	ldr	r3, [r7, #184]	; 0xb8
    a438:	cmp	r3, #0
    a43c:	bne	a058 <close@plt+0x6a8>
    a440:	ldr	r3, [r7, #188]	; 0xbc
    a444:	cmp	r3, #0
    a448:	beq	a090 <close@plt+0x6e0>
    a44c:	b	a058 <close@plt+0x6a8>
    a450:	ldr	r0, [pc, #1504]	; aa38 <close@plt+0x1088>
    a454:	mov	r1, #1
    a458:	ldr	r3, [pc, #1604]	; aaa4 <close@plt+0x10f4>
    a45c:	mov	r2, #49	; 0x31
    a460:	add	r0, pc, r0
    a464:	b	9bb0 <close@plt+0x200>
    a468:	ldr	r0, [sp, #48]	; 0x30
    a46c:	bl	14328 <rpmMD5Update@@Base+0x4114>
    a470:	ldr	r1, [pc, #1476]	; aa3c <close@plt+0x108c>
    a474:	add	r1, pc, r1
    a478:	mov	r2, r0
    a47c:	mov	r0, #1
    a480:	bl	9908 <__printf_chk@plt>
    a484:	b	a138 <close@plt+0x788>
    a488:	ldrb	r3, [r2, #1]
    a48c:	cmp	r3, #55	; 0x37
    a490:	beq	a600 <close@plt+0xc50>
    a494:	mov	ip, #2
    a498:	str	ip, [sp, #48]	; 0x30
    a49c:	b	9f4c <close@plt+0x59c>
    a4a0:	ldrb	r3, [r2, #1]
    a4a4:	cmp	r3, #76	; 0x4c
    a4a8:	bne	a494 <close@plt+0xae4>
    a4ac:	ldrb	r3, [r2, #2]
    a4b0:	cmp	r3, #90	; 0x5a
    a4b4:	bne	a494 <close@plt+0xae4>
    a4b8:	mov	ip, #5
    a4bc:	str	ip, [sp, #48]	; 0x30
    a4c0:	b	9f4c <close@plt+0x59c>
    a4c4:	ldrb	r3, [r2, #1]
    a4c8:	cmp	r3, #139	; 0x8b
    a4cc:	moveq	r3, #1
    a4d0:	movne	r3, #2
    a4d4:	str	r3, [sp, #48]	; 0x30
    a4d8:	b	9f4c <close@plt+0x59c>
    a4dc:	ldr	r4, [sp, #24]
    a4e0:	cmp	r4, #0
    a4e4:	bne	a504 <close@plt+0xb54>
    a4e8:	ldr	r0, [r7, #104]	; 0x68
    a4ec:	cmp	r0, #0
    a4f0:	beq	b57c <close@plt+0x1bcc>
    a4f4:	movw	r1, #1044	; 0x414
    a4f8:	bl	114cc <rpmMD5Update@@Base+0x12b8>
    a4fc:	cmp	r0, #0
    a500:	beq	b564 <close@plt+0x1bb4>
    a504:	add	r5, sp, #284	; 0x11c
    a508:	str	r5, [sp, #20]
    a50c:	mov	r0, r5
    a510:	bl	9950 <pipe@plt>
    a514:	cmp	r0, #0
    a518:	beq	a574 <close@plt+0xbc4>
    a51c:	ldr	r0, [pc, #1308]	; aa40 <close@plt+0x1090>
    a520:	add	r0, pc, r0
    a524:	bl	97ac <perror@plt>
    a528:	mov	r0, #1
    a52c:	bl	9878 <exit@plt>
    a530:	ldr	r5, [sp, #52]	; 0x34
    a534:	ldr	r0, [r5]
    a538:	bl	97ac <perror@plt>
    a53c:	mov	r0, #1
    a540:	bl	9878 <exit@plt>
    a544:	ldr	r3, [r7, #148]	; 0x94
    a548:	cmp	r3, #0
    a54c:	bne	a618 <close@plt+0xc68>
    a550:	ldr	r3, [r7, #184]	; 0xb8
    a554:	cmp	r3, #0
    a558:	bne	a624 <close@plt+0xc74>
    a55c:	ldr	r3, [r7, #188]	; 0xbc
    a560:	cmp	r3, #0
    a564:	beq	a6b8 <close@plt+0xd08>
    a568:	ldr	r2, [pc, #1236]	; aa44 <close@plt+0x1094>
    a56c:	add	r2, pc, r2
    a570:	b	9f78 <close@plt+0x5c8>
    a574:	bl	9968 <fork@plt>
    a578:	cmn	r0, #1
    a57c:	beq	ab34 <close@plt+0x1184>
    a580:	cmp	r0, #0
    a584:	bne	a6c4 <close@plt+0xd14>
    a588:	add	ip, sp, #4800	; 0x12c0
    a58c:	movw	r3, #61020	; 0xee5c
    a590:	movt	r3, #65535	; 0xffff
    a594:	ldr	r0, [ip, r3]
    a598:	bl	99b0 <close@plt>
    a59c:	ldr	r4, [sp, #20]
    a5a0:	ldr	r0, [r4, #4]
    a5a4:	cmp	r0, #1
    a5a8:	beq	a5bc <close@plt+0xc0c>
    a5ac:	mov	r1, #1
    a5b0:	bl	9764 <dup2@plt>
    a5b4:	ldr	r0, [r4, #4]
    a5b8:	bl	99b0 <close@plt>
    a5bc:	cmp	r6, #0
    a5c0:	beq	a974 <close@plt+0xfc4>
    a5c4:	ldr	r0, [pc, #1148]	; aa48 <close@plt+0x1098>
    a5c8:	mov	ip, #0
    a5cc:	ldr	r1, [r7, #112]	; 0x70
    a5d0:	mov	r3, r6
    a5d4:	add	r0, pc, r0
    a5d8:	ldr	r2, [pc, #1132]	; aa4c <close@plt+0x109c>
    a5dc:	stm	sp, {r1, ip}
    a5e0:	add	r2, pc, r2
    a5e4:	mov	r1, r0
    a5e8:	bl	9710 <execlp@plt>
    a5ec:	ldr	r0, [pc, #1116]	; aa50 <close@plt+0x10a0>
    a5f0:	add	r0, pc, r0
    a5f4:	bl	97ac <perror@plt>
    a5f8:	mov	r0, #1
    a5fc:	bl	96f8 <_exit@plt>
    a600:	ldrb	r3, [r2, #2]
    a604:	cmp	r3, #122	; 0x7a
    a608:	beq	a630 <close@plt+0xc80>
    a60c:	mov	r4, #2
    a610:	str	r4, [sp, #48]	; 0x30
    a614:	b	9f4c <close@plt+0x59c>
    a618:	ldr	r2, [pc, #1076]	; aa54 <close@plt+0x10a4>
    a61c:	add	r2, pc, r2
    a620:	b	9f78 <close@plt+0x5c8>
    a624:	ldr	r2, [pc, #1068]	; aa58 <close@plt+0x10a8>
    a628:	add	r2, pc, r2
    a62c:	b	9f78 <close@plt+0x5c8>
    a630:	ldrb	r3, [r2, #3]
    a634:	cmp	r3, #88	; 0x58
    a638:	bne	9f44 <close@plt+0x594>
    a63c:	ldrb	r3, [r2, #4]
    a640:	cmp	r3, #90	; 0x5a
    a644:	moveq	r3, #6
    a648:	movne	r3, #2
    a64c:	str	r3, [sp, #48]	; 0x30
    a650:	b	9f4c <close@plt+0x59c>
    a654:	ldrb	r3, [r4, #1]
    a658:	cmp	r3, #171	; 0xab
    a65c:	bne	a2d0 <close@plt+0x920>
    a660:	ldrb	r3, [r4, #2]
    a664:	cmp	r3, #238	; 0xee
    a668:	bne	a2d0 <close@plt+0x920>
    a66c:	ldrb	r3, [r4, #3]
    a670:	cmp	r3, #219	; 0xdb
    a674:	bne	a2d0 <close@plt+0x920>
    a678:	ldrb	r3, [r6]
    a67c:	cmp	r3, #3
    a680:	bne	a69c <close@plt+0xcec>
    a684:	ldrb	r3, [r4, #78]	; 0x4e
    a688:	cmp	r3, #0
    a68c:	bne	a69c <close@plt+0xcec>
    a690:	ldrb	r3, [r4, #79]	; 0x4f
    a694:	cmp	r3, #5
    a698:	beq	a934 <close@plt+0xf84>
    a69c:	ldr	r5, [sp, #52]	; 0x34
    a6a0:	mov	r1, #1
    a6a4:	ldr	r2, [pc, #944]	; aa5c <close@plt+0x10ac>
    a6a8:	ldr	r0, [pc, #1012]	; aaa4 <close@plt+0x10f4>
    a6ac:	ldr	r3, [r5]
    a6b0:	add	r2, pc, r2
    a6b4:	b	a2e8 <close@plt+0x938>
    a6b8:	ldr	r2, [pc, #928]	; aa60 <close@plt+0x10b0>
    a6bc:	add	r2, pc, r2
    a6c0:	b	9f78 <close@plt+0x5c8>
    a6c4:	ldr	r5, [sp, #20]
    a6c8:	movw	r6, #61020	; 0xee5c
    a6cc:	movt	r6, #65535	; 0xffff
    a6d0:	mov	r4, #1
    a6d4:	ldr	r0, [r5, #4]
    a6d8:	bl	99b0 <close@plt>
    a6dc:	add	ip, sp, #4800	; 0x12c0
    a6e0:	ldr	r6, [ip, r6]
    a6e4:	str	r6, [sp, #72]	; 0x48
    a6e8:	ldr	r0, [sp, #72]	; 0x48
    a6ec:	mov	r1, #0
    a6f0:	bl	10ee4 <rpmMD5Update@@Base+0xcd0>
    a6f4:	subs	ip, r0, #0
    a6f8:	str	ip, [sp, #40]	; 0x28
    a6fc:	beq	ab00 <close@plt+0x1150>
    a700:	bl	11abc <rpmMD5Update@@Base+0x18a8>
    a704:	ldr	r3, [r7, #112]	; 0x70
    a708:	mov	r1, r3
    a70c:	str	r3, [sp, #16]
    a710:	mov	r6, r0
    a714:	bl	9680 <strcmp@plt>
    a718:	ldr	r3, [sp, #16]
    a71c:	cmp	r0, #0
    a720:	bne	a90c <close@plt+0xf5c>
    a724:	cmp	r4, #0
    a728:	beq	a8f4 <close@plt+0xf44>
    a72c:	ldr	r3, [r7, #104]	; 0x68
    a730:	cmp	r3, #0
    a734:	beq	a824 <close@plt+0xe74>
    a738:	add	r6, sp, #192	; 0xc0
    a73c:	ldr	r0, [sp, #40]	; 0x28
    a740:	sub	r4, r6, #48	; 0x30
    a744:	mov	r1, r4
    a748:	bl	e3cc <checkfilesize@@Base+0x1c8>
    a74c:	cmp	r0, #0
    a750:	bne	a80c <close@plt+0xe5c>
    a754:	tst	r9, #1
    a758:	bne	a84c <close@plt+0xe9c>
    a75c:	ands	r3, r9, #2
    a760:	ldrne	r3, [pc, #764]	; aa64 <close@plt+0x10b4>
    a764:	ldrne	r3, [fp, r3]
    a768:	str	r3, [sp]
    a76c:	sub	r2, r6, #52	; 0x34
    a770:	mov	r3, r4
    a774:	ldr	r0, [r7, #116]	; 0x74
    a778:	ldr	r1, [r7, #120]	; 0x78
    a77c:	bl	e4e8 <checkfilesize@@Base+0x2e4>
    a780:	cmp	r0, #0
    a784:	str	r0, [sp, #96]	; 0x60
    a788:	beq	a7f4 <close@plt+0xe44>
    a78c:	ldr	r4, [sp, #52]	; 0x34
    a790:	ldr	r3, [r4]
    a794:	cmp	r3, #0
    a798:	bne	a7ac <close@plt+0xdfc>
    a79c:	ldr	r0, [sp, #72]	; 0x48
    a7a0:	bl	99b0 <close@plt>
    a7a4:	add	r0, sp, #228	; 0xe4
    a7a8:	bl	9788 <wait@plt>
    a7ac:	cmp	r8, #0
    a7b0:	bne	a17c <close@plt+0x7cc>
    a7b4:	add	r5, sp, #4800	; 0x12c0
    a7b8:	movw	r3, #60876	; 0xedcc
    a7bc:	movt	r3, #65535	; 0xffff
    a7c0:	mov	r0, r8
    a7c4:	ldr	r2, [r5, r3]
    a7c8:	mov	r3, r8
    a7cc:	ldr	r5, [sp, #76]	; 0x4c
    a7d0:	cmp	r3, r2
    a7d4:	bge	a858 <close@plt+0xea8>
    a7d8:	ldr	ip, [sp, #96]	; 0x60
    a7dc:	add	r1, ip, r3, lsl #5
    a7e0:	add	r3, r3, #1
    a7e4:	ldr	r1, [r1, #4]
    a7e8:	cmp	r0, r1
    a7ec:	movcc	r0, r1
    a7f0:	b	a7d0 <close@plt+0xe20>
    a7f4:	ldr	r0, [pc, #620]	; aa68 <close@plt+0x10b8>
    a7f8:	mov	r1, #1
    a7fc:	ldr	r3, [pc, #672]	; aaa4 <close@plt+0x10f4>
    a800:	mov	r2, #31
    a804:	add	r0, pc, r0
    a808:	b	9bb0 <close@plt+0x200>
    a80c:	ldr	r0, [pc, #600]	; aa6c <close@plt+0x10bc>
    a810:	mov	r1, #1
    a814:	ldr	r3, [pc, #648]	; aaa4 <close@plt+0x10f4>
    a818:	mov	r2, #11
    a81c:	add	r0, pc, r0
    a820:	b	9bb0 <close@plt+0x200>
    a824:	ldr	r5, [sp, #24]
    a828:	cmp	r5, #0
    a82c:	bne	a738 <close@plt+0xd88>
    a830:	ldr	ip, [sp, #24]
    a834:	movw	r3, #60876	; 0xedcc
    a838:	add	lr, sp, #4800	; 0x12c0
    a83c:	movt	r3, #65535	; 0xffff
    a840:	str	ip, [sp, #96]	; 0x60
    a844:	str	ip, [lr, r3]
    a848:	b	a78c <close@plt+0xddc>
    a84c:	ldr	r3, [pc, #540]	; aa70 <close@plt+0x10c0>
    a850:	ldr	r3, [fp, r3]
    a854:	b	a768 <close@plt+0xdb8>
    a858:	cmp	r0, #123	; 0x7b
    a85c:	str	r5, [sp, #76]	; 0x4c
    a860:	add	r4, sp, #284	; 0x11c
    a864:	str	r4, [sp, #20]
    a868:	movls	r0, #124	; 0x7c
    a86c:	add	r0, r0, #4
    a870:	bl	10a64 <rpmMD5Update@@Base+0x850>
    a874:	ldr	r3, [pc, #504]	; aa74 <close@plt+0x10c4>
    a878:	ldr	r3, [fp, r3]
    a87c:	str	r0, [r3]
    a880:	ldr	r0, [sp, #20]
    a884:	bl	101b8 <checkfilesize@@Base+0x1fb4>
    a888:	ldr	r5, [sp, #36]	; 0x24
    a88c:	ldr	ip, [sp, #76]	; 0x4c
    a890:	ldr	r3, [r5]
    a894:	add	r3, r3, #1
    a898:	ldr	r0, [ip, r3, lsl #2]
    a89c:	ldrb	r3, [r0]
    a8a0:	cmp	r3, #45	; 0x2d
    a8a4:	bne	b430 <close@plt+0x1a80>
    a8a8:	ldrb	r3, [r0, #1]
    a8ac:	cmp	r3, #0
    a8b0:	bne	b430 <close@plt+0x1a80>
    a8b4:	ldr	r3, [pc, #248]	; a9b4 <close@plt+0x1004>
    a8b8:	ldr	r3, [fp, r3]
    a8bc:	ldr	r9, [r3]
    a8c0:	ldr	r0, [r7, #160]	; 0xa0
    a8c4:	mov	r2, #1
    a8c8:	ldr	r1, [r7, #164]	; 0xa4
    a8cc:	mov	r3, r9
    a8d0:	bl	97d0 <fwrite@plt>
    a8d4:	cmp	r0, #1
    a8d8:	beq	ab48 <close@plt+0x1198>
    a8dc:	ldr	r0, [pc, #404]	; aa78 <close@plt+0x10c8>
    a8e0:	mov	r1, #1
    a8e4:	ldr	r3, [pc, #440]	; aaa4 <close@plt+0x10f4>
    a8e8:	mov	r2, #12
    a8ec:	add	r0, pc, r0
    a8f0:	b	9bb0 <close@plt+0x200>
    a8f4:	ldr	r0, [pc, #384]	; aa7c <close@plt+0x10cc>
    a8f8:	mov	r1, #1
    a8fc:	ldr	r3, [pc, #416]	; aaa4 <close@plt+0x10f4>
    a900:	mov	r2, #58	; 0x3a
    a904:	add	r0, pc, r0
    a908:	b	9bb0 <close@plt+0x200>
    a90c:	ldr	r0, [pc, #400]	; aaa4 <close@plt+0x10f4>
    a910:	mov	r1, #1
    a914:	ldr	r2, [pc, #356]	; aa80 <close@plt+0x10d0>
    a918:	ldr	r0, [fp, r0]
    a91c:	add	r2, pc, r2
    a920:	str	r6, [sp]
    a924:	ldr	r0, [r0]
    a928:	bl	9938 <__fprintf_chk@plt>
    a92c:	mov	r0, #1
    a930:	bl	9878 <exit@plt>
    a934:	ldr	r0, [sp, #72]	; 0x48
    a938:	mov	r1, #1
    a93c:	bl	10ee4 <rpmMD5Update@@Base+0xcd0>
    a940:	subs	r6, r0, #0
    a944:	beq	b594 <close@plt+0x1be4>
    a948:	ldr	r3, [r7, #104]	; 0x68
    a94c:	cmp	r3, #0
    a950:	ldrne	ip, [sp, #24]
    a954:	movne	r4, #1
    a958:	strne	ip, [sp, #40]	; 0x28
    a95c:	beq	aac0 <close@plt+0x1110>
    a960:	ldr	r5, [sp, #40]	; 0x28
    a964:	mov	r0, r6
    a968:	str	r5, [sp, #24]
    a96c:	bl	96d4 <free@plt>
    a970:	b	a6e8 <close@plt+0xd38>
    a974:	ldr	r0, [pc, #264]	; aa84 <close@plt+0x10d4>
    a978:	mov	r3, r6
    a97c:	ldr	r2, [r7, #112]	; 0x70
    a980:	add	r0, pc, r0
    a984:	mov	r1, r0
    a988:	bl	9710 <execlp@plt>
    a98c:	b	a5ec <close@plt+0xc3c>
    a990:	andeq	r5, r1, r8, lsr r7
    a994:	andeq	r0, r0, r0, asr #2
    a998:	andeq	ip, r0, r0, asr #7
    a99c:			; <UNDEFINED> instruction: 0x000001bc
    a9a0:	muleq	r0, r4, r1
    a9a4:	strdeq	ip, [r0], -r0
    a9a8:	andeq	r0, r0, ip, asr #2
    a9ac:	muleq	r0, r0, r1
    a9b0:	muleq	r0, r8, r1
    a9b4:	muleq	r0, r0, r1
    a9b8:	andeq	fp, r0, r0, lsl sp
    a9bc:	andeq	r0, r0, ip, lsr r1
    a9c0:			; <UNDEFINED> instruction: 0x000001b8
    a9c4:	ldrdeq	ip, [r0], -r4
    a9c8:	ldrdeq	ip, [r0], -r4
    a9cc:	ldrdeq	ip, [r0], -r8
    a9d0:	andeq	ip, r0, r0, ror #1
    a9d4:	andeq	ip, r0, r0, ror #1
    a9d8:	andeq	ip, r0, r8, asr #1
    a9dc:	andeq	fp, r0, r8, lsr #30
    a9e0:	andeq	fp, r0, ip, lsl #28
    a9e4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    a9e8:			; <UNDEFINED> instruction: 0x0000bfbc
    a9ec:	andeq	fp, r0, ip, lsl #31
    a9f0:	andeq	fp, r0, ip, lsl #31
    a9f4:	andeq	fp, r0, r4, asr pc
    a9f8:	andeq	fp, r0, r4, asr #30
    a9fc:	andeq	fp, r0, r8, asr #30
    aa00:	andeq	fp, r0, r8, lsr pc
    aa04:	andeq	fp, r0, r8, lsr pc
    aa08:	andeq	fp, r0, r0, lsr pc
    aa0c:	andeq	fp, r0, r0, lsr pc
    aa10:	muleq	r0, r0, lr
    aa14:	andeq	fp, r0, ip, ror #29
    aa18:	strdeq	fp, [r0], -r4
    aa1c:	andeq	fp, r0, r4, lsl pc
    aa20:	ldrdeq	fp, [r0], -r0
    aa24:	andeq	fp, r0, r4, ror #28
    aa28:	andeq	fp, r0, r8, lsr fp
    aa2c:	andeq	fp, r0, ip, lsl #22
    aa30:	ldrdeq	fp, [r0], -ip
    aa34:	andeq	fp, r0, r0, lsr #23
    aa38:	andeq	fp, r0, r4, lsl ip
    aa3c:	andeq	fp, r0, r4, asr #23
    aa40:	strdeq	fp, [r0], -ip
    aa44:	andeq	fp, r0, r0, lsr #16
    aa48:	andeq	fp, r0, r8, asr fp
    aa4c:	andeq	fp, r0, r4, ror #22
    aa50:	andeq	fp, r0, ip, lsr fp
    aa54:	andeq	fp, r0, r0, ror r7
    aa58:	andeq	fp, r0, r4, ror #14
    aa5c:	andeq	fp, r0, r8, lsr #21
    aa60:			; <UNDEFINED> instruction: 0x0000b6b0
    aa64:	andeq	r0, r0, r8, ror r1
    aa68:	andeq	fp, r0, r8, ror #19
    aa6c:	andeq	fp, r0, r4, asr #19
    aa70:	andeq	r0, r0, r8, lsr #2
    aa74:	andeq	r0, r0, r0, asr r1
    aa78:	ldrdeq	fp, [r0], -r4
    aa7c:	andeq	fp, r0, r0, lsr #17
    aa80:	andeq	fp, r0, r8, ror #16
    aa84:	andeq	fp, r0, ip, lsr #15
    aa88:	andeq	fp, r0, r8, ror #19
    aa8c:	andeq	fp, r0, ip, ror #11
    aa90:	andeq	r0, r0, r4, asr #2
    aa94:	andeq	r0, r0, r4, lsl #3
    aa98:	strdeq	sl, [r0], -r0
    aa9c:	andeq	fp, r0, r4, lsl r6
    aaa0:	ldrdeq	fp, [r0], -r0
    aaa4:	andeq	r0, r0, r8, asr r1
    aaa8:	strdeq	fp, [r0], -r4
    aaac:	andeq	r0, r0, r4, ror #2
    aab0:	andeq	r0, r0, r0, lsr r1
    aab4:	andeq	r0, r0, ip, ror r1
    aab8:			; <UNDEFINED> instruction: 0x000001b0
    aabc:	andeq	fp, r0, ip, ror #10
    aac0:	mov	r1, #1004	; 0x3ec
    aac4:	mov	r2, #16
    aac8:	bl	1174c <rpmMD5Update@@Base+0x1538>
    aacc:	cmp	r0, #0
    aad0:	beq	aae8 <close@plt+0x1138>
    aad4:	ldr	r1, [r7, #116]	; 0x74
    aad8:	mov	r2, #16
    aadc:	bl	9734 <memcmp@plt>
    aae0:	cmp	r0, #0
    aae4:	beq	b5ac <close@plt+0x1bfc>
    aae8:	ldr	r5, [sp, #24]
    aaec:	cmp	r5, #0
    aaf0:	moveq	r4, r5
    aaf4:	movne	r4, #1
    aaf8:	strne	r4, [sp, #40]	; 0x28
    aafc:	b	a960 <close@plt+0xfb0>
    ab00:	ldr	r4, [sp, #52]	; 0x34
    ab04:	ldr	r3, [r4]
    ab08:	cmp	r3, #0
    ab0c:	beq	a2f4 <close@plt+0x944>
    ab10:	ldr	r3, [pc, #-116]	; aaa4 <close@plt+0x10f4>
    ab14:	mov	r1, #1
    ab18:	ldr	r0, [pc, #-152]	; aa88 <close@plt+0x10d8>
    ab1c:	mov	r2, #22
    ab20:	ldr	r3, [fp, r3]
    ab24:	add	r0, pc, r0
    ab28:	ldr	r3, [r3]
    ab2c:	bl	97d0 <fwrite@plt>
    ab30:	b	a2f4 <close@plt+0x944>
    ab34:	ldr	r0, [pc, #-176]	; aa8c <close@plt+0x10dc>
    ab38:	add	r0, pc, r0
    ab3c:	bl	97ac <perror@plt>
    ab40:	mov	r0, #1
    ab44:	bl	9878 <exit@plt>
    ab48:	ldr	ip, [sp, #68]	; 0x44
    ab4c:	cmp	ip, #0
    ab50:	bne	ab64 <close@plt+0x11b4>
    ab54:	ldr	r0, [sp, #20]
    ab58:	ldr	r1, [r7, #160]	; 0xa0
    ab5c:	ldr	r2, [r7, #164]	; 0xa4
    ab60:	bl	10214 <rpmMD5Update@@Base>
    ab64:	ldr	r0, [r7, #104]	; 0x68
    ab68:	cmp	r0, #0
    ab6c:	beq	b39c <close@plt+0x19ec>
    ab70:	ldr	r3, [pc, #-232]	; aa90 <close@plt+0x10e0>
    ab74:	ldr	r6, [fp, r3]
    ab78:	ldr	r3, [r6]
    ab7c:	cmp	r3, #0
    ab80:	beq	b364 <close@plt+0x19b4>
    ab84:	ldr	r3, [r7, #148]	; 0x94
    ab88:	cmp	r3, #0
    ab8c:	bne	aba8 <close@plt+0x11f8>
    ab90:	ldr	r3, [r7, #184]	; 0xb8
    ab94:	cmp	r3, #0
    ab98:	bne	aba8 <close@plt+0x11f8>
    ab9c:	ldr	r3, [r7, #188]	; 0xbc
    aba0:	cmp	r3, #0
    aba4:	beq	b464 <close@plt+0x1ab4>
    aba8:	ldr	r5, [sp, #52]	; 0x34
    abac:	ldr	r3, [r5]
    abb0:	cmp	r3, #0
    abb4:	beq	abf4 <close@plt+0x1244>
    abb8:	mov	r3, #0
    abbc:	ldr	r1, [sp, #72]	; 0x48
    abc0:	str	r3, [sp, #4]
    abc4:	mov	r2, r3
    abc8:	str	r3, [sp, #8]
    abcc:	mov	r0, #114	; 0x72
    abd0:	mvn	r3, #0
    abd4:	str	r3, [sp]
    abd8:	mov	r3, #255	; 0xff
    abdc:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
    abe0:	ldr	r3, [pc, #-340]	; aa94 <close@plt+0x10e4>
    abe4:	ldr	r3, [fp, r3]
    abe8:	cmp	r0, #0
    abec:	str	r0, [r3]
    abf0:	beq	ac54 <close@plt+0x12a4>
    abf4:	ldr	r3, [r7, #208]	; 0xd0
    abf8:	cmp	r3, #0
    abfc:	beq	b770 <close@plt+0x1dc0>
    ac00:	ldr	ip, [sp, #48]	; 0x30
    ac04:	cmp	ip, #1
    ac08:	bne	b724 <close@plt+0x1d74>
    ac0c:	ldr	r1, [pc, #-380]	; aa98 <close@plt+0x10e8>
    ac10:	mov	r2, #10
    ac14:	ldr	r0, [r7, #212]	; 0xd4
    ac18:	add	r1, pc, r1
    ac1c:	add	r1, r1, #20
    ac20:	bl	9734 <memcmp@plt>
    ac24:	subs	ip, r0, #0
    ac28:	beq	ac6c <close@plt+0x12bc>
    ac2c:	ldr	r0, [pc, #-408]	; aa9c <close@plt+0x10ec>
    ac30:	mov	r2, #30
    ac34:	ldr	r3, [pc, #-408]	; aaa4 <close@plt+0x10f4>
    ac38:	ldr	r1, [sp, #48]	; 0x30
    ac3c:	add	r0, pc, r0
    ac40:	ldr	r3, [fp, r3]
    ac44:	ldr	r3, [r3]
    ac48:	bl	97d0 <fwrite@plt>
    ac4c:	ldr	r0, [sp, #48]	; 0x30
    ac50:	bl	9878 <exit@plt>
    ac54:	ldr	r2, [pc, #-444]	; aaa0 <close@plt+0x10f0>
    ac58:	mov	r1, #1
    ac5c:	ldr	r0, [pc, #-448]	; aaa4 <close@plt+0x10f4>
    ac60:	ldr	r3, [sp, #60]	; 0x3c
    ac64:	add	r2, pc, r2
    ac68:	b	a2e8 <close@plt+0x938>
    ac6c:	add	r4, sp, #228	; 0xe4
    ac70:	ldr	r2, [pc, #-464]	; aaa8 <close@plt+0x10f8>
    ac74:	mov	r3, #56	; 0x38
    ac78:	mvn	r1, #14
    ac7c:	add	r2, pc, r2
    ac80:	mov	r0, r4
    ac84:	str	ip, [r4, #32]
    ac88:	str	ip, [r4, #36]	; 0x24
    ac8c:	str	ip, [r4, #40]	; 0x28
    ac90:	bl	998c <inflateInit2_@plt>
    ac94:	movw	r3, #60964	; 0xee24
    ac98:	movt	r3, #65535	; 0xffff
    ac9c:	cmp	r0, #0
    aca0:	bne	b70c <close@plt+0x1d5c>
    aca4:	ldr	r1, [r7, #212]	; 0xd4
    aca8:	add	lr, sp, #4800	; 0x12c0
    acac:	ldr	r2, [r7, #208]	; 0xd0
    acb0:	add	r1, r1, #10
    acb4:	str	r1, [lr, r3]
    acb8:	sub	r3, r2, #10
    acbc:	str	r3, [r4, #4]
    acc0:	mov	r0, #8192	; 0x2000
    acc4:	bl	10a64 <rpmMD5Update@@Base+0x850>
    acc8:	str	r0, [sp, #100]	; 0x64
    accc:	ldr	r3, [r7, #228]	; 0xe4
    acd0:	mvn	r1, #0
    acd4:	ldr	r2, [pc, #-560]	; aaac <close@plt+0x10fc>
    acd8:	mov	r0, #119	; 0x77
    acdc:	cmp	r3, #0
    ace0:	ldr	r4, [sp, #20]
    ace4:	ldreq	r3, [r7, #148]	; 0x94
    ace8:	movne	r3, #0
    acec:	str	r1, [sp]
    acf0:	mvn	r1, #1
    acf4:	ldr	ip, [fp, r2]
    acf8:	mov	r2, r9
    acfc:	str	r4, [sp, #8]
    ad00:	str	ip, [sp, #4]
    ad04:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
    ad08:	subs	r8, r0, #0
    ad0c:	beq	b6f4 <close@plt+0x1d44>
    ad10:	ldr	r3, [r7, #228]	; 0xe4
    ad14:	cmp	r3, #0
    ad18:	beq	ad38 <close@plt+0x1388>
    ad1c:	ldr	r0, [r7, #148]	; 0x94
    ad20:	movw	r2, #4244	; 0x1094
    ad24:	ldr	r1, [pc, #-636]	; aab0 <close@plt+0x1100>
    ad28:	str	r3, [r8, #16]
    ad2c:	str	r0, [r8, #8]
    ad30:	ldr	r3, [fp, r1]
    ad34:	str	r3, [r8, r2]
    ad38:	ldr	r5, [sp, #52]	; 0x34
    ad3c:	ldr	r3, [r5]
    ad40:	cmp	r3, #0
    ad44:	ldr	r3, [pc, #-664]	; aab4 <close@plt+0x1104>
    ad48:	beq	b7ec <close@plt+0x1e3c>
    ad4c:	ldr	r2, [pc, #-668]	; aab8 <close@plt+0x1108>
    ad50:	ldr	r3, [fp, r3]
    ad54:	ldr	r2, [fp, r2]
    ad58:	str	r2, [r3]
    ad5c:	ldr	r2, [r6]
    ad60:	cmp	r2, #0
    ad64:	bne	b790 <close@plt+0x1de0>
    ad68:	cmp	sl, #0
    ad6c:	beq	ad88 <close@plt+0x13d8>
    ad70:	ldr	r0, [pc, #-700]	; aabc <close@plt+0x110c>
    ad74:	mov	r1, #1
    ad78:	mov	r2, #15
    ad7c:	ldr	r3, [sp, #56]	; 0x38
    ad80:	add	r0, pc, r0
    ad84:	bl	97d0 <fwrite@plt>
    ad88:	mov	r4, #0
    ad8c:	mov	r5, #0
    ad90:	strd	r4, [sp, #24]
    ad94:	mov	r3, #0
    ad98:	strd	r4, [sp, #40]	; 0x28
    ad9c:	mvn	r4, #0
    ada0:	str	r4, [sp, #52]	; 0x34
    ada4:	add	r4, sp, #144	; 0x90
    ada8:	str	r4, [sp, #116]	; 0x74
    adac:	vldr	d8, [pc, #1004]	; b1a0 <close@plt+0x17f0>
    adb0:	ldr	r4, [r7, #196]	; 0xc4
    adb4:	ldr	r5, [r7, #184]	; 0xb8
    adb8:	str	r7, [sp, #88]	; 0x58
    adbc:	str	r4, [sp, #76]	; 0x4c
    adc0:	add	r4, sp, #180	; 0xb4
    adc4:	str	r4, [sp, #84]	; 0x54
    adc8:	ldr	r4, [r7, #192]	; 0xc0
    adcc:	str	r5, [sp, #92]	; 0x5c
    add0:	ldr	r5, [r7, #188]	; 0xbc
    add4:	mov	r7, r3
    add8:	str	r4, [sp, #72]	; 0x48
    addc:	str	r9, [sp, #120]	; 0x78
    ade0:	str	sl, [sp, #124]	; 0x7c
    ade4:	str	fp, [sp, #36]	; 0x24
    ade8:	ldr	ip, [sp, #92]	; 0x5c
    adec:	cmp	ip, #0
    adf0:	beq	b838 <close@plt+0x1e88>
    adf4:	ldr	ip, [sp, #72]	; 0x48
    adf8:	ldr	r2, [ip]
    adfc:	cmp	r5, r2
    ae00:	bcc	b184 <close@plt+0x17d4>
    ae04:	ldr	r9, [sp, #76]	; 0x4c
    ae08:	add	r3, r3, r5
    ae0c:	rsb	r2, r5, r2
    ae10:	add	r4, sp, #228	; 0xe4
    ae14:	str	r3, [sp, #108]	; 0x6c
    ae18:	str	r2, [sp, #112]	; 0x70
    ae1c:	str	r4, [sp, #80]	; 0x50
    ae20:	ldr	r4, [sp, #112]	; 0x70
    ae24:	ldr	ip, [sp, #108]	; 0x6c
    ae28:	add	r3, r4, r5
    ae2c:	str	r9, [sp, #76]	; 0x4c
    ae30:	cmp	r3, #0
    ae34:	rsb	ip, r5, ip
    ae38:	str	ip, [sp, #104]	; 0x68
    ae3c:	ble	b0fc <close@plt+0x174c>
    ae40:	ldr	r3, [r9]
    ae44:	movw	fp, #60876	; 0xedcc
    ae48:	ldrd	r0, [sp, #40]	; 0x28
    ae4c:	movt	fp, #65535	; 0xffff
    ae50:	ldr	r6, [r9, #4]
    ae54:	mov	sl, #0
    ae58:	adds	r0, r0, r3
    ae5c:	str	r9, [sp, #132]	; 0x84
    ae60:	adc	r1, r1, r3, asr #31
    ae64:	ldr	r9, [sp, #100]	; 0x64
    ae68:	ldrd	r2, [sp, #24]
    ae6c:	lsr	r4, r0, #13
    ae70:	sub	r5, r5, #1
    ae74:	orr	r4, r4, r1, lsl #19
    ae78:	adds	r2, r2, r6
    ae7c:	strd	r0, [sp, #40]	; 0x28
    ae80:	adc	r3, r3, #0
    ae84:	str	r4, [sp, #76]	; 0x4c
    ae88:	strd	r2, [sp, #24]
    ae8c:	str	r5, [sp, #128]	; 0x80
    ae90:	ldr	r4, [sp, #76]	; 0x4c
    ae94:	cmp	r6, #0
    ae98:	add	r0, sl, r4
    ae9c:	beq	af94 <close@plt+0x15e4>
    aea0:	cmp	r7, #0
    aea4:	beq	aeb4 <close@plt+0x1504>
    aea8:	ldr	r2, [r7, #8]
    aeac:	cmp	r0, r2
    aeb0:	beq	aedc <close@plt+0x152c>
    aeb4:	ldr	r3, [pc, #748]	; b1a8 <close@plt+0x17f8>
    aeb8:	ldr	r5, [sp, #36]	; 0x24
    aebc:	ldr	r3, [r5, r3]
    aec0:	ldr	r3, [r3]
    aec4:	ldr	r7, [r3, r0, lsl #2]
    aec8:	cmp	r7, #0
    aecc:	beq	bad4 <close@plt+0x2124>
    aed0:	ldr	r2, [r7, #4]
    aed4:	cmp	r2, #3
    aed8:	beq	bad4 <close@plt+0x2124>
    aedc:	ldr	r0, [sp, #40]	; 0x28
    aee0:	ldr	r5, [sp, #88]	; 0x58
    aee4:	ubfx	r2, r0, #0, #13
    aee8:	add	r1, r2, r6
    aeec:	cmp	r1, #8192	; 0x2000
    aef0:	ldr	r0, [r5, #208]	; 0xd0
    aef4:	rsbhi	r4, r2, #8192	; 0x2000
    aef8:	ldr	r1, [r7, #12]
    aefc:	movls	r4, r6
    af00:	cmp	r0, #0
    af04:	add	r5, r1, r2
    af08:	beq	af58 <close@plt+0x15a8>
    af0c:	ldr	ip, [sp, #48]	; 0x30
    af10:	cmp	ip, #1
    af14:	beq	b0c0 <close@plt+0x1710>
    af18:	add	r0, sp, #180	; 0xb4
    af1c:	str	r9, [sp, #196]	; 0xc4
    af20:	str	r4, [sp, #200]	; 0xc8
    af24:	bl	992c <BZ2_bzDecompress@plt>
    af28:	ldr	r1, [sp, #200]	; 0xc8
    af2c:	cmp	r1, #0
    af30:	bne	b0a4 <close@plt+0x16f4>
    af34:	mov	r1, #0
    af38:	ldrb	r2, [r5, r1]
    af3c:	ldrb	r3, [r9, r1]
    af40:	add	r3, r2, r3
    af44:	strb	r3, [r9, r1]
    af48:	add	r1, r1, #1
    af4c:	cmp	r1, r4
    af50:	bne	af38 <close@plt+0x1588>
    af54:	mov	r5, r9
    af58:	movw	lr, #4244	; 0x1094
    af5c:	mov	r1, r5
    af60:	ldr	ip, [r8, lr]
    af64:	mov	r0, r8
    af68:	mov	r2, r4
    af6c:	add	sl, sl, #1
    af70:	blx	ip
    af74:	cmp	r0, r4
    af78:	bne	b03c <close@plt+0x168c>
    af7c:	ldrd	r0, [sp, #40]	; 0x28
    af80:	rsb	r6, r4, r6
    af84:	adds	r0, r0, r4
    af88:	adc	r1, r1, #0
    af8c:	strd	r0, [sp, #40]	; 0x28
    af90:	b	ae90 <close@plt+0x14e0>
    af94:	ldr	ip, [sp, #32]
    af98:	ldr	r5, [sp, #128]	; 0x80
    af9c:	cmp	ip, #0
    afa0:	ldr	r9, [sp, #132]	; 0x84
    afa4:	beq	b034 <close@plt+0x1684>
    afa8:	ldr	r4, [sp, #88]	; 0x58
    afac:	mvn	r2, #-16777216	; 0xff000000
    afb0:	mov	r3, #0
    afb4:	ldrd	sl, [r4, #176]	; 0xb0
    afb8:	cmp	fp, r3
    afbc:	cmpeq	sl, r2
    afc0:	bls	b070 <close@plt+0x16c0>
    afc4:	ldr	ip, [sp, #24]
    afc8:	lsr	r2, sl, #8
    afcc:	ldr	lr, [sp, #28]
    afd0:	orr	r2, r2, fp, lsl #24
    afd4:	lsr	r3, fp, #8
    afd8:	lsr	r0, ip, #8
    afdc:	mov	ip, #100	; 0x64
    afe0:	orr	r0, r0, lr, lsl #24
    afe4:	lsr	lr, lr, #8
    afe8:	umull	r0, r1, r0, ip
    afec:	mla	r1, ip, lr, r1
    aff0:	bl	15018 <rpmMD5Update@@Base+0x4e04>
    aff4:	mov	r4, r0
    aff8:	ldr	ip, [sp, #52]	; 0x34
    affc:	cmp	r4, ip
    b000:	beq	b034 <close@plt+0x1684>
    b004:	ldr	ip, [sp, #32]
    b008:	ldr	r0, [sp, #56]	; 0x38
    b00c:	cmp	ip, #1
    b010:	beq	b058 <close@plt+0x16a8>
    b014:	ldr	r2, [pc, #400]	; b1ac <close@plt+0x17fc>
    b018:	mov	r1, #1
    b01c:	mov	r3, r4
    b020:	add	r2, pc, r2
    b024:	bl	9938 <__fprintf_chk@plt>
    b028:	ldr	r0, [sp, #56]	; 0x38
    b02c:	str	r4, [sp, #52]	; 0x34
    b030:	bl	96bc <fflush@plt>
    b034:	add	r9, r9, #8
    b038:	b	ae20 <close@plt+0x1470>
    b03c:	ldr	r0, [pc, #364]	; b1b0 <close@plt+0x1800>
    b040:	mov	r1, #1
    b044:	ldr	fp, [sp, #36]	; 0x24
    b048:	mov	r2, #12
    b04c:	ldr	r3, [pc, #524]	; b260 <close@plt+0x18b0>
    b050:	add	r0, pc, r0
    b054:	b	9bb0 <close@plt+0x200>
    b058:	ldr	r2, [pc, #340]	; b1b4 <close@plt+0x1804>
    b05c:	mov	r3, r4
    b060:	ldr	r1, [sp, #32]
    b064:	add	r2, pc, r2
    b068:	bl	9938 <__fprintf_chk@plt>
    b06c:	b	b028 <close@plt+0x1678>
    b070:	orrs	r0, sl, fp
    b074:	moveq	r4, r6
    b078:	beq	aff8 <close@plt+0x1648>
    b07c:	ldr	r4, [sp, #24]
    b080:	mov	ip, #100	; 0x64
    b084:	ldr	lr, [sp, #28]
    b088:	mov	r2, sl
    b08c:	mov	r3, fp
    b090:	umull	r0, r1, r4, ip
    b094:	mla	r1, ip, lr, r1
    b098:	bl	15018 <rpmMD5Update@@Base+0x4e04>
    b09c:	mov	r4, r0
    b0a0:	b	aff8 <close@plt+0x1648>
    b0a4:	ldr	r0, [pc, #268]	; b1b8 <close@plt+0x1808>
    b0a8:	mov	r1, #1
    b0ac:	ldr	fp, [sp, #36]	; 0x24
    b0b0:	mov	r2, #31
    b0b4:	ldr	r3, [pc, #420]	; b260 <close@plt+0x18b0>
    b0b8:	add	r0, pc, r0
    b0bc:	b	9bb0 <close@plt+0x200>
    b0c0:	mov	r1, #0
    b0c4:	add	r0, sp, #228	; 0xe4
    b0c8:	str	r9, [sp, #240]	; 0xf0
    b0cc:	str	r4, [sp, #244]	; 0xf4
    b0d0:	bl	96a4 <inflate@plt>
    b0d4:	ldr	r1, [sp, #244]	; 0xf4
    b0d8:	cmp	r1, #0
    b0dc:	beq	af34 <close@plt+0x1584>
    b0e0:	ldr	r0, [pc, #212]	; b1bc <close@plt+0x180c>
    b0e4:	mov	r2, #22
    b0e8:	ldr	fp, [sp, #36]	; 0x24
    b0ec:	ldr	r3, [pc, #364]	; b260 <close@plt+0x18b0>
    b0f0:	add	r0, pc, r0
    b0f4:	ldr	r1, [sp, #48]	; 0x30
    b0f8:	b	ac40 <close@plt+0x1290>
    b0fc:	ldr	ip, [sp, #72]	; 0x48
    b100:	movw	r9, #60872	; 0xedc8
    b104:	ldrd	r0, [sp, #24]
    b108:	movt	r9, #65535	; 0xffff
    b10c:	add	fp, sp, #700	; 0x2bc
    b110:	ldr	r4, [ip, #4]
    b114:	adds	r0, r0, r4
    b118:	adc	r1, r1, #0
    b11c:	strd	r0, [sp, #24]
    b120:	cmp	r4, #0
    b124:	beq	b2a0 <close@plt+0x18f0>
    b128:	add	r1, sp, #4800	; 0x12c0
    b12c:	cmp	r4, #4096	; 0x1000
    b130:	movcc	sl, r4
    b134:	movcs	sl, #4096	; 0x1000
    b138:	movw	ip, #4240	; 0x1090
    b13c:	ldr	r0, [r1, r9]
    b140:	mov	r2, sl
    b144:	mov	r1, fp
    b148:	ldr	r3, [r0, ip]
    b14c:	blx	r3
    b150:	cmp	r0, sl
    b154:	mov	r6, r0
    b158:	bne	b284 <close@plt+0x18d4>
    b15c:	movw	lr, #4244	; 0x1094
    b160:	mov	r0, r8
    b164:	ldr	r3, [r8, lr]
    b168:	mov	r1, fp
    b16c:	mov	r2, r6
    b170:	blx	r3
    b174:	cmp	r6, r0
    b178:	bne	b268 <close@plt+0x18b8>
    b17c:	rsb	r4, r6, r4
    b180:	b	b120 <close@plt+0x1770>
    b184:	ldr	r0, [pc, #52]	; b1c0 <close@plt+0x1810>
    b188:	mov	r1, #1
    b18c:	ldr	fp, [sp, #36]	; 0x24
    b190:	mov	r2, #27
    b194:	ldr	r3, [pc, #196]	; b260 <close@plt+0x18b0>
    b198:	add	r0, pc, r0
    b19c:	b	9bb0 <close@plt+0x200>
    b1a0:	andeq	r0, r0, r0
    b1a4:	subsmi	r0, r9, r0
    b1a8:			; <UNDEFINED> instruction: 0x000001b8
    b1ac:	andeq	fp, r0, r4, lsl r3
    b1b0:	andeq	fp, r0, r0, ror r2
    b1b4:	andeq	fp, r0, r8, ror #5
    b1b8:	andeq	fp, r0, ip, asr r2
    b1bc:	andeq	fp, r0, ip, lsl #4
    b1c0:	andeq	fp, r0, r8, lsr #9
    b1c4:	andeq	fp, r0, r4, asr #32
    b1c8:	ldrdeq	fp, [r0], -r0
    b1cc:	andeq	fp, r0, r8, lsl r0
    b1d0:	andeq	fp, r0, r0
    b1d4:	andeq	sl, r0, ip, lsr #30
    b1d8:	andeq	r0, r0, r4, asr #2
    b1dc:	andeq	sl, r0, ip, asr lr
    b1e0:	andeq	sl, r0, r4, lsr #29
    b1e4:	ldrdeq	sl, [r0], -r8
    b1e8:	andeq	sl, r0, r4, lsr #28
    b1ec:	andeq	sl, r0, r8, ror fp
    b1f0:	andeq	sl, r0, ip, lsl fp
    b1f4:	andeq	sl, r0, r0, asr #30
    b1f8:	ldrdeq	sl, [r0], -ip
    b1fc:	andeq	sl, r0, r8, lsr #23
    b200:	andeq	sl, r0, r0, asr #24
    b204:	andeq	sl, r0, r4, lsr #22
    b208:			; <UNDEFINED> instruction: 0x0000abb4
    b20c:	andeq	sl, r0, ip, asr fp
    b210:	andeq	sl, r0, ip, lsl #22
    b214:	andeq	r0, r0, r8, lsl #3
    b218:	andeq	sl, r0, ip, ror #21
    b21c:	andeq	r0, r0, ip, asr r1
    b220:	andeq	r0, r0, r8, lsr #3
    b224:	andeq	sl, r0, ip, lsl fp
    b228:	muleq	r0, r0, r1
    b22c:	andeq	r0, r0, r4, lsl #3
    b230:			; <UNDEFINED> instruction: 0x000001b4
    b234:	andeq	sl, r0, r0, ror sl
    b238:	andeq	r0, r0, ip, lsl #3
    b23c:	andeq	sl, r0, r4, ror #20
    b240:	muleq	r0, ip, r1
    b244:	andeq	sl, r0, r8, asr sl
    b248:	andeq	r0, r0, ip, lsr #2
    b24c:	andeq	sl, r0, ip, asr #20
    b250:	andeq	sl, r0, r4, lsl r8
    b254:	muleq	r0, ip, r7
    b258:	andeq	sl, r0, r4, lsr r8
    b25c:	andeq	sl, r0, ip, lsl r8
    b260:	andeq	r0, r0, r8, asr r1
    b264:	ldrdeq	sl, [r0], -r0
    b268:	ldr	r0, [pc, #-172]	; b1c4 <close@plt+0x1814>
    b26c:	mov	r1, #1
    b270:	ldr	fp, [sp, #36]	; 0x24
    b274:	mov	r2, #12
    b278:	ldr	r3, [pc, #-32]	; b260 <close@plt+0x18b0>
    b27c:	add	r0, pc, r0
    b280:	b	9bb0 <close@plt+0x200>
    b284:	ldr	r2, [pc, #-196]	; b1c8 <close@plt+0x1818>
    b288:	mov	r1, #1
    b28c:	ldr	fp, [sp, #36]	; 0x24
    b290:	ldr	r0, [pc, #-56]	; b260 <close@plt+0x18b0>
    b294:	add	r2, pc, r2
    b298:	ldr	r3, [sp, #60]	; 0x3c
    b29c:	b	a2e8 <close@plt+0x938>
    b2a0:	ldr	r4, [sp, #32]
    b2a4:	ldr	ip, [sp, #92]	; 0x5c
    b2a8:	cmp	r4, #0
    b2ac:	sub	ip, ip, #1
    b2b0:	str	ip, [sp, #92]	; 0x5c
    b2b4:	beq	b330 <close@plt+0x1980>
    b2b8:	ldrd	r0, [sp, #24]
    b2bc:	bl	14fa4 <rpmMD5Update@@Base+0x4d90>
    b2c0:	ldr	r4, [sp, #88]	; 0x58
    b2c4:	ldrd	r2, [r4, #176]	; 0xb0
    b2c8:	orrs	ip, r2, r3
    b2cc:	vmov	d7, r0, r1
    b2d0:	vmul.f64	d9, d7, d8
    b2d4:	beq	b35c <close@plt+0x19ac>
    b2d8:	mov	r0, r2
    b2dc:	mov	r1, r3
    b2e0:	bl	14fa4 <rpmMD5Update@@Base+0x4d90>
    b2e4:	vmov	d7, r0, r1
    b2e8:	ldr	ip, [sp, #52]	; 0x34
    b2ec:	vdiv.f64	d7, d9, d7
    b2f0:	vcvt.s32.f64	s13, d7
    b2f4:	vmov	r4, s13
    b2f8:	cmp	ip, r4
    b2fc:	beq	b330 <close@plt+0x1980>
    b300:	ldr	ip, [sp, #32]
    b304:	ldr	r0, [sp, #56]	; 0x38
    b308:	cmp	ip, #1
    b30c:	beq	b344 <close@plt+0x1994>
    b310:	ldr	r2, [pc, #-332]	; b1cc <close@plt+0x181c>
    b314:	mov	r1, #1
    b318:	vmov	r3, s13
    b31c:	add	r2, pc, r2
    b320:	bl	9938 <__fprintf_chk@plt>
    b324:	ldr	r0, [sp, #56]	; 0x38
    b328:	str	r4, [sp, #52]	; 0x34
    b32c:	bl	96bc <fflush@plt>
    b330:	ldr	r4, [sp, #72]	; 0x48
    b334:	ldr	r3, [sp, #104]	; 0x68
    b338:	add	r4, r4, #8
    b33c:	str	r4, [sp, #72]	; 0x48
    b340:	b	ade8 <close@plt+0x1438>
    b344:	ldr	r2, [pc, #-380]	; b1d0 <close@plt+0x1820>
    b348:	ldr	r1, [sp, #32]
    b34c:	add	r2, pc, r2
    b350:	vmov	r3, s13
    b354:	bl	9938 <__fprintf_chk@plt>
    b358:	b	b324 <close@plt+0x1974>
    b35c:	vmov.f64	d7, #112	; 0x3f800000  1.0
    b360:	b	b2e8 <close@plt+0x1938>
    b364:	add	r0, r0, #12
    b368:	mov	r1, #16
    b36c:	mov	r2, #1
    b370:	mov	r3, r9
    b374:	bl	97d0 <fwrite@plt>
    b378:	cmp	r0, #1
    b37c:	mov	r4, r0
    b380:	beq	b3b0 <close@plt+0x1a00>
    b384:	ldr	r0, [pc, #-440]	; b1d4 <close@plt+0x1824>
    b388:	mov	r1, #1
    b38c:	ldr	r3, [pc, #-308]	; b260 <close@plt+0x18b0>
    b390:	mov	r2, #12
    b394:	add	r0, pc, r0
    b398:	b	9bb0 <close@plt+0x200>
    b39c:	ldr	r2, [pc, #-460]	; b1d8 <close@plt+0x1828>
    b3a0:	mov	r3, #1
    b3a4:	ldr	r6, [fp, r2]
    b3a8:	str	r3, [r6]
    b3ac:	b	ab84 <close@plt+0x11d4>
    b3b0:	ldr	r1, [r7, #104]	; 0x68
    b3b4:	mov	r2, #16
    b3b8:	ldr	r0, [sp, #20]
    b3bc:	add	r1, r1, #12
    b3c0:	bl	10214 <rpmMD5Update@@Base>
    b3c4:	ldr	r0, [pc, #-496]	; b1dc <close@plt+0x182c>
    b3c8:	ldr	ip, [r7, #104]	; 0x68
    b3cc:	mov	r2, r4
    b3d0:	add	r0, pc, r0
    b3d4:	ldr	r1, [r7, #168]	; 0xa8
    b3d8:	mov	r3, r9
    b3dc:	ldr	ip, [ip, #8]
    b3e0:	ldr	r0, [r0]
    b3e4:	str	r0, [ip, r1]
    b3e8:	ldr	r0, [r7, #104]	; 0x68
    b3ec:	add	r0, r0, #28
    b3f0:	ldr	ip, [r0, #-28]	; 0xffffffe4
    b3f4:	ldr	r1, [r0, #-24]	; 0xffffffe8
    b3f8:	add	r1, r1, ip, lsl #4
    b3fc:	bl	97d0 <fwrite@plt>
    b400:	cmp	r0, #1
    b404:	beq	b4a4 <close@plt+0x1af4>
    b408:	ldr	r3, [pc, #-432]	; b260 <close@plt+0x18b0>
    b40c:	mov	r1, r4
    b410:	ldr	r0, [pc, #-568]	; b1e0 <close@plt+0x1830>
    b414:	mov	r2, #12
    b418:	ldr	r3, [fp, r3]
    b41c:	add	r0, pc, r0
    b420:	ldr	r3, [r3]
    b424:	bl	97d0 <fwrite@plt>
    b428:	mov	r0, r4
    b42c:	bl	9878 <exit@plt>
    b430:	ldr	r1, [pc, #-596]	; b1e4 <close@plt+0x1834>
    b434:	add	r1, pc, r1
    b438:	bl	9698 <fopen@plt>
    b43c:	subs	r9, r0, #0
    b440:	bne	a8c0 <close@plt+0xf10>
    b444:	ldr	r4, [sp, #36]	; 0x24
    b448:	ldr	r5, [sp, #76]	; 0x4c
    b44c:	ldr	r3, [r4]
    b450:	add	r3, r3, #1
    b454:	ldr	r0, [r5, r3, lsl #2]
    b458:	bl	97ac <perror@plt>
    b45c:	mov	r0, #1
    b460:	bl	9878 <exit@plt>
    b464:	ldr	r4, [sp, #40]	; 0x28
    b468:	mov	r2, #1
    b46c:	mov	r1, #16
    b470:	mov	r3, r9
    b474:	add	r5, r4, #12
    b478:	mov	r0, r5
    b47c:	bl	97d0 <fwrite@plt>
    b480:	cmp	r0, #1
    b484:	mov	r2, r0
    b488:	beq	b4c0 <close@plt+0x1b10>
    b48c:	ldr	r0, [pc, #-684]	; b1e8 <close@plt+0x1838>
    b490:	mov	r1, #1
    b494:	ldr	r3, [pc, #-572]	; b260 <close@plt+0x18b0>
    b498:	mov	r2, #12
    b49c:	add	r0, pc, r0
    b4a0:	b	9bb0 <close@plt+0x200>
    b4a4:	ldr	r1, [r7, #104]	; 0x68
    b4a8:	ldr	r0, [sp, #20]
    b4ac:	ldm	r1, {r2, r3}
    b4b0:	add	r1, r1, #28
    b4b4:	add	r2, r3, r2, lsl #4
    b4b8:	bl	10214 <rpmMD5Update@@Base>
    b4bc:	b	aba8 <close@plt+0x11f8>
    b4c0:	ldr	r4, [sp, #40]	; 0x28
    b4c4:	mov	r3, r9
    b4c8:	ldr	lr, [sp, #40]	; 0x28
    b4cc:	add	r4, r4, #28
    b4d0:	ldr	ip, [r4, #-28]	; 0xffffffe4
    b4d4:	ldr	r1, [lr, #4]
    b4d8:	mov	r0, r4
    b4dc:	add	r1, r1, ip, lsl #4
    b4e0:	bl	97d0 <fwrite@plt>
    b4e4:	cmp	r0, #1
    b4e8:	bne	b48c <close@plt+0x1adc>
    b4ec:	mov	r1, r5
    b4f0:	ldr	r0, [sp, #20]
    b4f4:	mov	r2, #16
    b4f8:	add	r6, sp, #704	; 0x2c0
    b4fc:	bl	10214 <rpmMD5Update@@Base>
    b500:	ldr	r5, [sp, #40]	; 0x28
    b504:	mov	r1, r4
    b508:	ldr	r0, [sp, #20]
    b50c:	add	r4, sp, #700	; 0x2bc
    b510:	ldm	r5, {r2, r3}
    b514:	add	r2, r3, r2, lsl #4
    b518:	bl	10214 <rpmMD5Update@@Base>
    b51c:	ldr	r0, [sp, #72]	; 0x48
    b520:	mov	r1, r4
    b524:	mov	r2, #4096	; 0x1000
    b528:	bl	96b0 <read@plt>
    b52c:	subs	r5, r0, #0
    b530:	beq	b5ec <close@plt+0x1c3c>
    b534:	mov	r0, r4
    b538:	mov	r1, r5
    b53c:	mov	r2, #1
    b540:	mov	r3, r9
    b544:	bl	97d0 <fwrite@plt>
    b548:	cmp	r0, #1
    b54c:	bne	b5d4 <close@plt+0x1c24>
    b550:	mov	r2, r5
    b554:	ldr	r0, [sp, #20]
    b558:	mov	r1, r4
    b55c:	bl	10214 <rpmMD5Update@@Base>
    b560:	b	b51c <close@plt+0x1b6c>
    b564:	ldr	r0, [pc, #-896]	; b1ec <close@plt+0x183c>
    b568:	mov	r1, #1
    b56c:	ldr	r3, [pc, #-788]	; b260 <close@plt+0x18b0>
    b570:	mov	r2, #47	; 0x2f
    b574:	add	r0, pc, r0
    b578:	b	9bb0 <close@plt+0x200>
    b57c:	ldr	r0, [pc, #-916]	; b1f0 <close@plt+0x1840>
    b580:	mov	r1, #1
    b584:	ldr	r3, [pc, #-812]	; b260 <close@plt+0x18b0>
    b588:	mov	r2, #64	; 0x40
    b58c:	add	r0, pc, r0
    b590:	b	9bb0 <close@plt+0x200>
    b594:	ldr	r0, [pc, #-936]	; b1f4 <close@plt+0x1844>
    b598:	mov	r1, #1
    b59c:	ldr	r3, [pc, #-836]	; b260 <close@plt+0x18b0>
    b5a0:	mov	r2, #32
    b5a4:	add	r0, pc, r0
    b5a8:	b	9bb0 <close@plt+0x200>
    b5ac:	ldr	r4, [sp, #24]
    b5b0:	cmp	r4, #0
    b5b4:	moveq	r4, #1
    b5b8:	beq	a960 <close@plt+0xfb0>
    b5bc:	ldr	r3, [r7, #120]	; 0x78
    b5c0:	mov	r4, #1
    b5c4:	subs	r3, r3, #16
    b5c8:	movne	r3, #1
    b5cc:	str	r3, [sp, #40]	; 0x28
    b5d0:	b	a960 <close@plt+0xfb0>
    b5d4:	ldr	r0, [pc, #-996]	; b1f8 <close@plt+0x1848>
    b5d8:	mov	r1, #1
    b5dc:	ldr	r3, [pc, #-900]	; b260 <close@plt+0x18b0>
    b5e0:	mov	r2, #12
    b5e4:	add	r0, pc, r0
    b5e8:	b	9bb0 <close@plt+0x200>
    b5ec:	mov	r0, r9
    b5f0:	bl	96bc <fflush@plt>
    b5f4:	cmp	r0, #0
    b5f8:	bne	b670 <close@plt+0x1cc0>
    b5fc:	ldr	r3, [pc, #-988]	; b228 <close@plt+0x1878>
    b600:	ldr	r3, [fp, r3]
    b604:	ldr	r3, [r3]
    b608:	cmp	r9, r3
    b60c:	beq	b620 <close@plt+0x1c70>
    b610:	mov	r0, r9
    b614:	bl	9944 <fclose@plt>
    b618:	cmp	r0, #0
    b61c:	bne	b670 <close@plt+0x1cc0>
    b620:	sub	r6, r6, #20
    b624:	ldr	r1, [sp, #20]
    b628:	mov	r0, r6
    b62c:	bl	10348 <rpmMD5Update@@Base+0x134>
    b630:	ldr	ip, [sp, #68]	; 0x44
    b634:	cmp	ip, #0
    b638:	bne	b688 <close@plt+0x1cd8>
    b63c:	ldr	r4, [sp, #64]	; 0x40
    b640:	mov	r0, r6
    b644:	mov	r2, #16
    b648:	add	r1, r4, #120	; 0x78
    b64c:	bl	9734 <memcmp@plt>
    b650:	cmp	r0, #0
    b654:	beq	a17c <close@plt+0x7cc>
    b658:	ldr	r2, [pc, #-1124]	; b1fc <close@plt+0x184c>
    b65c:	mov	r1, #1
    b660:	ldr	r0, [pc, #-1032]	; b260 <close@plt+0x18b0>
    b664:	ldr	r3, [sp, #60]	; 0x3c
    b668:	add	r2, pc, r2
    b66c:	b	a2e8 <close@plt+0x938>
    b670:	ldr	r0, [pc, #-1144]	; b200 <close@plt+0x1850>
    b674:	mov	r1, #1
    b678:	ldr	r3, [pc, #-1056]	; b260 <close@plt+0x18b0>
    b67c:	mov	r2, #12
    b680:	add	r0, pc, r0
    b684:	b	9bb0 <close@plt+0x200>
    b688:	ldr	r0, [r7, #160]	; 0xa0
    b68c:	mov	r2, #0
    b690:	ldr	r1, [r7, #164]	; 0xa4
    b694:	add	r0, r0, #96	; 0x60
    b698:	sub	r1, r1, #96	; 0x60
    b69c:	bl	110c8 <rpmMD5Update@@Base+0xeb4>
    b6a0:	subs	r4, r0, #0
    b6a4:	beq	a17c <close@plt+0x7cc>
    b6a8:	mov	r1, #1004	; 0x3ec
    b6ac:	mov	r2, #16
    b6b0:	bl	1174c <rpmMD5Update@@Base+0x1538>
    b6b4:	subs	r1, r0, #0
    b6b8:	beq	b6d0 <close@plt+0x1d20>
    b6bc:	mov	r0, r6
    b6c0:	mov	r2, #16
    b6c4:	bl	9734 <memcmp@plt>
    b6c8:	cmp	r0, #0
    b6cc:	bne	b6dc <close@plt+0x1d2c>
    b6d0:	mov	r0, r4
    b6d4:	bl	10ca0 <rpmMD5Update@@Base+0xa8c>
    b6d8:	b	a17c <close@plt+0x7cc>
    b6dc:	ldr	r2, [pc, #-1248]	; b204 <close@plt+0x1854>
    b6e0:	mov	r1, #1
    b6e4:	ldr	r0, [pc, #-1164]	; b260 <close@plt+0x18b0>
    b6e8:	ldr	r3, [sp, #60]	; 0x3c
    b6ec:	add	r2, pc, r2
    b6f0:	b	a2e8 <close@plt+0x938>
    b6f4:	ldr	r0, [pc, #-1268]	; b208 <close@plt+0x1858>
    b6f8:	mov	r1, #1
    b6fc:	ldr	r3, [pc, #-1188]	; b260 <close@plt+0x18b0>
    b700:	mov	r2, #20
    b704:	add	r0, pc, r0
    b708:	b	9bb0 <close@plt+0x200>
    b70c:	ldr	r0, [pc, #-1288]	; b20c <close@plt+0x185c>
    b710:	mov	r2, #27
    b714:	ldr	r3, [pc, #-1212]	; b260 <close@plt+0x18b0>
    b718:	ldr	r1, [sp, #48]	; 0x30
    b71c:	add	r0, pc, r0
    b720:	b	ac40 <close@plt+0x1290>
    b724:	add	r4, sp, #180	; 0xb4
    b728:	mov	r3, #0
    b72c:	mov	r1, r3
    b730:	mov	r2, r3
    b734:	mov	r0, r4
    b738:	str	r3, [r4, #36]	; 0x24
    b73c:	str	r3, [r4, #40]	; 0x28
    b740:	movw	r5, #60916	; 0xedf4
    b744:	str	r3, [r4, #44]	; 0x2c
    b748:	bl	977c <BZ2_bzDecompressInit@plt>
    b74c:	movt	r5, #65535	; 0xffff
    b750:	cmp	r0, #0
    b754:	bne	b778 <close@plt+0x1dc8>
    b758:	ldr	r2, [r7, #212]	; 0xd4
    b75c:	add	r0, sp, #4800	; 0x12c0
    b760:	ldr	r3, [r7, #208]	; 0xd0
    b764:	str	r2, [r0, r5]
    b768:	str	r3, [r4, #4]
    b76c:	b	acc0 <close@plt+0x1310>
    b770:	str	r3, [sp, #100]	; 0x64
    b774:	b	accc <close@plt+0x131c>
    b778:	ldr	r0, [pc, #-1392]	; b210 <close@plt+0x1860>
    b77c:	mov	r1, #1
    b780:	ldr	r3, [pc, #-1320]	; b260 <close@plt+0x18b0>
    b784:	mov	r2, #35	; 0x23
    b788:	add	r0, pc, r0
    b78c:	b	9bb0 <close@plt+0x200>
    b790:	ldr	r2, [pc, #-1412]	; b214 <close@plt+0x1864>
    b794:	movw	r5, #4252	; 0x109c
    b798:	ldr	ip, [sp, #40]	; 0x28
    b79c:	ldr	r4, [sp, #40]	; 0x28
    b7a0:	ldr	lr, [fp, r2]
    b7a4:	add	r1, ip, #28
    b7a8:	ldr	r0, [pc, #-1412]	; b22c <close@plt+0x187c>
    b7ac:	ldr	ip, [ip]
    b7b0:	str	lr, [r3]
    b7b4:	ldr	r2, [r4, #4]
    b7b8:	ldr	r4, [fp, r0]
    b7bc:	add	r2, r2, ip, lsl #4
    b7c0:	ldr	r0, [r4]
    b7c4:	ldr	r3, [r0, r5]
    b7c8:	blx	r3
    b7cc:	cmp	r0, #0
    b7d0:	beq	b800 <close@plt+0x1e50>
    b7d4:	ldr	r0, [pc, #-1476]	; b218 <close@plt+0x1868>
    b7d8:	mov	r1, #1
    b7dc:	ldr	r3, [pc, #-1412]	; b260 <close@plt+0x18b0>
    b7e0:	mov	r2, #24
    b7e4:	add	r0, pc, r0
    b7e8:	b	9bb0 <close@plt+0x200>
    b7ec:	ldr	r2, [pc, #-1496]	; b21c <close@plt+0x186c>
    b7f0:	ldr	r3, [fp, r3]
    b7f4:	ldr	r2, [fp, r2]
    b7f8:	str	r2, [r3]
    b7fc:	b	ad5c <close@plt+0x13ac>
    b800:	ldr	r0, [r4]
    b804:	mov	r2, #16
    b808:	ldr	ip, [sp, #40]	; 0x28
    b80c:	ldr	r3, [r0, r5]
    b810:	add	r1, ip, #12
    b814:	blx	r3
    b818:	cmp	r0, #0
    b81c:	bne	b7d4 <close@plt+0x1e24>
    b820:	ldr	r1, [pc, #-1544]	; b220 <close@plt+0x1870>
    b824:	add	r3, sp, #576	; 0x240
    b828:	ldrd	r2, [r3]
    b82c:	ldr	r1, [fp, r1]
    b830:	strd	r2, [r1]
    b834:	b	ad68 <close@plt+0x13b8>
    b838:	ldr	r4, [sp, #32]
    b83c:	ldr	r9, [sp, #120]	; 0x78
    b840:	cmp	r4, #1
    b844:	ldr	sl, [sp, #124]	; 0x7c
    b848:	ldr	fp, [sp, #36]	; 0x24
    b84c:	ldr	r7, [sp, #88]	; 0x58
    b850:	ble	baac <close@plt+0x20fc>
    b854:	ldr	r0, [pc, #-1592]	; b224 <close@plt+0x1874>
    b858:	mov	r1, #1
    b85c:	mov	r2, #22
    b860:	ldr	r3, [sp, #56]	; 0x38
    b864:	add	r0, pc, r0
    b868:	bl	97d0 <fwrite@plt>
    b86c:	movw	r3, #4248	; 0x1098
    b870:	mov	r0, r8
    b874:	ldr	r3, [r8, r3]
    b878:	blx	r3
    b87c:	cmn	r0, #1
    b880:	beq	ba94 <close@plt+0x20e4>
    b884:	mov	r0, r9
    b888:	bl	96bc <fflush@plt>
    b88c:	cmp	r0, #0
    b890:	bne	ba7c <close@plt+0x20cc>
    b894:	ldr	r3, [pc, #-1652]	; b228 <close@plt+0x1878>
    b898:	ldr	r3, [fp, r3]
    b89c:	ldr	r3, [r3]
    b8a0:	cmp	r9, r3
    b8a4:	beq	b8b8 <close@plt+0x1f08>
    b8a8:	mov	r0, r9
    b8ac:	bl	9944 <fclose@plt>
    b8b0:	cmp	r0, #0
    b8b4:	bne	ba7c <close@plt+0x20cc>
    b8b8:	ldr	r3, [pc, #-1684]	; b22c <close@plt+0x187c>
    b8bc:	ldr	r3, [fp, r3]
    b8c0:	ldr	r3, [r3]
    b8c4:	cmp	r3, #0
    b8c8:	beq	b8dc <close@plt+0x1f2c>
    b8cc:	movw	r2, #4248	; 0x1098
    b8d0:	mov	r0, r3
    b8d4:	ldr	r3, [r3, r2]
    b8d8:	blx	r3
    b8dc:	movw	r3, #60872	; 0xedc8
    b8e0:	add	ip, sp, #4800	; 0x12c0
    b8e4:	movt	r3, #65535	; 0xffff
    b8e8:	ldr	r3, [ip, r3]
    b8ec:	cmp	r3, #0
    b8f0:	beq	b904 <close@plt+0x1f54>
    b8f4:	movw	r2, #4248	; 0x1098
    b8f8:	mov	r0, r3
    b8fc:	ldr	r3, [r3, r2]
    b900:	blx	r3
    b904:	ldr	r3, [r7, #208]	; 0xd0
    b908:	cmp	r3, #0
    b90c:	beq	b924 <close@plt+0x1f74>
    b910:	ldr	r4, [sp, #48]	; 0x30
    b914:	cmp	r4, #1
    b918:	beq	ba04 <close@plt+0x2054>
    b91c:	add	r0, sp, #180	; 0xb4
    b920:	bl	9794 <BZ2_bzDecompressEnd@plt>
    b924:	cmp	sl, #1
    b928:	ble	b9b4 <close@plt+0x2004>
    b92c:	ldr	r3, [pc, #-1796]	; b230 <close@plt+0x1880>
    b930:	mov	r1, #1
    b934:	ldr	r2, [pc, #-1800]	; b234 <close@plt+0x1884>
    b938:	ldr	r0, [sp, #56]	; 0x38
    b93c:	ldr	r3, [fp, r3]
    b940:	add	r2, pc, r2
    b944:	ldr	r3, [r3]
    b948:	bl	9938 <__fprintf_chk@plt>
    b94c:	ldr	r3, [pc, #-1820]	; b238 <close@plt+0x1888>
    b950:	ldr	r2, [pc, #-1820]	; b23c <close@plt+0x188c>
    b954:	mov	r1, #1
    b958:	ldr	r0, [sp, #56]	; 0x38
    b95c:	ldr	r3, [fp, r3]
    b960:	add	r2, pc, r2
    b964:	ldr	r3, [r3]
    b968:	bl	9938 <__fprintf_chk@plt>
    b96c:	ldr	r3, [pc, #-1844]	; b240 <close@plt+0x1890>
    b970:	ldr	r2, [pc, #-1844]	; b244 <close@plt+0x1894>
    b974:	mov	r1, #1
    b978:	ldr	r0, [sp, #56]	; 0x38
    b97c:	ldr	r3, [fp, r3]
    b980:	add	r2, pc, r2
    b984:	ldr	r3, [r3]
    b988:	bl	9938 <__fprintf_chk@plt>
    b98c:	ldr	r3, [pc, #-1868]	; b248 <close@plt+0x1898>
    b990:	ldr	r3, [fp, r3]
    b994:	ldr	r3, [r3]
    b998:	cmp	r3, #0
    b99c:	beq	b9b4 <close@plt+0x2004>
    b9a0:	ldr	r2, [pc, #-1884]	; b24c <close@plt+0x189c>
    b9a4:	mov	r1, #1
    b9a8:	ldr	r0, [sp, #56]	; 0x38
    b9ac:	add	r2, pc, r2
    b9b0:	bl	9938 <__fprintf_chk@plt>
    b9b4:	add	r4, sp, #684	; 0x2ac
    b9b8:	ldr	r1, [sp, #20]
    b9bc:	mov	r0, r4
    b9c0:	bl	10348 <rpmMD5Update@@Base+0x134>
    b9c4:	ldr	r5, [sp, #68]	; 0x44
    b9c8:	cmp	r5, #0
    b9cc:	bne	ba10 <close@plt+0x2060>
    b9d0:	ldr	ip, [sp, #64]	; 0x40
    b9d4:	mov	r0, r4
    b9d8:	mov	r2, #16
    b9dc:	add	r1, ip, #120	; 0x78
    b9e0:	bl	9734 <memcmp@plt>
    b9e4:	cmp	r0, #0
    b9e8:	beq	a17c <close@plt+0x7cc>
    b9ec:	ldr	r2, [pc, #-1956]	; b250 <close@plt+0x18a0>
    b9f0:	mov	r1, #1
    b9f4:	ldr	r0, [pc, #-1948]	; b260 <close@plt+0x18b0>
    b9f8:	ldr	r3, [sp, #60]	; 0x3c
    b9fc:	add	r2, pc, r2
    ba00:	b	a2e8 <close@plt+0x938>
    ba04:	add	r0, sp, #228	; 0xe4
    ba08:	bl	9884 <inflateEnd@plt>
    ba0c:	b	b924 <close@plt+0x1f74>
    ba10:	ldr	r0, [r7, #160]	; 0xa0
    ba14:	mov	r2, #0
    ba18:	ldr	r1, [r7, #164]	; 0xa4
    ba1c:	add	r0, r0, #96	; 0x60
    ba20:	sub	r1, r1, #96	; 0x60
    ba24:	bl	110c8 <rpmMD5Update@@Base+0xeb4>
    ba28:	subs	r5, r0, #0
    ba2c:	beq	a17c <close@plt+0x7cc>
    ba30:	mov	r1, #1004	; 0x3ec
    ba34:	mov	r2, #16
    ba38:	bl	1174c <rpmMD5Update@@Base+0x1538>
    ba3c:	subs	r1, r0, #0
    ba40:	beq	ba58 <close@plt+0x20a8>
    ba44:	mov	r0, r4
    ba48:	mov	r2, #16
    ba4c:	bl	9734 <memcmp@plt>
    ba50:	cmp	r0, #0
    ba54:	bne	ba64 <close@plt+0x20b4>
    ba58:	mov	r0, r5
    ba5c:	bl	10ca0 <rpmMD5Update@@Base+0xa8c>
    ba60:	b	a17c <close@plt+0x7cc>
    ba64:	ldr	r2, [pc, #-2072]	; b254 <close@plt+0x18a4>
    ba68:	mov	r1, #1
    ba6c:	ldr	r0, [pc, #-2068]	; b260 <close@plt+0x18b0>
    ba70:	ldr	r3, [sp, #60]	; 0x3c
    ba74:	add	r2, pc, r2
    ba78:	b	a2e8 <close@plt+0x938>
    ba7c:	ldr	r0, [pc, #-2092]	; b258 <close@plt+0x18a8>
    ba80:	mov	r1, #1
    ba84:	ldr	r3, [pc, #-2092]	; b260 <close@plt+0x18b0>
    ba88:	mov	r2, #12
    ba8c:	add	r0, pc, r0
    ba90:	b	9bb0 <close@plt+0x200>
    ba94:	ldr	r0, [pc, #-2112]	; b25c <close@plt+0x18ac>
    ba98:	mov	r1, #1
    ba9c:	ldr	r3, [pc, #-2116]	; b260 <close@plt+0x18b0>
    baa0:	mov	r2, #12
    baa4:	add	r0, pc, r0
    baa8:	b	9bb0 <close@plt+0x200>
    baac:	ldr	r5, [sp, #32]
    bab0:	cmp	r5, #0
    bab4:	beq	b86c <close@plt+0x1ebc>
    bab8:	ldr	r0, [pc, #-2140]	; b264 <close@plt+0x18b4>
    babc:	mov	r1, #1
    bac0:	mov	r2, #23
    bac4:	ldr	r3, [sp, #56]	; 0x38
    bac8:	add	r0, pc, r0
    bacc:	bl	97d0 <fwrite@plt>
    bad0:	b	b86c <close@plt+0x1ebc>
    bad4:	ldr	ip, [sp, #104]	; 0x68
    bad8:	add	lr, sp, #4800	; 0x12c0
    badc:	ldr	r1, [sp, #96]	; 0x60
    bae0:	add	r3, sp, #144	; 0x90
    bae4:	str	ip, [sp]
    bae8:	ldr	r2, [lr, fp]
    baec:	bl	da88 <fillblock_disk@@Base+0x4d4>
    baf0:	mov	r7, r0
    baf4:	b	aedc <close@plt+0x152c>
    baf8:	mov	fp, #0
    bafc:	mov	lr, #0
    bb00:	pop	{r1}		; (ldr r1, [sp], #4)
    bb04:	mov	r2, sp
    bb08:	push	{r2}		; (str r2, [sp, #-4]!)
    bb0c:	push	{r0}		; (str r0, [sp, #-4]!)
    bb10:	ldr	ip, [pc, #16]	; bb28 <close@plt+0x2178>
    bb14:	push	{ip}		; (str ip, [sp, #-4]!)
    bb18:	ldr	r0, [pc, #12]	; bb2c <close@plt+0x217c>
    bb1c:	ldr	r3, [pc, #12]	; bb30 <close@plt+0x2180>
    bb20:	bl	9848 <__libc_start_main@plt>
    bb24:	bl	99a4 <abort@plt>
    bb28:	strdeq	r5, [r1], -ip
    bb2c:	andeq	r9, r0, r0, asr #19
    bb30:	muleq	r1, r8, r9
    bb34:	ldr	r3, [pc, #20]	; bb50 <close@plt+0x21a0>
    bb38:	ldr	r2, [pc, #20]	; bb54 <close@plt+0x21a4>
    bb3c:	add	r3, pc, r3
    bb40:	ldr	r2, [r3, r2]
    bb44:	cmp	r2, #0
    bb48:	bxeq	lr
    bb4c:	b	9860 <__gmon_start__@plt>
    bb50:	ldrdeq	r3, [r1], -r8
    bb54:	andeq	r0, r0, r4, ror r1
    bb58:	push	{r3, lr}
    bb5c:	movw	r0, #62232	; 0xf318
    bb60:	ldr	r3, [pc, #36]	; bb8c <close@plt+0x21dc>
    bb64:	movt	r0, #1
    bb68:	rsb	r3, r0, r3
    bb6c:	cmp	r3, #6
    bb70:	popls	{r3, pc}
    bb74:	movw	r3, #0
    bb78:	movt	r3, #0
    bb7c:	cmp	r3, #0
    bb80:	popeq	{r3, pc}
    bb84:	blx	r3
    bb88:	pop	{r3, pc}
    bb8c:	andeq	pc, r1, fp, lsl r3	; <UNPREDICTABLE>
    bb90:	push	{r3, lr}
    bb94:	movw	r0, #62232	; 0xf318
    bb98:	movw	r3, #62232	; 0xf318
    bb9c:	movt	r0, #1
    bba0:	movt	r3, #1
    bba4:	rsb	r3, r0, r3
    bba8:	asr	r3, r3, #2
    bbac:	add	r3, r3, r3, lsr #31
    bbb0:	asrs	r1, r3, #1
    bbb4:	popeq	{r3, pc}
    bbb8:	movw	r2, #0
    bbbc:	movt	r2, #0
    bbc0:	cmp	r2, #0
    bbc4:	popeq	{r3, pc}
    bbc8:	blx	r2
    bbcc:	pop	{r3, pc}
    bbd0:	push	{r4, lr}
    bbd4:	movw	r4, #62232	; 0xf318
    bbd8:	movt	r4, #1
    bbdc:	ldrb	r3, [r4]
    bbe0:	cmp	r3, #0
    bbe4:	popne	{r4, pc}
    bbe8:	bl	bb58 <close@plt+0x21a8>
    bbec:	mov	r3, #1
    bbf0:	strb	r3, [r4]
    bbf4:	pop	{r4, pc}
    bbf8:	movw	r0, #61448	; 0xf008
    bbfc:	movt	r0, #1
    bc00:	push	{r3, lr}
    bc04:	ldr	r3, [r0]
    bc08:	cmp	r3, #0
    bc0c:	beq	bc24 <close@plt+0x2274>
    bc10:	movw	r3, #0
    bc14:	movt	r3, #0
    bc18:	cmp	r3, #0
    bc1c:	beq	bc24 <close@plt+0x2274>
    bc20:	blx	r3
    bc24:	pop	{r3, lr}
    bc28:	b	bb90 <close@plt+0x21e0>

0000bc2c <cfile_write_uncomp@@Base>:
    bc2c:	push	{r4, r5, r6, r7, r8, lr}
    bc30:	subs	r5, r2, #0
    bc34:	ldr	r7, [pc, #276]	; bd50 <cfile_write_uncomp@@Base+0x124>
    bc38:	sub	sp, sp, #16
    bc3c:	mov	r4, r0
    bc40:	mov	r8, r1
    bc44:	add	r7, pc, r7
    bc48:	bne	bc58 <cfile_write_uncomp@@Base+0x2c>
    bc4c:	mov	r0, r5
    bc50:	add	sp, sp, #16
    bc54:	pop	{r4, r5, r6, r7, r8, pc}
    bc58:	ldr	r6, [r0, #16]
    bc5c:	mov	r2, #1
    bc60:	mov	r0, r1
    bc64:	ldr	r3, [r4, #4]
    bc68:	cmp	r5, r6
    bc6c:	movcc	r6, r5
    bc70:	mov	r1, r6
    bc74:	bl	97d0 <fwrite@plt>
    bc78:	cmp	r0, #1
    bc7c:	bne	bd20 <cfile_write_uncomp@@Base+0xf4>
    bc80:	cmp	r6, #0
    bc84:	beq	bcac <cfile_write_uncomp@@Base+0x80>
    bc88:	movw	r3, #4128	; 0x1020
    bc8c:	ldr	r3, [r4, r3]
    bc90:	cmp	r3, #0
    bc94:	beq	bcac <cfile_write_uncomp@@Base+0x80>
    bc98:	movw	r2, #4124	; 0x101c
    bc9c:	mov	r1, r8
    bca0:	ldr	r0, [r4, r2]
    bca4:	mov	r2, r6
    bca8:	blx	r3
    bcac:	ldr	r3, [r4, #16]
    bcb0:	rsb	r3, r6, r3
    bcb4:	str	r3, [r4, #16]
    bcb8:	cmp	r3, #0
    bcbc:	movne	r0, r6
    bcc0:	bne	bc50 <cfile_write_uncomp@@Base+0x24>
    bcc4:	movw	r2, #4128	; 0x1020
    bcc8:	movw	r3, #4124	; 0x101c
    bccc:	ldr	r1, [r4, r2]
    bcd0:	mvn	ip, #0
    bcd4:	ldr	lr, [r4, r3]
    bcd8:	mov	r2, r4
    bcdc:	ldr	r3, [r4, #8]
    bce0:	mov	r0, #119	; 0x77
    bce4:	str	r1, [sp, #4]
    bce8:	mvn	r1, #98	; 0x62
    bcec:	str	lr, [sp, #8]
    bcf0:	str	ip, [sp]
    bcf4:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
    bcf8:	subs	r2, r0, #0
    bcfc:	beq	bd28 <cfile_write_uncomp@@Base+0xfc>
    bd00:	rsb	r4, r6, r5
    bd04:	movw	r3, #4244	; 0x1094
    bd08:	ldr	r3, [r2, r3]
    bd0c:	add	r1, r8, r6
    bd10:	mov	r2, r4
    bd14:	blx	r3
    bd18:	cmp	r4, r0
    bd1c:	beq	bc4c <cfile_write_uncomp@@Base+0x20>
    bd20:	mvn	r0, #0
    bd24:	b	bc50 <cfile_write_uncomp@@Base+0x24>
    bd28:	ldr	r3, [pc, #36]	; bd54 <cfile_write_uncomp@@Base+0x128>
    bd2c:	mov	r1, #1
    bd30:	ldr	r0, [pc, #32]	; bd58 <cfile_write_uncomp@@Base+0x12c>
    bd34:	mov	r2, #22
    bd38:	ldr	r3, [r7, r3]
    bd3c:	add	r0, pc, r0
    bd40:	ldr	r3, [r3]
    bd44:	bl	97d0 <fwrite@plt>
    bd48:	mov	r0, #1
    bd4c:	bl	9878 <exit@plt>
    bd50:	ldrdeq	r3, [r1], -r0
    bd54:	andeq	r0, r0, r8, asr r1
    bd58:	andeq	r9, r0, ip, ror #25
    bd5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    bd60:	mov	r7, r0
    bd64:	ldr	r5, [pc, #468]	; bf40 <cfile_write_uncomp@@Base+0x314>
    bd68:	mov	r4, r1
    bd6c:	ldr	r0, [pc, #464]	; bf44 <cfile_write_uncomp@@Base+0x318>
    bd70:	sub	sp, sp, #224	; 0xe0
    bd74:	add	r5, pc, r5
    bd78:	ldr	r3, [r4, #8]
    bd7c:	ldr	r2, [r7]
    bd80:	mov	r1, #0
    bd84:	ldr	r8, [r5, r0]
    bd88:	ldr	r9, [r3, r2, lsl #2]
    bd8c:	ldr	r3, [r8]
    bd90:	mov	r0, r9
    bd94:	str	r3, [sp, #220]	; 0xdc
    bd98:	bl	986c <open@plt>
    bd9c:	cmn	r0, #1
    bda0:	mov	r6, r0
    bda4:	beq	bf10 <cfile_write_uncomp@@Base+0x2e4>
    bda8:	mov	r0, #3
    bdac:	mov	r1, r6
    bdb0:	mov	r2, sp
    bdb4:	bl	9854 <__fxstat@plt>
    bdb8:	subs	sl, r0, #0
    bdbc:	beq	be7c <cfile_write_uncomp@@Base+0x250>
    bdc0:	ldr	r2, [pc, #384]	; bf48 <cfile_write_uncomp@@Base+0x31c>
    bdc4:	ldr	r3, [pc, #384]	; bf4c <cfile_write_uncomp@@Base+0x320>
    bdc8:	ldr	sl, [r5, r2]
    bdcc:	ldr	r3, [r5, r3]
    bdd0:	ldr	r2, [sl]
    bdd4:	ldr	r3, [r3]
    bdd8:	cmp	r2, r3
    bddc:	blt	bed4 <cfile_write_uncomp@@Base+0x2a8>
    bde0:	ldr	r3, [pc, #360]	; bf50 <cfile_write_uncomp@@Base+0x324>
    bde4:	ldr	r2, [r5, r3]
    bde8:	ldr	r4, [r2]
    bdec:	ldr	r3, [r4, #4]
    bdf0:	ldr	r0, [r4, #12]
    bdf4:	cmp	r3, #0
    bdf8:	str	r3, [r2]
    bdfc:	ldr	r2, [pc, #336]	; bf54 <cfile_write_uncomp@@Base+0x328>
    be00:	movne	r1, #0
    be04:	strne	r1, [r3]
    be08:	ldreq	sl, [r5, r2]
    be0c:	movne	r3, r2
    be10:	ldrne	sl, [r5, r3]
    be14:	mov	r2, #0
    be18:	streq	r3, [sl]
    be1c:	ldr	r3, [r4, #20]
    be20:	str	r2, [r3, #24]
    be24:	bl	99b0 <close@plt>
    be28:	ldr	r2, [sl]
    be2c:	mov	r3, #0
    be30:	str	r6, [r4, #12]
    be34:	cmp	r2, r3
    be38:	str	r9, [r4, #8]
    be3c:	str	r7, [r4, #20]
    be40:	str	r3, [r4, #16]
    be44:	str	r3, [r4, #4]
    be48:	str	r3, [r4]
    be4c:	beq	bef8 <cfile_write_uncomp@@Base+0x2cc>
    be50:	str	r4, [r2, #4]
    be54:	str	r2, [r4]
    be58:	str	r4, [sl]
    be5c:	mov	r0, r4
    be60:	str	r4, [r7, #24]
    be64:	ldr	r2, [sp, #220]	; 0xdc
    be68:	ldr	r3, [r8]
    be6c:	cmp	r2, r3
    be70:	bne	bf0c <cfile_write_uncomp@@Base+0x2e0>
    be74:	add	sp, sp, #224	; 0xe0
    be78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    be7c:	ldr	r3, [r4, #16]
    be80:	ldr	r1, [r7]
    be84:	ldr	r2, [sp, #44]	; 0x2c
    be88:	ldr	r3, [r3, r1, lsl #2]
    be8c:	cmp	r2, r3
    be90:	beq	bdc0 <cfile_write_uncomp@@Base+0x194>
    be94:	add	r4, sp, #92	; 0x5c
    be98:	mov	r2, #128	; 0x80
    be9c:	mov	r3, sl
    bea0:	mov	r0, r6
    bea4:	mov	r1, r4
    bea8:	bl	9728 <pread@plt>
    beac:	mov	r1, r4
    beb0:	mov	r2, r0
    beb4:	mov	r0, r6
    beb8:	bl	14558 <rpmMD5Update@@Base+0x4344>
    bebc:	cmp	r0, #0
    bec0:	beq	bdc0 <cfile_write_uncomp@@Base+0x194>
    bec4:	mov	r0, r6
    bec8:	bl	99b0 <close@plt>
    becc:	mov	r0, sl
    bed0:	b	be64 <cfile_write_uncomp@@Base+0x238>
    bed4:	mov	r0, #24
    bed8:	bl	10a64 <rpmMD5Update@@Base+0x850>
    bedc:	ldr	r3, [pc, #112]	; bf54 <cfile_write_uncomp@@Base+0x328>
    bee0:	ldr	r2, [sl]
    bee4:	add	r2, r2, #1
    bee8:	str	r2, [sl]
    beec:	ldr	sl, [r5, r3]
    bef0:	mov	r4, r0
    bef4:	b	be28 <cfile_write_uncomp@@Base+0x1fc>
    bef8:	ldr	r3, [pc, #80]	; bf50 <cfile_write_uncomp@@Base+0x324>
    befc:	str	r4, [sl]
    bf00:	ldr	r3, [r5, r3]
    bf04:	str	r4, [r3]
    bf08:	b	be5c <cfile_write_uncomp@@Base+0x230>
    bf0c:	bl	974c <__stack_chk_fail@plt>
    bf10:	mov	r0, r9
    bf14:	bl	97ac <perror@plt>
    bf18:	ldr	r3, [pc, #56]	; bf58 <cfile_write_uncomp@@Base+0x32c>
    bf1c:	ldr	r0, [pc, #56]	; bf5c <cfile_write_uncomp@@Base+0x330>
    bf20:	mov	r1, #1
    bf24:	mov	r2, #39	; 0x27
    bf28:	ldr	r3, [r5, r3]
    bf2c:	add	r0, pc, r0
    bf30:	ldr	r3, [r3]
    bf34:	bl	97d0 <fwrite@plt>
    bf38:	mov	r0, #1
    bf3c:	bl	9878 <exit@plt>
    bf40:	andeq	r3, r1, r0, lsr #7
    bf44:	andeq	r0, r0, r0, asr #2
    bf48:	andeq	r0, r0, r4, lsr r1
    bf4c:	muleq	r0, r8, r1
    bf50:	andeq	r0, r0, r8, ror #2
    bf54:	andeq	r0, r0, ip, lsr #3
    bf58:	andeq	r0, r0, r8, asr r1
    bf5c:	andeq	r9, r0, r4, lsl fp
    bf60:	push	{r4, r5, r6, r7, r8, r9, lr}
    bf64:	sub	sp, sp, #100	; 0x64
    bf68:	ldr	r5, [pc, #500]	; c164 <cfile_write_uncomp@@Base+0x538>
    bf6c:	mov	r7, r0
    bf70:	ldr	r3, [pc, #496]	; c168 <cfile_write_uncomp@@Base+0x53c>
    bf74:	add	r5, pc, r5
    bf78:	ldr	r2, [pc, #492]	; c16c <cfile_write_uncomp@@Base+0x540>
    bf7c:	ldr	r6, [r5, r3]
    bf80:	ldr	r3, [r6]
    bf84:	str	r3, [sp, #92]	; 0x5c
    bf88:	mov	r3, r2
    bf8c:	ldr	r8, [r5, r2]
    bf90:	ldr	r4, [r8]
    bf94:	cmp	r4, #0
    bf98:	beq	c004 <cfile_write_uncomp@@Base+0x3d8>
    bf9c:	ldr	r0, [r4, #8]
    bfa0:	ldr	ip, [r7, #8]
    bfa4:	cmp	r0, ip
    bfa8:	movne	r3, r4
    bfac:	bne	bfc0 <cfile_write_uncomp@@Base+0x394>
    bfb0:	b	c0a8 <cfile_write_uncomp@@Base+0x47c>
    bfb4:	ldr	r2, [r3, #8]
    bfb8:	cmp	r2, ip
    bfbc:	beq	c0b0 <cfile_write_uncomp@@Base+0x484>
    bfc0:	ldr	r3, [r3]
    bfc4:	cmp	r3, #0
    bfc8:	bne	bfb4 <cfile_write_uncomp@@Base+0x388>
    bfcc:	ldr	r3, [pc, #412]	; c170 <cfile_write_uncomp@@Base+0x544>
    bfd0:	ldr	r3, [r5, r3]
    bfd4:	ldr	r2, [r3]
    bfd8:	ldr	r3, [r2, r0, lsl #2]
    bfdc:	cmp	r3, r1
    bfe0:	bcs	bff8 <cfile_write_uncomp@@Base+0x3cc>
    bfe4:	b	c0c4 <cfile_write_uncomp@@Base+0x498>
    bfe8:	ldr	r3, [r4, #8]
    bfec:	ldr	r3, [r2, r3, lsl #2]
    bff0:	cmp	r3, r1
    bff4:	bcc	c0c4 <cfile_write_uncomp@@Base+0x498>
    bff8:	ldr	r4, [r4]
    bffc:	cmp	r4, #0
    c000:	bne	bfe8 <cfile_write_uncomp@@Base+0x3bc>
    c004:	mov	r0, #16
    c008:	bl	10a64 <rpmMD5Update@@Base+0x850>
    c00c:	ldr	r2, [r8]
    c010:	ldr	r3, [pc, #348]	; c174 <cfile_write_uncomp@@Base+0x548>
    c014:	mov	r1, #3
    c018:	str	r2, [r0]
    c01c:	mov	r4, r0
    c020:	str	r1, [r0, #4]
    c024:	ldr	r2, [r5, r3]
    c028:	ldr	r1, [pc, #328]	; c178 <cfile_write_uncomp@@Base+0x54c>
    c02c:	str	r0, [r8]
    c030:	ldr	r3, [r2]
    c034:	add	r0, r3, #1
    c038:	str	r0, [r2]
    c03c:	str	r3, [r4, #12]
    c040:	ldr	r8, [r5, r1]
    c044:	ldr	r0, [r8]
    c048:	cmp	r0, #0
    c04c:	blt	c0d8 <cfile_write_uncomp@@Base+0x4ac>
    c050:	ldr	ip, [r7, #8]
    c054:	ldr	r1, [r7, #12]
    c058:	lsr	r2, r3, #19
    c05c:	str	ip, [r4, #8]
    c060:	lsl	r3, r3, #13
    c064:	str	r2, [sp, #4]
    c068:	mov	r2, #8192	; 0x2000
    c06c:	str	r3, [sp]
    c070:	bl	98fc <pwrite64@plt>
    c074:	cmp	r0, #8192	; 0x2000
    c078:	bne	c124 <cfile_write_uncomp@@Base+0x4f8>
    c07c:	ldr	r3, [pc, #248]	; c17c <cfile_write_uncomp@@Base+0x550>
    c080:	ldr	r2, [r4, #8]
    c084:	ldr	r3, [r5, r3]
    c088:	ldr	r3, [r3]
    c08c:	str	r4, [r3, r2, lsl #2]
    c090:	ldr	r2, [sp, #92]	; 0x5c
    c094:	ldr	r3, [r6]
    c098:	cmp	r2, r3
    c09c:	bne	c138 <cfile_write_uncomp@@Base+0x50c>
    c0a0:	add	sp, sp, #100	; 0x64
    c0a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c0a8:	mov	r2, r0
    c0ac:	mov	r3, r4
    c0b0:	ldr	r1, [pc, #196]	; c17c <cfile_write_uncomp@@Base+0x550>
    c0b4:	ldr	r1, [r5, r1]
    c0b8:	ldr	r1, [r1]
    c0bc:	str	r3, [r1, r2, lsl #2]
    c0c0:	b	c090 <cfile_write_uncomp@@Base+0x464>
    c0c4:	ldr	r2, [pc, #172]	; c178 <cfile_write_uncomp@@Base+0x54c>
    c0c8:	ldr	r3, [r4, #12]
    c0cc:	ldr	r2, [r5, r2]
    c0d0:	ldr	r0, [r2]
    c0d4:	b	c054 <cfile_write_uncomp@@Base+0x428>
    c0d8:	ldr	lr, [pc, #160]	; c180 <cfile_write_uncomp@@Base+0x554>
    c0dc:	add	r9, sp, #12
    c0e0:	add	lr, pc, lr
    c0e4:	mov	ip, r9
    c0e8:	ldm	lr!, {r0, r1, r2, r3}
    c0ec:	stmia	ip!, {r0, r1, r2, r3}
    c0f0:	ldm	lr, {r0, r1}
    c0f4:	stm	ip, {r0, r1}
    c0f8:	mov	r0, r9
    c0fc:	bl	9824 <mkstemp64@plt>
    c100:	cmp	r0, #0
    c104:	str	r0, [r8]
    c108:	blt	c13c <cfile_write_uncomp@@Base+0x510>
    c10c:	mov	r0, r9
    c110:	bl	9758 <unlink@plt>
    c114:	ldr	r0, [r8]
    c118:	ldr	ip, [r7, #8]
    c11c:	ldr	r3, [r4, #12]
    c120:	b	c054 <cfile_write_uncomp@@Base+0x428>
    c124:	ldr	r0, [pc, #88]	; c184 <cfile_write_uncomp@@Base+0x558>
    c128:	add	r0, pc, r0
    c12c:	bl	97ac <perror@plt>
    c130:	mov	r0, #1
    c134:	bl	9878 <exit@plt>
    c138:	bl	974c <__stack_chk_fail@plt>
    c13c:	ldr	r3, [pc, #68]	; c188 <cfile_write_uncomp@@Base+0x55c>
    c140:	mov	r1, #1
    c144:	ldr	r0, [pc, #64]	; c18c <cfile_write_uncomp@@Base+0x560>
    c148:	mov	r2, #27
    c14c:	ldr	r3, [r5, r3]
    c150:	add	r0, pc, r0
    c154:	ldr	r3, [r3]
    c158:	bl	97d0 <fwrite@plt>
    c15c:	mov	r0, #1
    c160:	bl	9878 <exit@plt>
    c164:	andeq	r3, r1, r0, lsr #3
    c168:	andeq	r0, r0, r0, asr #2
    c16c:	andeq	r0, r0, r4, lsr #3
    c170:	andeq	r0, r0, ip, lsr r1
    c174:	andeq	r0, r0, ip, lsl #3
    c178:	andeq	r0, r0, ip, ror #2
    c17c:			; <UNDEFINED> instruction: 0x000001b8
    c180:	andeq	r9, r0, r8, lsl #19
    c184:	andeq	r9, r0, r4, ror r9
    c188:	andeq	r0, r0, r8, asr r1
    c18c:	andeq	r9, r0, r0, lsr r9
    c190:	ldr	r3, [r1, #4]
    c194:	push	{r4, r5, r6, lr}
    c198:	cmp	r3, #3
    c19c:	ldr	r5, [pc, #128]	; c224 <cfile_write_uncomp@@Base+0x5f8>
    c1a0:	sub	sp, sp, #8
    c1a4:	mov	r6, r1
    c1a8:	mov	r4, r0
    c1ac:	add	r5, pc, r5
    c1b0:	bne	c20c <cfile_write_uncomp@@Base+0x5e0>
    c1b4:	ldr	r0, [pc, #108]	; c228 <cfile_write_uncomp@@Base+0x5fc>
    c1b8:	mov	r2, #8192	; 0x2000
    c1bc:	ldr	r3, [r1, #12]
    c1c0:	ldr	r1, [r4, #12]
    c1c4:	ldr	r0, [r5, r0]
    c1c8:	lsr	ip, r3, #19
    c1cc:	lsl	r3, r3, #13
    c1d0:	str	ip, [sp, #4]
    c1d4:	ldr	r0, [r0]
    c1d8:	str	r3, [sp]
    c1dc:	bl	980c <pread64@plt>
    c1e0:	cmp	r0, #8192	; 0x2000
    c1e4:	bne	c210 <cfile_write_uncomp@@Base+0x5e4>
    c1e8:	ldr	r3, [r6, #8]
    c1ec:	mov	r1, #2
    c1f0:	ldr	r2, [pc, #52]	; c22c <cfile_write_uncomp@@Base+0x600>
    c1f4:	stmib	r4, {r1, r3}
    c1f8:	ldr	r2, [r5, r2]
    c1fc:	ldr	r2, [r2]
    c200:	str	r4, [r2, r3, lsl #2]
    c204:	add	sp, sp, #8
    c208:	pop	{r4, r5, r6, pc}
    c20c:	bl	99a4 <abort@plt>
    c210:	ldr	r0, [pc, #24]	; c230 <cfile_write_uncomp@@Base+0x604>
    c214:	add	r0, pc, r0
    c218:	bl	97ac <perror@plt>
    c21c:	mov	r0, #1
    c220:	bl	9878 <exit@plt>
    c224:	andeq	r2, r1, r8, ror #30
    c228:	andeq	r0, r0, ip, ror #2
    c22c:			; <UNDEFINED> instruction: 0x000001b8
    c230:	muleq	r0, r8, r8
    c234:	push	{r4, r5, r6, lr}
    c238:	movw	r0, #8208	; 0x2010
    c23c:	bl	10a64 <rpmMD5Update@@Base+0x850>
    c240:	ldr	r6, [pc, #64]	; c288 <cfile_write_uncomp@@Base+0x65c>
    c244:	ldr	r1, [pc, #64]	; c28c <cfile_write_uncomp@@Base+0x660>
    c248:	mov	r5, #0
    c24c:	add	r6, pc, r6
    c250:	ldr	ip, [pc, #56]	; c290 <cfile_write_uncomp@@Base+0x664>
    c254:	ldr	r1, [r6, r1]
    c258:	mov	r2, r6
    c25c:	add	r4, r0, #16
    c260:	str	r4, [r0, #12]
    c264:	ldr	r4, [r1]
    c268:	str	r5, [r0, #4]
    c26c:	str	r4, [r0]
    c270:	str	r0, [r1]
    c274:	ldr	r3, [r6, ip]
    c278:	ldr	r2, [r3]
    c27c:	add	r2, r2, #1
    c280:	str	r2, [r3]
    c284:	pop	{r4, r5, r6, pc}
    c288:	andeq	r2, r1, r8, asr #29
    c28c:	andeq	r0, r0, r0, ror r1
    c290:			; <UNDEFINED> instruction: 0x000001b4
    c294:	push	{r4, r5, r6, lr}
    c298:	mov	r6, r0
    c29c:	ldr	r5, [pc, #224]	; c384 <cfile_write_uncomp@@Base+0x758>
    c2a0:	sub	sp, sp, #8
    c2a4:	ldr	r3, [pc, #220]	; c388 <cfile_write_uncomp@@Base+0x75c>
    c2a8:	add	r5, pc, r5
    c2ac:	ldr	r3, [r5, r3]
    c2b0:	ldr	r4, [r3]
    c2b4:	cmp	r4, #0
    c2b8:	beq	c310 <cfile_write_uncomp@@Base+0x6e4>
    c2bc:	ldr	r1, [r4]
    c2c0:	ldr	r2, [pc, #196]	; c38c <cfile_write_uncomp@@Base+0x760>
    c2c4:	str	r1, [r3]
    c2c8:	ldr	r3, [r5, r2]
    c2cc:	ldr	r2, [r3]
    c2d0:	str	r2, [r4]
    c2d4:	str	r4, [r3]
    c2d8:	ldr	r0, [r6, #4]
    c2dc:	mov	r2, #8192	; 0x2000
    c2e0:	ldr	r3, [r6, #8]
    c2e4:	ldr	r1, [r6, #12]
    c2e8:	stmib	r4, {r0, r3}
    c2ec:	ldr	r0, [r4, #12]
    c2f0:	bl	9704 <memcpy@plt>
    c2f4:	ldr	r3, [pc, #148]	; c390 <cfile_write_uncomp@@Base+0x764>
    c2f8:	ldr	r2, [r4, #8]
    c2fc:	ldr	r3, [r5, r3]
    c300:	ldr	r3, [r3]
    c304:	str	r4, [r3, r2, lsl #2]
    c308:	add	sp, sp, #8
    c30c:	pop	{r4, r5, r6, pc}
    c310:	ldr	r2, [pc, #124]	; c394 <cfile_write_uncomp@@Base+0x768>
    c314:	ldr	r3, [pc, #124]	; c398 <cfile_write_uncomp@@Base+0x76c>
    c318:	ldr	r2, [r5, r2]
    c31c:	ldr	r3, [r5, r3]
    c320:	ldr	r2, [r2]
    c324:	ldr	r3, [r3]
    c328:	cmp	r2, r3
    c32c:	blt	c35c <cfile_write_uncomp@@Base+0x730>
    c330:	ldr	r3, [r6, #4]
    c334:	cmp	r3, #2
    c338:	beq	c374 <cfile_write_uncomp@@Base+0x748>
    c33c:	ldr	r3, [pc, #76]	; c390 <cfile_write_uncomp@@Base+0x764>
    c340:	mov	r1, #0
    c344:	ldr	r2, [r6, #8]
    c348:	ldr	r3, [r5, r3]
    c34c:	ldr	r3, [r3]
    c350:	str	r1, [r3, r2, lsl #2]
    c354:	add	sp, sp, #8
    c358:	pop	{r4, r5, r6, pc}
    c35c:	str	r1, [sp, #4]
    c360:	bl	c234 <cfile_write_uncomp@@Base+0x608>
    c364:	ldr	r1, [sp, #4]
    c368:	subs	r4, r0, #0
    c36c:	beq	c330 <cfile_write_uncomp@@Base+0x704>
    c370:	b	c2d8 <cfile_write_uncomp@@Base+0x6ac>
    c374:	mov	r0, r6
    c378:	add	sp, sp, #8
    c37c:	pop	{r4, r5, r6, lr}
    c380:	b	bf60 <cfile_write_uncomp@@Base+0x334>
    c384:	andeq	r2, r1, ip, ror #28
    c388:	andeq	r0, r0, r0, lsr #3
    c38c:	andeq	r0, r0, r0, ror r1
    c390:			; <UNDEFINED> instruction: 0x000001b8
    c394:			; <UNDEFINED> instruction: 0x000001b4
    c398:	andeq	r0, r0, r8, asr #2

0000c39c <fillblock_rawrpm@@Base>:
    c39c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c3a0:	sub	sp, sp, #28
    c3a4:	ldr	r9, [pc, #352]	; c50c <fillblock_rawrpm@@Base+0x170>
    c3a8:	mov	r6, r0
    c3ac:	ldr	r2, [pc, #348]	; c510 <fillblock_rawrpm@@Base+0x174>
    c3b0:	movw	fp, #4240	; 0x1090
    c3b4:	add	r9, pc, r9
    c3b8:	str	r1, [sp, #20]
    c3bc:	ldr	r3, [pc, #336]	; c514 <fillblock_rawrpm@@Base+0x178>
    c3c0:	ldr	sl, [r9, r2]
    c3c4:	ldr	r7, [r9, r3]
    c3c8:	mov	ip, sl
    c3cc:	mov	sl, r9
    c3d0:	b	c420 <fillblock_rawrpm@@Base+0x84>
    c3d4:	ldr	r3, [pc, #316]	; c518 <fillblock_rawrpm@@Base+0x17c>
    c3d8:	mov	r1, #2
    c3dc:	str	r1, [r6, #4]
    c3e0:	ldr	r1, [sp, #20]
    c3e4:	ldr	r2, [sl, r3]
    c3e8:	ldr	r3, [r2]
    c3ec:	cmp	r3, r1
    c3f0:	add	r1, r3, #1
    c3f4:	str	r3, [r6, #8]
    c3f8:	str	r1, [r2]
    c3fc:	beq	c49c <fillblock_rawrpm@@Base+0x100>
    c400:	bgt	c4e0 <fillblock_rawrpm@@Base+0x144>
    c404:	ldr	r2, [pc, #272]	; c51c <fillblock_rawrpm@@Base+0x180>
    c408:	ldr	r1, [sp, #68]	; 0x44
    c40c:	ldr	r2, [sl, r2]
    c410:	ldr	r2, [r2]
    c414:	ldr	r3, [r2, r3, lsl #2]
    c418:	cmp	r3, r1
    c41c:	bhi	c4a4 <fillblock_rawrpm@@Base+0x108>
    c420:	ldrd	r4, [r7]
    c424:	ldr	r3, [r6, #12]
    c428:	ldr	r0, [ip]
    c42c:	cmp	r5, #0
    c430:	cmpeq	r4, #8192	; 0x2000
    c434:	movhi	r4, #8192	; 0x2000
    c438:	mov	r1, r3
    c43c:	ldr	r8, [r0, fp]
    c440:	mov	r2, r4
    c444:	str	r3, [sp, #16]
    c448:	movhi	r5, #0
    c44c:	str	ip, [sp, #12]
    c450:	blx	r8
    c454:	ldr	r3, [sp, #16]
    c458:	ldr	ip, [sp, #12]
    c45c:	cmp	r0, r4
    c460:	mov	r2, r0
    c464:	bne	c4b8 <fillblock_rawrpm@@Base+0x11c>
    c468:	ldrd	r8, [r7]
    c46c:	subs	r8, r8, r4
    c470:	sbc	r9, r9, r5
    c474:	cmp	r0, #8192	; 0x2000
    c478:	strd	r8, [r7]
    c47c:	beq	c3d4 <fillblock_rawrpm@@Base+0x38>
    c480:	add	r0, r3, r0
    c484:	rsb	r2, r2, #8192	; 0x2000
    c488:	mov	r1, #0
    c48c:	str	ip, [sp, #12]
    c490:	bl	98e4 <memset@plt>
    c494:	ldr	ip, [sp, #12]
    c498:	b	c3d4 <fillblock_rawrpm@@Base+0x38>
    c49c:	add	sp, sp, #28
    c4a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c4a4:	mov	r0, r6
    c4a8:	str	ip, [sp, #12]
    c4ac:	bl	c294 <cfile_write_uncomp@@Base+0x668>
    c4b0:	ldr	ip, [sp, #12]
    c4b4:	b	c420 <fillblock_rawrpm@@Base+0x84>
    c4b8:	ldr	r3, [pc, #96]	; c520 <fillblock_rawrpm@@Base+0x184>
    c4bc:	mov	r1, #1
    c4c0:	ldr	r0, [pc, #92]	; c524 <fillblock_rawrpm@@Base+0x188>
    c4c4:	mov	r2, #10
    c4c8:	ldr	r3, [sl, r3]
    c4cc:	add	r0, pc, r0
    c4d0:	ldr	r3, [r3]
    c4d4:	bl	97d0 <fwrite@plt>
    c4d8:	mov	r0, #1
    c4dc:	bl	9878 <exit@plt>
    c4e0:	ldr	r0, [pc, #56]	; c520 <fillblock_rawrpm@@Base+0x184>
    c4e4:	mov	r1, #1
    c4e8:	ldr	ip, [sp, #20]
    c4ec:	ldr	r2, [pc, #52]	; c528 <fillblock_rawrpm@@Base+0x18c>
    c4f0:	ldr	r0, [sl, r0]
    c4f4:	add	r2, pc, r2
    c4f8:	str	ip, [sp]
    c4fc:	ldr	r0, [r0]
    c500:	bl	9938 <__fprintf_chk@plt>
    c504:	mov	r0, #1
    c508:	bl	9878 <exit@plt>
    c50c:	andeq	r2, r1, r0, ror #26
    c510:	andeq	r0, r0, r4, lsl #3
    c514:	andeq	r0, r0, r8, lsr #3
    c518:	andeq	r0, r0, r0, asr #3
    c51c:	andeq	r0, r0, ip, lsr r1
    c520:	andeq	r0, r0, r8, asr r1
    c524:	strdeq	r9, [r0], -r0
    c528:	ldrdeq	r9, [r0], -r4
    c52c:	ldr	r2, [r0]
    c530:	push	{r4, r5, r6, r7, r8, r9, lr}
    c534:	cmn	r2, #1
    c538:	ldr	r6, [pc, #340]	; c694 <fillblock_rawrpm@@Base+0x2f8>
    c53c:	sub	sp, sp, #44	; 0x2c
    c540:	add	r6, pc, r6
    c544:	beq	c644 <fillblock_rawrpm@@Base+0x2a8>
    c548:	ldr	r3, [r1, #8]
    c54c:	ldr	r4, [r3, r2, lsl #2]
    c550:	ldrb	r3, [r4]
    c554:	cmp	r3, #47	; 0x2f
    c558:	ldr	r3, [r1, #12]
    c55c:	addeq	r4, r4, #1
    c560:	ldr	r5, [r3, r2, lsl #2]
    c564:	and	r3, r5, #61440	; 0xf000
    c568:	cmp	r3, #32768	; 0x8000
    c56c:	beq	c60c <fillblock_rawrpm@@Base+0x270>
    c570:	cmp	r3, #40960	; 0xa000
    c574:	beq	c620 <fillblock_rawrpm@@Base+0x284>
    c578:	and	r3, r5, #45056	; 0xb000
    c57c:	cmp	r3, #8192	; 0x2000
    c580:	bne	c684 <fillblock_rawrpm@@Base+0x2e8>
    c584:	ldr	r1, [r1, #20]
    c588:	mov	r3, #65280	; 0xff00
    c58c:	movt	r3, #15
    c590:	mov	r8, #0
    c594:	ldr	r7, [r1, r2, lsl #2]
    c598:	ubfx	r9, r7, #8, #12
    c59c:	lsr	r2, r7, #12
    c5a0:	uxtb	r7, r7
    c5a4:	and	r3, r2, r3
    c5a8:	orr	r7, r3, r7
    c5ac:	mov	r0, r4
    c5b0:	bl	9890 <strlen@plt>
    c5b4:	ldr	lr, [pc, #220]	; c698 <fillblock_rawrpm@@Base+0x2fc>
    c5b8:	ldr	r3, [pc, #220]	; c69c <fillblock_rawrpm@@Base+0x300>
    c5bc:	mov	ip, #0
    c5c0:	mov	r1, #1
    c5c4:	mvn	r2, #0
    c5c8:	ldr	lr, [r6, lr]
    c5cc:	add	r3, pc, r3
    c5d0:	stm	sp, {r5, r8}
    c5d4:	ldr	lr, [lr]
    c5d8:	str	ip, [sp, #24]
    c5dc:	str	ip, [sp, #28]
    c5e0:	str	ip, [sp, #32]
    c5e4:	str	ip, [sp, #36]	; 0x24
    c5e8:	str	r9, [sp, #8]
    c5ec:	str	r7, [sp, #12]
    c5f0:	str	r4, [sp, #20]
    c5f4:	add	ip, r0, #3
    c5f8:	mov	r0, lr
    c5fc:	str	ip, [sp, #16]
    c600:	bl	98d8 <__sprintf_chk@plt>
    c604:	add	sp, sp, #44	; 0x2c
    c608:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c60c:	ldr	r3, [r1, #16]
    c610:	ldr	r8, [r3, r2, lsl #2]
    c614:	mov	r7, #0
    c618:	mov	r9, r7
    c61c:	b	c5ac <fillblock_rawrpm@@Base+0x210>
    c620:	ldr	r3, [r1, #24]
    c624:	ldr	r1, [pc, #116]	; c6a0 <fillblock_rawrpm@@Base+0x304>
    c628:	ldr	r0, [r3, r2, lsl #2]
    c62c:	ldr	r1, [r6, r1]
    c630:	str	r0, [r1]
    c634:	ldr	r0, [r3, r2, lsl #2]
    c638:	bl	9890 <strlen@plt>
    c63c:	mov	r8, r0
    c640:	b	c614 <fillblock_rawrpm@@Base+0x278>
    c644:	ldr	r0, [pc, #76]	; c698 <fillblock_rawrpm@@Base+0x2fc>
    c648:	mov	ip, #0
    c64c:	ldr	lr, [pc, #80]	; c6a4 <fillblock_rawrpm@@Base+0x308>
    c650:	mov	r1, #1
    c654:	ldr	r3, [pc, #76]	; c6a8 <fillblock_rawrpm@@Base+0x30c>
    c658:	ldr	r0, [r6, r0]
    c65c:	add	lr, pc, lr
    c660:	str	ip, [sp, #4]
    c664:	add	r3, pc, r3
    c668:	str	lr, [sp]
    c66c:	ldr	r0, [r0]
    c670:	str	ip, [sp, #8]
    c674:	str	ip, [sp, #12]
    c678:	str	ip, [sp, #16]
    c67c:	bl	98d8 <__sprintf_chk@plt>
    c680:	b	c604 <fillblock_rawrpm@@Base+0x268>
    c684:	mov	r7, #0
    c688:	mov	r9, r7
    c68c:	mov	r8, r7
    c690:	b	c5ac <fillblock_rawrpm@@Base+0x210>
    c694:	ldrdeq	r2, [r1], -r4
    c698:	andeq	r0, r0, r0, asr r1
    c69c:	andeq	r9, r0, r8, lsr #11
    c6a0:	andeq	r0, r0, r0, lsl #3
    c6a4:	muleq	r0, ip, r4
    c6a8:	andeq	r9, r0, ip, ror #10

0000c6ac <fillblock_rpm@@Base>:
    c6ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c6b0:	sub	sp, sp, #4288	; 0x10c0
    c6b4:	sub	sp, sp, #12
    c6b8:	ldr	ip, [pc, #1632]	; cd20 <fillblock_rpm@@Base+0x674>
    c6bc:	ldr	r3, [pc, #1632]	; cd24 <fillblock_rpm@@Base+0x678>
    c6c0:	add	lr, sp, #8192	; 0x2000
    c6c4:	add	ip, pc, ip
    c6c8:	str	ip, [sp, #36]	; 0x24
    c6cc:	mov	ip, #8192	; 0x2000
    c6d0:	str	ip, [sp, #40]	; 0x28
    c6d4:	ldr	ip, [sp, #36]	; 0x24
    c6d8:	add	fp, sp, #84	; 0x54
    c6dc:	str	r1, [sp, #72]	; 0x48
    c6e0:	add	r7, sp, #196	; 0xc4
    c6e4:	str	r2, [sp, #60]	; 0x3c
    c6e8:	str	r0, [sp, #56]	; 0x38
    c6ec:	ldr	r3, [ip, r3]
    c6f0:	add	ip, sp, #8192	; 0x2000
    c6f4:	ldr	r1, [pc, #1580]	; cd28 <fillblock_rpm@@Base+0x67c>
    c6f8:	ldr	sl, [ip, #-3856]	; 0xfffff0f0
    c6fc:	str	r3, [sp, #76]	; 0x4c
    c700:	ldr	ip, [sp, #76]	; 0x4c
    c704:	ldr	r3, [r0, #12]
    c708:	ldr	r2, [pc, #1564]	; cd2c <fillblock_rpm@@Base+0x680>
    c70c:	ldr	r9, [pc, #1564]	; cd30 <fillblock_rpm@@Base+0x684>
    c710:	str	r3, [sp, #44]	; 0x2c
    c714:	ldr	r3, [ip]
    c718:	add	r9, pc, r9
    c71c:	ldr	ip, [pc, #1552]	; cd34 <fillblock_rpm@@Base+0x688>
    c720:	add	ip, pc, ip
    c724:	str	ip, [sp, #24]
    c728:	ldr	ip, [sp, #36]	; 0x24
    c72c:	str	r3, [lr, #-3900]	; 0xfffff0c4
    c730:	ldr	r1, [ip, r1]
    c734:	str	r1, [sp, #52]	; 0x34
    c738:	ldr	r3, [ip, r2]
    c73c:	ldr	ip, [pc, #1524]	; cd38 <fillblock_rpm@@Base+0x68c>
    c740:	str	r3, [sp, #68]	; 0x44
    c744:	add	ip, pc, ip
    c748:	ldr	r3, [r1]
    c74c:	str	ip, [sp, #28]
    c750:	ldr	ip, [pc, #1508]	; cd3c <fillblock_rpm@@Base+0x690>
    c754:	add	ip, pc, ip
    c758:	str	ip, [sp, #32]
    c75c:	cmp	r3, #0
    c760:	beq	c878 <fillblock_rpm@@Base+0x1cc>
    c764:	ldr	ip, [sp, #68]	; 0x44
    c768:	ldr	r5, [ip]
    c76c:	ldr	ip, [sp, #60]	; 0x3c
    c770:	add	r1, ip, r5, lsl #5
    c774:	ldr	ip, [r1, #8]
    c778:	cmp	ip, r3
    c77c:	bcc	cb08 <fillblock_rpm@@Base+0x45c>
    c780:	ldr	ip, [sp, #60]	; 0x3c
    c784:	ldr	r6, [sp, #40]	; 0x28
    c788:	ldr	r2, [ip, r5, lsl #5]
    c78c:	cmp	r3, r6
    c790:	movcc	r6, r3
    c794:	ldr	r3, [sl, #12]
    c798:	ldr	r3, [r3, r2, lsl #2]
    c79c:	and	r3, r3, #61440	; 0xf000
    c7a0:	cmp	r3, #40960	; 0xa000
    c7a4:	beq	cbec <fillblock_rpm@@Base+0x540>
    c7a8:	ldr	r0, [pc, #1424]	; cd40 <fillblock_rpm@@Base+0x694>
    c7ac:	movw	r3, #4240	; 0x1090
    c7b0:	ldr	ip, [sp, #36]	; 0x24
    c7b4:	mov	r2, r6
    c7b8:	ldr	r1, [sp, #44]	; 0x2c
    c7bc:	ldr	r5, [ip, r0]
    c7c0:	ldr	r0, [r5]
    c7c4:	ldr	r3, [r0, r3]
    c7c8:	blx	r3
    c7cc:	cmp	r6, r0
    c7d0:	bne	cc2c <fillblock_rpm@@Base+0x580>
    c7d4:	ldr	ip, [sp, #52]	; 0x34
    c7d8:	ldr	r3, [sp, #40]	; 0x28
    c7dc:	subs	r3, r3, r6
    c7e0:	str	r3, [sp, #40]	; 0x28
    c7e4:	ldr	r3, [ip]
    c7e8:	rsb	r3, r6, r3
    c7ec:	str	r3, [ip]
    c7f0:	bne	cc44 <fillblock_rpm@@Base+0x598>
    c7f4:	ldr	ip, [sp, #56]	; 0x38
    c7f8:	mov	r2, #2
    c7fc:	ldr	r3, [pc, #1344]	; cd44 <fillblock_rpm@@Base+0x698>
    c800:	str	r2, [ip, #4]
    c804:	ldr	ip, [sp, #36]	; 0x24
    c808:	ldr	r2, [ip, r3]
    c80c:	ldr	ip, [sp, #72]	; 0x48
    c810:	ldr	r3, [r2]
    c814:	cmp	r3, ip
    c818:	ldr	ip, [sp, #56]	; 0x38
    c81c:	add	r1, r3, #1
    c820:	str	r1, [r2]
    c824:	str	r3, [ip, #8]
    c828:	beq	cc54 <fillblock_rpm@@Base+0x5a8>
    c82c:	bgt	cc78 <fillblock_rpm@@Base+0x5cc>
    c830:	ldr	r2, [pc, #1296]	; cd48 <fillblock_rpm@@Base+0x69c>
    c834:	add	lr, sp, #8192	; 0x2000
    c838:	ldr	ip, [sp, #36]	; 0x24
    c83c:	ldr	lr, [lr, #-3852]	; 0xfffff0f4
    c840:	ldr	r2, [ip, r2]
    c844:	ldr	r2, [r2]
    c848:	ldr	r3, [r2, r3, lsl #2]
    c84c:	cmp	r3, lr
    c850:	bhi	cb7c <fillblock_rpm@@Base+0x4d0>
    c854:	ldr	r3, [sp, #56]	; 0x38
    c858:	mov	ip, #8192	; 0x2000
    c85c:	str	ip, [sp, #40]	; 0x28
    c860:	ldr	ip, [sp, #52]	; 0x34
    c864:	ldr	r3, [r3, #12]
    c868:	str	r3, [sp, #44]	; 0x2c
    c86c:	ldr	r3, [ip]
    c870:	cmp	r3, #0
    c874:	bne	c764 <fillblock_rpm@@Base+0xb8>
    c878:	ldr	ip, [sp, #68]	; 0x44
    c87c:	ldr	r3, [ip]
    c880:	cmp	r3, #0
    c884:	blt	c898 <fillblock_rpm@@Base+0x1ec>
    c888:	ldr	ip, [sp, #60]	; 0x3c
    c88c:	ldr	r2, [ip, r3, lsl #5]
    c890:	cmn	r2, #1
    c894:	beq	cbd8 <fillblock_rpm@@Base+0x52c>
    c898:	ldr	ip, [sp, #68]	; 0x44
    c89c:	add	r3, r3, #1
    c8a0:	str	r3, [ip]
    c8a4:	ldr	ip, [sp, #60]	; 0x3c
    c8a8:	ldr	ip, [ip, r3, lsl #5]
    c8ac:	str	ip, [sp, #64]	; 0x40
    c8b0:	ldr	ip, [sp, #60]	; 0x3c
    c8b4:	add	r3, ip, r3, lsl #5
    c8b8:	str	r3, [sp, #48]	; 0x30
    c8bc:	ldr	r3, [sp, #64]	; 0x40
    c8c0:	cmn	r3, #1
    c8c4:	beq	cbb4 <fillblock_rpm@@Base+0x508>
    c8c8:	ldr	ip, [sp, #64]	; 0x40
    c8cc:	movw	r6, #4240	; 0x1090
    c8d0:	ldr	r3, [pc, #1128]	; cd40 <fillblock_rpm@@Base+0x694>
    c8d4:	lsl	ip, ip, #2
    c8d8:	str	ip, [sp, #20]
    c8dc:	add	ip, sp, #136	; 0x88
    c8e0:	str	ip, [sp, #16]
    c8e4:	ldr	ip, [sp, #36]	; 0x24
    c8e8:	ldr	r5, [ip, r3]
    c8ec:	ldr	r0, [r5]
    c8f0:	mov	r1, fp
    c8f4:	mov	r2, #110	; 0x6e
    c8f8:	ldr	r3, [r0, r6]
    c8fc:	blx	r3
    c900:	cmp	r0, #110	; 0x6e
    c904:	bne	ccac <fillblock_rpm@@Base+0x600>
    c908:	mov	r0, fp
    c90c:	ldr	r1, [sp, #24]
    c910:	mov	r2, #6
    c914:	bl	9734 <memcmp@plt>
    c918:	cmp	r0, #0
    c91c:	bne	ccc0 <fillblock_rpm@@Base+0x614>
    c920:	add	r0, sp, #138	; 0x8a
    c924:	bl	11d08 <rpmMD5Update@@Base+0x1af4>
    c928:	mov	r4, r0
    c92c:	add	r0, sp, #178	; 0xb2
    c930:	bl	11d08 <rpmMD5Update@@Base+0x1af4>
    c934:	movw	r2, #65534	; 0xfffe
    c938:	movt	r2, #65535	; 0xffff
    c93c:	ldr	r1, [r9]
    c940:	rsb	r2, r0, r2
    c944:	and	r3, r2, #3
    c948:	add	r3, r3, r0
    c94c:	cmp	r3, r1
    c950:	bhi	ca48 <fillblock_rpm@@Base+0x39c>
    c954:	ldr	r1, [r9, #4]
    c958:	ldr	r0, [r5]
    c95c:	mov	r2, r3
    c960:	ldr	ip, [r0, r6]
    c964:	str	r3, [sp, #12]
    c968:	blx	ip
    c96c:	ldr	r3, [sp, #12]
    c970:	cmp	r0, r3
    c974:	bne	ccd8 <fillblock_rpm@@Base+0x62c>
    c978:	ldr	ip, [sp, #28]
    c97c:	mov	r0, #0
    c980:	ldr	r1, [sp, #32]
    c984:	ldr	r8, [ip, #4]
    c988:	add	r3, r8, r3
    c98c:	strb	r0, [r3, #-1]
    c990:	mov	r0, r8
    c994:	bl	9680 <strcmp@plt>
    c998:	cmp	r0, #0
    c99c:	beq	ccf0 <fillblock_rpm@@Base+0x644>
    c9a0:	ldrb	r3, [r8]
    c9a4:	cmp	r3, #46	; 0x2e
    c9a8:	beq	ca6c <fillblock_rpm@@Base+0x3c0>
    c9ac:	ldr	r3, [sl, #8]
    c9b0:	mov	r1, r8
    c9b4:	ldr	ip, [sp, #20]
    c9b8:	ldr	r0, [r3, ip]
    c9bc:	ldrb	r3, [r0]
    c9c0:	cmp	r3, #47	; 0x2f
    c9c4:	addeq	r0, r0, #1
    c9c8:	bl	9680 <strcmp@plt>
    c9cc:	cmp	r0, #0
    c9d0:	beq	ca7c <fillblock_rpm@@Base+0x3d0>
    c9d4:	tst	r4, #3
    c9d8:	bicne	r4, r4, #3
    c9dc:	addne	r4, r4, #4
    c9e0:	cmp	r4, #0
    c9e4:	bne	c9f4 <fillblock_rpm@@Base+0x348>
    c9e8:	b	c8ec <fillblock_rpm@@Base+0x240>
    c9ec:	subs	r4, r4, r0
    c9f0:	beq	c8ec <fillblock_rpm@@Base+0x240>
    c9f4:	ldr	r0, [r5]
    c9f8:	cmp	r4, #4096	; 0x1000
    c9fc:	movcc	r8, r4
    ca00:	movcs	r8, #4096	; 0x1000
    ca04:	mov	r1, r7
    ca08:	mov	r2, r8
    ca0c:	ldr	r3, [r0, r6]
    ca10:	blx	r3
    ca14:	cmp	r0, r8
    ca18:	beq	c9ec <fillblock_rpm@@Base+0x340>
    ca1c:	ldr	r0, [pc, #808]	; cd4c <fillblock_rpm@@Base+0x6a0>
    ca20:	mov	r1, #1
    ca24:	ldr	r3, [pc, #804]	; cd50 <fillblock_rpm@@Base+0x6a4>
    ca28:	mov	r2, #19
    ca2c:	add	r0, pc, r0
    ca30:	ldr	ip, [sp, #36]	; 0x24
    ca34:	ldr	r3, [ip, r3]
    ca38:	ldr	r3, [r3]
    ca3c:	bl	97d0 <fwrite@plt>
    ca40:	mov	r0, #1
    ca44:	bl	9878 <exit@plt>
    ca48:	mov	r1, r3
    ca4c:	ldr	r0, [r9, #4]
    ca50:	str	r3, [sp, #12]
    ca54:	bl	10b34 <rpmMD5Update@@Base+0x920>
    ca58:	ldr	r3, [sp, #12]
    ca5c:	str	r3, [r9]
    ca60:	mov	r1, r0
    ca64:	str	r0, [r9, #4]
    ca68:	b	c958 <fillblock_rpm@@Base+0x2ac>
    ca6c:	ldrb	r3, [r8, #1]
    ca70:	cmp	r3, #47	; 0x2f
    ca74:	addeq	r8, r8, #2
    ca78:	b	c9ac <fillblock_rpm@@Base+0x300>
    ca7c:	ldr	r0, [sp, #48]	; 0x30
    ca80:	mov	r1, sl
    ca84:	bl	c52c <fillblock_rawrpm@@Base+0x190>
    ca88:	ldr	r3, [sl, #12]
    ca8c:	ldr	ip, [sp, #64]	; 0x40
    ca90:	tst	r4, #3
    ca94:	bicne	r4, r4, #3
    ca98:	addne	r4, r4, #4
    ca9c:	ldr	r3, [r3, ip, lsl #2]
    caa0:	and	r3, r3, #61440	; 0xf000
    caa4:	cmp	r3, #32768	; 0x8000
    caa8:	beq	cb8c <fillblock_rpm@@Base+0x4e0>
    caac:	cmp	r4, #0
    cab0:	beq	cae8 <fillblock_rpm@@Base+0x43c>
    cab4:	movw	r6, #4240	; 0x1090
    cab8:	ldr	r0, [r5]
    cabc:	cmp	r4, #4096	; 0x1000
    cac0:	movcc	r8, r4
    cac4:	movcs	r8, #4096	; 0x1000
    cac8:	mov	r1, r7
    cacc:	mov	r2, r8
    cad0:	ldr	r3, [r0, r6]
    cad4:	blx	r3
    cad8:	cmp	r0, r8
    cadc:	bne	cd08 <fillblock_rpm@@Base+0x65c>
    cae0:	subs	r4, r4, r0
    cae4:	bne	cab8 <fillblock_rpm@@Base+0x40c>
    cae8:	ldr	ip, [sp, #48]	; 0x30
    caec:	ldr	r3, [ip, #8]
    caf0:	ldr	ip, [sp, #48]	; 0x30
    caf4:	ldr	r2, [ip, #4]
    caf8:	ldr	ip, [sp, #52]	; 0x34
    cafc:	add	r3, r3, r2
    cb00:	str	r3, [ip]
    cb04:	b	c75c <fillblock_rpm@@Base+0xb0>
    cb08:	ldr	lr, [sp, #36]	; 0x24
    cb0c:	ldr	r2, [pc, #576]	; cd54 <fillblock_rpm@@Base+0x6a8>
    cb10:	ldr	r1, [r1, #4]
    cb14:	ldr	r4, [sp, #40]	; 0x28
    cb18:	add	ip, ip, r1
    cb1c:	ldr	r2, [lr, r2]
    cb20:	rsb	r3, r3, ip
    cb24:	ldr	r0, [sp, #44]	; 0x2c
    cb28:	rsb	r1, r3, r1
    cb2c:	cmp	r1, r4
    cb30:	movcc	r4, r1
    cb34:	ldr	r1, [r2]
    cb38:	mov	r2, r4
    cb3c:	add	r1, r1, r3
    cb40:	bl	9704 <memcpy@plt>
    cb44:	ldr	ip, [sp, #52]	; 0x34
    cb48:	ldr	r3, [sp, #40]	; 0x28
    cb4c:	subs	r3, r3, r4
    cb50:	str	r3, [sp, #40]	; 0x28
    cb54:	ldr	r3, [ip]
    cb58:	rsb	r3, r4, r3
    cb5c:	str	r3, [ip]
    cb60:	beq	c7f4 <fillblock_rpm@@Base+0x148>
    cb64:	ldr	ip, [sp, #44]	; 0x2c
    cb68:	cmp	r3, #0
    cb6c:	add	ip, ip, r4
    cb70:	str	ip, [sp, #44]	; 0x2c
    cb74:	beq	c878 <fillblock_rpm@@Base+0x1cc>
    cb78:	b	c780 <fillblock_rpm@@Base+0xd4>
    cb7c:	ldr	r0, [sp, #56]	; 0x38
    cb80:	mov	r1, lr
    cb84:	bl	c294 <cfile_write_uncomp@@Base+0x668>
    cb88:	b	c854 <fillblock_rpm@@Base+0x1a8>
    cb8c:	ldr	ip, [sp, #48]	; 0x30
    cb90:	ldr	r3, [ip, #8]
    cb94:	cmp	r3, r4
    cb98:	beq	caf0 <fillblock_rpm@@Base+0x444>
    cb9c:	ldr	r0, [pc, #436]	; cd58 <fillblock_rpm@@Base+0x6ac>
    cba0:	mov	r1, #1
    cba4:	ldr	r3, [pc, #420]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cba8:	mov	r2, #33	; 0x21
    cbac:	add	r0, pc, r0
    cbb0:	b	ca30 <fillblock_rpm@@Base+0x384>
    cbb4:	ldr	r0, [sp, #48]	; 0x30
    cbb8:	mov	r1, sl
    cbbc:	bl	c52c <fillblock_rawrpm@@Base+0x190>
    cbc0:	ldr	r3, [sp, #48]	; 0x30
    cbc4:	ldr	ip, [sp, #52]	; 0x34
    cbc8:	ldmib	r3, {r2, r3}
    cbcc:	add	r3, r2, r3
    cbd0:	str	r3, [ip]
    cbd4:	b	c75c <fillblock_rpm@@Base+0xb0>
    cbd8:	ldr	r0, [sp, #44]	; 0x2c
    cbdc:	mov	r1, #0
    cbe0:	ldr	r2, [sp, #40]	; 0x28
    cbe4:	bl	98e4 <memset@plt>
    cbe8:	b	c7f4 <fillblock_rpm@@Base+0x148>
    cbec:	ldr	r3, [pc, #360]	; cd5c <fillblock_rpm@@Base+0x6b0>
    cbf0:	mov	r2, r6
    cbf4:	ldr	ip, [sp, #36]	; 0x24
    cbf8:	ldr	r0, [sp, #44]	; 0x2c
    cbfc:	ldr	r4, [ip, r3]
    cc00:	ldr	r1, [r4]
    cc04:	bl	98f0 <strncpy@plt>
    cc08:	ldr	r5, [r4]
    cc0c:	mov	r0, r5
    cc10:	bl	9890 <strlen@plt>
    cc14:	cmp	r6, r0
    cc18:	addhi	r0, r5, r0
    cc1c:	addls	r5, r5, r6
    cc20:	strhi	r0, [r4]
    cc24:	strls	r5, [r4]
    cc28:	b	c7d4 <fillblock_rpm@@Base+0x128>
    cc2c:	ldr	r0, [pc, #300]	; cd60 <fillblock_rpm@@Base+0x6b4>
    cc30:	mov	r1, #1
    cc34:	ldr	r3, [pc, #276]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cc38:	add	r0, pc, r0
    cc3c:	mov	r2, #10
    cc40:	b	ca30 <fillblock_rpm@@Base+0x384>
    cc44:	ldr	r3, [sp, #44]	; 0x2c
    cc48:	add	r3, r3, r6
    cc4c:	str	r3, [sp, #44]	; 0x2c
    cc50:	b	c878 <fillblock_rpm@@Base+0x1cc>
    cc54:	ldr	ip, [sp, #76]	; 0x4c
    cc58:	add	r0, sp, #8192	; 0x2000
    cc5c:	ldr	r2, [r0, #-3900]	; 0xfffff0c4
    cc60:	ldr	r3, [ip]
    cc64:	cmp	r2, r3
    cc68:	bne	cca8 <fillblock_rpm@@Base+0x5fc>
    cc6c:	add	sp, sp, #4288	; 0x10c0
    cc70:	add	sp, sp, #12
    cc74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cc78:	ldr	ip, [sp, #36]	; 0x24
    cc7c:	mov	r1, #1
    cc80:	ldr	r0, [pc, #200]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cc84:	ldr	r2, [pc, #216]	; cd64 <fillblock_rpm@@Base+0x6b8>
    cc88:	ldr	r0, [ip, r0]
    cc8c:	add	r2, pc, r2
    cc90:	ldr	ip, [sp, #72]	; 0x48
    cc94:	str	ip, [sp]
    cc98:	ldr	r0, [r0]
    cc9c:	bl	9938 <__fprintf_chk@plt>
    cca0:	mov	r0, #1
    cca4:	bl	9878 <exit@plt>
    cca8:	bl	974c <__stack_chk_fail@plt>
    ccac:	ldr	r0, [pc, #180]	; cd68 <fillblock_rpm@@Base+0x6bc>
    ccb0:	mov	r1, #1
    ccb4:	ldr	r3, [pc, #148]	; cd50 <fillblock_rpm@@Base+0x6a4>
    ccb8:	add	r0, pc, r0
    ccbc:	b	cc3c <fillblock_rpm@@Base+0x590>
    ccc0:	ldr	r0, [pc, #164]	; cd6c <fillblock_rpm@@Base+0x6c0>
    ccc4:	mov	r1, #1
    ccc8:	ldr	r3, [pc, #128]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cccc:	mov	r2, #29
    ccd0:	add	r0, pc, r0
    ccd4:	b	ca30 <fillblock_rpm@@Base+0x384>
    ccd8:	ldr	r0, [pc, #144]	; cd70 <fillblock_rpm@@Base+0x6c4>
    ccdc:	mov	r1, #1
    cce0:	ldr	r3, [pc, #104]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cce4:	mov	r2, #19
    cce8:	add	r0, pc, r0
    ccec:	b	ca30 <fillblock_rpm@@Base+0x384>
    ccf0:	ldr	r0, [pc, #124]	; cd74 <fillblock_rpm@@Base+0x6c8>
    ccf4:	mov	r1, #1
    ccf8:	ldr	r3, [pc, #80]	; cd50 <fillblock_rpm@@Base+0x6a4>
    ccfc:	mov	r2, #26
    cd00:	add	r0, pc, r0
    cd04:	b	ca30 <fillblock_rpm@@Base+0x384>
    cd08:	ldr	r0, [pc, #104]	; cd78 <fillblock_rpm@@Base+0x6cc>
    cd0c:	mov	r1, #1
    cd10:	ldr	r3, [pc, #56]	; cd50 <fillblock_rpm@@Base+0x6a4>
    cd14:	mov	r2, #24
    cd18:	add	r0, pc, r0
    cd1c:	b	ca30 <fillblock_rpm@@Base+0x384>
    cd20:	andeq	r2, r1, r0, asr sl
    cd24:	andeq	r0, r0, r0, asr #2
    cd28:	andeq	r0, r0, r0, ror #2
    cd2c:	andeq	r0, r0, r4, asr r1
    cd30:	strdeq	r2, [r1], -ip
    cd34:			; <UNDEFINED> instruction: 0x000094bc
    cd38:	ldrdeq	r2, [r1], -r0
    cd3c:	andeq	r9, r0, r4, asr #9
    cd40:	andeq	r0, r0, r4, lsl #3
    cd44:	andeq	r0, r0, r0, asr #3
    cd48:	andeq	r0, r0, ip, lsr r1
    cd4c:	ldrdeq	r9, [r0], -r8
    cd50:	andeq	r0, r0, r8, asr r1
    cd54:	andeq	r0, r0, r0, asr r1
    cd58:	strheq	r9, [r0], -r0
    cd5c:	andeq	r0, r0, r0, lsl #3
    cd60:	andeq	r8, r0, r4, lsl #29
    cd64:	andeq	r8, r0, ip, lsr lr
    cd68:	andeq	r8, r0, r4, lsl #28
    cd6c:	andeq	r8, r0, r4, lsl pc
    cd70:	andeq	r8, r0, ip, lsl pc
    cd74:	andeq	r8, r0, r4, lsr #30
    cd78:	andeq	r8, r0, r8, lsr #30
    cd7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cd80:	sub	sp, sp, #8448	; 0x2100
    cd84:	sub	sp, sp, #28
    cd88:	ldr	ip, [pc, #2032]	; d580 <fillblock_rpm@@Base+0xed4>
    cd8c:	mov	sl, r2
    cd90:	add	r4, sp, #56	; 0x38
    cd94:	str	r1, [sp, #24]
    cd98:	add	ip, pc, ip
    cd9c:	str	ip, [sp, #32]
    cda0:	add	r5, sp, #148	; 0x94
    cda4:	ldr	ip, [sp, #24]
    cda8:	ldr	r1, [pc, #2004]	; d584 <fillblock_rpm@@Base+0xed8>
    cdac:	str	r0, [sp, #16]
    cdb0:	add	r0, sp, #8192	; 0x2000
    cdb4:	lsl	r2, ip, #13
    cdb8:	ldr	ip, [sp, #32]
    cdbc:	ldr	fp, [sp, #24]
    cdc0:	mov	r8, r2
    cdc4:	asr	r9, r2, #31
    cdc8:	ldr	r1, [ip, r1]
    cdcc:	str	r3, [sp, #36]	; 0x24
    cdd0:	ldr	r7, [sp, #36]	; 0x24
    cdd4:	str	r1, [sp, #44]	; 0x2c
    cdd8:	ldrd	r2, [sl, #16]
    cddc:	ldr	r1, [r1]
    cde0:	str	r1, [r0, #276]	; 0x114
    cde4:	cmp	r9, r3
    cde8:	cmpeq	r8, r2
    cdec:	bcc	cef0 <fillblock_rpm@@Base+0x844>
    cdf0:	ldr	r0, [sl]
    cdf4:	cmn	r0, #1
    cdf8:	beq	cefc <fillblock_rpm@@Base+0x850>
    cdfc:	ldr	r1, [sl, #8]
    ce00:	cmp	r1, #0
    ce04:	beq	cefc <fillblock_rpm@@Base+0x850>
    ce08:	ldr	r1, [sl, #4]
    ce0c:	adds	r2, r2, r1
    ce10:	adc	r3, r3, r1, asr #31
    ce14:	cmp	r9, r3
    ce18:	cmpeq	r8, r2
    ce1c:	bls	cefc <fillblock_rpm@@Base+0x850>
    ce20:	ldr	r3, [r7, #12]
    ce24:	ldr	r3, [r3, r0, lsl #2]
    ce28:	and	r3, r3, #61440	; 0xf000
    ce2c:	cmp	r3, #40960	; 0xa000
    ce30:	beq	cefc <fillblock_rpm@@Base+0x850>
    ce34:	ldr	r3, [r7, #8]
    ce38:	mov	r1, #0
    ce3c:	ldr	r3, [r3, r0, lsl #2]
    ce40:	mov	r0, r3
    ce44:	str	r3, [sp, #12]
    ce48:	bl	986c <open@plt>
    ce4c:	ldr	r3, [sp, #12]
    ce50:	cmn	r0, #1
    ce54:	mov	r6, r0
    ce58:	beq	d4ec <fillblock_rpm@@Base+0xe40>
    ce5c:	mov	r0, #3
    ce60:	mov	r1, r6
    ce64:	mov	r2, r4
    ce68:	bl	9854 <__fxstat@plt>
    ce6c:	subs	r3, r0, #0
    ce70:	bne	d320 <fillblock_rpm@@Base+0xc74>
    ce74:	ldr	r0, [sl]
    ce78:	ldr	r2, [r7, #16]
    ce7c:	ldr	r1, [r4, #44]	; 0x2c
    ce80:	ldr	r2, [r2, r0, lsl #2]
    ce84:	cmp	r1, r2
    ce88:	beq	d320 <fillblock_rpm@@Base+0xc74>
    ce8c:	mov	r1, r5
    ce90:	mov	r2, #128	; 0x80
    ce94:	mov	r0, r6
    ce98:	bl	9728 <pread@plt>
    ce9c:	mov	r1, r5
    cea0:	mov	r2, r0
    cea4:	mov	r0, r6
    cea8:	bl	14558 <rpmMD5Update@@Base+0x4344>
    ceac:	cmp	r0, #0
    ceb0:	beq	d320 <fillblock_rpm@@Base+0xc74>
    ceb4:	mov	r0, r6
    ceb8:	bl	99b0 <close@plt>
    cebc:	ldrd	r2, [sl, #16]
    cec0:	ldr	ip, [sl, #4]
    cec4:	adds	r0, r2, ip
    cec8:	adc	r1, r3, ip, asr #31
    cecc:	sub	fp, fp, #1
    ced0:	lsl	r8, fp, #13
    ced4:	asr	r9, r8, #31
    ced8:	cmp	r9, r1
    cedc:	cmpeq	r8, r0
    cee0:	bhi	cecc <fillblock_rpm@@Base+0x820>
    cee4:	cmp	r9, r3
    cee8:	cmpeq	r8, r2
    ceec:	bcs	cdf0 <fillblock_rpm@@Base+0x744>
    cef0:	ldrd	r2, [sl, #-16]
    cef4:	sub	sl, sl, #32
    cef8:	b	cde4 <fillblock_rpm@@Base+0x738>
    cefc:	ldr	ip, [sp, #16]
    cf00:	ldr	ip, [ip, #12]
    cf04:	str	ip, [sp, #20]
    cf08:	mvn	ip, #0
    cf0c:	mov	r4, #8192	; 0x2000
    cf10:	mov	r6, r8
    cf14:	mov	r7, r9
    cf18:	mov	r8, ip
    cf1c:	mov	r9, r4
    cf20:	add	r3, sp, #56	; 0x38
    cf24:	add	r0, sp, #276	; 0x114
    cf28:	str	r3, [sp, #48]	; 0x30
    cf2c:	str	r0, [sp, #40]	; 0x28
    cf30:	add	r3, sp, #148	; 0x94
    cf34:	str	r3, [sp, #52]	; 0x34
    cf38:	mov	r3, #0
    cf3c:	str	r3, [sp, #28]
    cf40:	cmp	r9, #0
    cf44:	beq	d0ac <fillblock_rpm@@Base+0xa00>
    cf48:	ldmib	sl, {ip, lr}
    cf4c:	ldrd	r4, [sl, #16]
    cf50:	adds	r2, r4, ip
    cf54:	adc	r3, r5, ip, asr #31
    cf58:	adds	r0, r2, lr
    cf5c:	adc	r1, r3, lr, asr #31
    cf60:	cmp	r7, r1
    cf64:	cmpeq	r6, r0
    cf68:	bcc	cfa8 <fillblock_rpm@@Base+0x8fc>
    cf6c:	cmn	r8, #1
    cf70:	beq	cf7c <fillblock_rpm@@Base+0x8d0>
    cf74:	mov	r0, r8
    cf78:	bl	99b0 <close@plt>
    cf7c:	add	sl, sl, #32
    cf80:	ldrd	r4, [sl, #16]
    cf84:	ldmib	sl, {ip, lr}
    cf88:	adds	r2, r4, ip
    cf8c:	adc	r3, r5, ip, asr #31
    cf90:	adds	r0, r2, lr
    cf94:	adc	r1, r3, lr, asr #31
    cf98:	cmp	r7, r1
    cf9c:	cmpeq	r6, r0
    cfa0:	bcs	cf7c <fillblock_rpm@@Base+0x8d0>
    cfa4:	mvn	r8, #0
    cfa8:	cmp	r7, r3
    cfac:	cmpeq	r6, r2
    cfb0:	bcc	d160 <fillblock_rpm@@Base+0xab4>
    cfb4:	ldr	r3, [sl]
    cfb8:	cmn	r3, #1
    cfbc:	beq	d254 <fillblock_rpm@@Base+0xba8>
    cfc0:	ldr	ip, [sp, #36]	; 0x24
    cfc4:	ldr	r2, [ip, #12]
    cfc8:	ldr	r2, [r2, r3, lsl #2]
    cfcc:	and	r2, r2, #61440	; 0xf000
    cfd0:	cmp	r2, #40960	; 0xa000
    cfd4:	beq	d1c0 <fillblock_rpm@@Base+0xb14>
    cfd8:	ldr	r2, [sl, #8]
    cfdc:	cmp	r2, #0
    cfe0:	beq	cf40 <fillblock_rpm@@Base+0x894>
    cfe4:	ldr	ip, [sp, #36]	; 0x24
    cfe8:	ldr	r4, [sl, #4]
    cfec:	ldr	r1, [sl, #16]
    cff0:	ldr	r2, [ip, #16]
    cff4:	add	r4, r4, r1
    cff8:	rsb	r4, r4, r6
    cffc:	ldr	r2, [r2, r3, lsl #2]
    d000:	cmp	r4, r2
    d004:	bcs	d06c <fillblock_rpm@@Base+0x9c0>
    d008:	rsb	r2, r4, r2
    d00c:	cmp	r2, r9
    d010:	movcc	r5, r2
    d014:	movcs	r5, r9
    d018:	cmn	r8, #1
    d01c:	beq	d3c8 <fillblock_rpm@@Base+0xd1c>
    d020:	mov	r0, r8
    d024:	ldr	r1, [sp, #20]
    d028:	mov	r2, r5
    d02c:	bl	96b0 <read@plt>
    d030:	cmp	r5, r0
    d034:	bne	d52c <fillblock_rpm@@Base+0xe80>
    d038:	ldr	ip, [sp, #36]	; 0x24
    d03c:	adds	r6, r6, r5
    d040:	ldr	r2, [sl]
    d044:	add	r4, r4, r5
    d048:	adc	r7, r7, r5, asr #31
    d04c:	rsb	r9, r5, r9
    d050:	ldr	r3, [ip, #16]
    d054:	ldr	ip, [sp, #20]
    d058:	ldr	r2, [r3, r2, lsl #2]
    d05c:	add	ip, ip, r5
    d060:	str	ip, [sp, #20]
    d064:	cmp	r4, r2
    d068:	bcc	cf40 <fillblock_rpm@@Base+0x894>
    d06c:	cmp	r8, #0
    d070:	bne	d310 <fillblock_rpm@@Base+0xc64>
    d074:	ldr	r3, [sl, #8]
    d078:	rsb	r4, r4, r3
    d07c:	cmp	r4, r9
    d080:	movge	r4, r9
    d084:	cmp	r4, #0
    d088:	bne	d2fc <fillblock_rpm@@Base+0xc50>
    d08c:	adds	r6, r6, r4
    d090:	rsb	r9, r4, r9
    d094:	ldr	ip, [sp, #20]
    d098:	adc	r7, r7, r4, asr #31
    d09c:	cmp	r9, #0
    d0a0:	add	ip, ip, r4
    d0a4:	str	ip, [sp, #20]
    d0a8:	bne	cf48 <fillblock_rpm@@Base+0x89c>
    d0ac:	ldr	ip, [sp, #24]
    d0b0:	mov	r0, #2
    d0b4:	cmp	fp, ip
    d0b8:	ldr	ip, [sp, #16]
    d0bc:	stmib	ip, {r0, fp}
    d0c0:	beq	d12c <fillblock_rpm@@Base+0xa80>
    d0c4:	ldr	r3, [pc, #1212]	; d588 <fillblock_rpm@@Base+0xedc>
    d0c8:	add	r0, sp, #8192	; 0x2000
    d0cc:	ldr	ip, [sp, #32]
    d0d0:	ldr	r0, [r0, #320]	; 0x140
    d0d4:	ldr	r3, [ip, r3]
    d0d8:	ldr	r3, [r3]
    d0dc:	ldr	r3, [r3, fp, lsl #2]
    d0e0:	cmp	r3, r0
    d0e4:	bhi	d14c <fillblock_rpm@@Base+0xaa0>
    d0e8:	beq	d140 <fillblock_rpm@@Base+0xa94>
    d0ec:	ldr	ip, [sp, #28]
    d0f0:	cmn	r8, #1
    d0f4:	eor	r3, ip, #1
    d0f8:	movne	r2, #0
    d0fc:	moveq	r2, #1
    d100:	orrs	r3, r2, r3
    d104:	bne	d294 <fillblock_rpm@@Base+0xbe8>
    d108:	ldr	ip, [sp, #16]
    d10c:	add	fp, fp, #1
    d110:	mov	r9, #8192	; 0x2000
    d114:	lsl	r3, fp, #13
    d118:	ldr	ip, [ip, #12]
    d11c:	mov	r6, r3
    d120:	asr	r7, r3, #31
    d124:	str	ip, [sp, #20]
    d128:	b	cf48 <fillblock_rpm@@Base+0x89c>
    d12c:	add	r0, sp, #276	; 0x114
    d130:	ldr	r1, [ip, #12]
    d134:	mov	r2, #8192	; 0x2000
    d138:	bl	9704 <memcpy@plt>
    d13c:	b	d0ec <fillblock_rpm@@Base+0xa40>
    d140:	ldr	ip, [sp, #24]
    d144:	cmp	fp, ip
    d148:	ble	d0ec <fillblock_rpm@@Base+0xa40>
    d14c:	add	r2, sp, #8192	; 0x2000
    d150:	ldr	r0, [sp, #16]
    d154:	ldr	r1, [r2, #320]	; 0x140
    d158:	bl	c294 <cfile_write_uncomp@@Base+0x668>
    d15c:	b	d0ec <fillblock_rpm@@Base+0xa40>
    d160:	rsb	r4, r4, r6
    d164:	mov	r0, sl
    d168:	rsb	ip, r4, ip
    d16c:	ldr	r1, [sp, #36]	; 0x24
    d170:	cmp	ip, r9
    d174:	movlt	r5, ip
    d178:	movge	r5, r9
    d17c:	bl	c52c <fillblock_rawrpm@@Base+0x190>
    d180:	ldr	ip, [sp, #32]
    d184:	ldr	r3, [pc, #1024]	; d58c <fillblock_rpm@@Base+0xee0>
    d188:	mov	r2, r5
    d18c:	ldr	r0, [sp, #20]
    d190:	ldr	r3, [ip, r3]
    d194:	ldr	r1, [r3]
    d198:	add	r1, r1, r4
    d19c:	bl	9704 <memcpy@plt>
    d1a0:	subs	r9, r9, r5
    d1a4:	beq	d0ac <fillblock_rpm@@Base+0xa00>
    d1a8:	ldr	ip, [sp, #20]
    d1ac:	adds	r6, r6, r5
    d1b0:	adc	r7, r7, r5, asr #31
    d1b4:	add	ip, ip, r5
    d1b8:	str	ip, [sp, #20]
    d1bc:	b	cfb4 <fillblock_rpm@@Base+0x908>
    d1c0:	ldr	r1, [ip, #24]
    d1c4:	ldr	r2, [sl, #16]
    d1c8:	ldr	r4, [sl, #4]
    d1cc:	ldr	r5, [r1, r3, lsl #2]
    d1d0:	add	r4, r4, r2
    d1d4:	rsb	r4, r4, r6
    d1d8:	mov	r0, r5
    d1dc:	bl	9890 <strlen@plt>
    d1e0:	rsb	r0, r4, r0
    d1e4:	bic	r3, r0, r0, asr #31
    d1e8:	cmp	r3, r9
    d1ec:	bgt	d268 <fillblock_rpm@@Base+0xbbc>
    d1f0:	cmp	r3, #0
    d1f4:	moveq	r2, r3
    d1f8:	bne	d520 <fillblock_rpm@@Base+0xe74>
    d1fc:	ldr	r1, [sl, #8]
    d200:	adds	r6, r6, r3
    d204:	add	r4, r4, r3
    d208:	adc	r7, r7, r3, asr #31
    d20c:	rsb	r3, r4, r1
    d210:	ldr	ip, [sp, #20]
    d214:	cmp	r3, r9
    d218:	movge	r3, r9
    d21c:	cmp	r3, #0
    d220:	add	ip, ip, r2
    d224:	str	ip, [sp, #20]
    d228:	ble	cf40 <fillblock_rpm@@Base+0x894>
    d22c:	adds	r6, r6, r3
    d230:	mov	r0, ip
    d234:	mov	r2, r3
    d238:	mov	r1, #0
    d23c:	add	ip, ip, r3
    d240:	adc	r7, r7, r3, asr #31
    d244:	rsb	r9, r3, r9
    d248:	str	ip, [sp, #20]
    d24c:	bl	98e4 <memset@plt>
    d250:	b	cf40 <fillblock_rpm@@Base+0x894>
    d254:	ldr	r0, [sp, #20]
    d258:	mov	r2, r9
    d25c:	mov	r1, #0
    d260:	bl	98e4 <memset@plt>
    d264:	b	d0ac <fillblock_rpm@@Base+0xa00>
    d268:	mov	ip, #0
    d26c:	mov	r2, r9
    d270:	add	r1, r5, r4
    d274:	ldr	r0, [sp, #20]
    d278:	str	ip, [sp, #12]
    d27c:	bl	9704 <memcpy@plt>
    d280:	ldr	ip, [sp, #12]
    d284:	mov	r2, r9
    d288:	mov	r3, r9
    d28c:	mov	r9, ip
    d290:	b	d1fc <fillblock_rpm@@Base+0xb50>
    d294:	ldr	r0, [sp, #24]
    d298:	cmp	r0, fp
    d29c:	bgt	d4bc <fillblock_rpm@@Base+0xe10>
    d2a0:	cmn	r8, #1
    d2a4:	beq	d2b0 <fillblock_rpm@@Base+0xc04>
    d2a8:	mov	r0, r8
    d2ac:	bl	99b0 <close@plt>
    d2b0:	ldr	ip, [sp, #16]
    d2b4:	add	r1, sp, #276	; 0x114
    d2b8:	mov	r2, #8192	; 0x2000
    d2bc:	ldr	r0, [ip, #12]
    d2c0:	bl	9704 <memcpy@plt>
    d2c4:	ldr	ip, [sp, #44]	; 0x2c
    d2c8:	add	r0, sp, #8192	; 0x2000
    d2cc:	mov	r3, #2
    d2d0:	ldr	r1, [r0, #276]	; 0x114
    d2d4:	ldr	r2, [ip]
    d2d8:	ldr	r0, [sp, #16]
    d2dc:	ldr	ip, [sp, #24]
    d2e0:	cmp	r1, r2
    d2e4:	str	r3, [r0, #4]
    d2e8:	str	ip, [r0, #8]
    d2ec:	bne	d4b8 <fillblock_rpm@@Base+0xe0c>
    d2f0:	add	sp, sp, #8448	; 0x2100
    d2f4:	add	sp, sp, #28
    d2f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d2fc:	ldr	r0, [sp, #20]
    d300:	mov	r1, #0
    d304:	mov	r2, r4
    d308:	bl	98e4 <memset@plt>
    d30c:	b	d08c <fillblock_rpm@@Base+0x9e0>
    d310:	mov	r0, r8
    d314:	mvn	r8, #0
    d318:	bl	99b0 <close@plt>
    d31c:	b	d074 <fillblock_rpm@@Base+0x9c8>
    d320:	ldr	r0, [sp, #16]
    d324:	mov	ip, r6
    d328:	ldr	r1, [sl, #16]
    d32c:	ldr	r2, [sl, #4]
    d330:	ldr	r0, [r0, #12]
    d334:	add	r2, r1, r2
    d338:	subs	r1, r8, r2
    d33c:	str	r0, [sp, #20]
    d340:	beq	cf0c <fillblock_rpm@@Base+0x860>
    d344:	ldr	r0, [sp, #36]	; 0x24
    d348:	ldr	r2, [sl]
    d34c:	ldr	r3, [r0, #16]
    d350:	ldr	r3, [r3, r2, lsl #2]
    d354:	cmp	r1, r3
    d358:	bcs	cf0c <fillblock_rpm@@Base+0x860>
    d35c:	mov	r0, ip
    d360:	mov	r2, #0
    d364:	str	ip, [sp, #12]
    d368:	bl	971c <lseek@plt>
    d36c:	ldr	ip, [sp, #12]
    d370:	cmn	r0, #1
    d374:	bne	cf0c <fillblock_rpm@@Base+0x860>
    d378:	ldr	ip, [sp, #36]	; 0x24
    d37c:	mov	r1, #1
    d380:	ldr	r2, [pc, #520]	; d590 <fillblock_rpm@@Base+0xee4>
    d384:	ldr	r0, [sl]
    d388:	ldr	r3, [ip, #8]
    d38c:	ldr	ip, [sp, #32]
    d390:	ldr	r3, [r3, r0, lsl #2]
    d394:	ldr	r4, [ip, r2]
    d398:	ldr	r2, [pc, #500]	; d594 <fillblock_rpm@@Base+0xee8>
    d39c:	ldr	r0, [r4]
    d3a0:	add	r2, pc, r2
    d3a4:	bl	9938 <__fprintf_chk@plt>
    d3a8:	ldr	r0, [pc, #488]	; d598 <fillblock_rpm@@Base+0xeec>
    d3ac:	ldr	r3, [r4]
    d3b0:	mov	r1, #1
    d3b4:	add	r0, pc, r0
    d3b8:	mov	r2, #39	; 0x27
    d3bc:	bl	97d0 <fwrite@plt>
    d3c0:	mov	r0, #1
    d3c4:	bl	9878 <exit@plt>
    d3c8:	ldr	r2, [ip, #8]
    d3cc:	mov	r1, #0
    d3d0:	ldr	r2, [r2, r3, lsl #2]
    d3d4:	mov	r0, r2
    d3d8:	str	r2, [sp, #28]
    d3dc:	bl	986c <open@plt>
    d3e0:	cmn	r0, #1
    d3e4:	mov	r8, r0
    d3e8:	beq	d458 <fillblock_rpm@@Base+0xdac>
    d3ec:	mov	r0, #3
    d3f0:	mov	r1, r8
    d3f4:	ldr	r2, [sp, #48]	; 0x30
    d3f8:	bl	9854 <__fxstat@plt>
    d3fc:	subs	r3, r0, #0
    d400:	bne	d44c <fillblock_rpm@@Base+0xda0>
    d404:	ldr	ip, [sp, #36]	; 0x24
    d408:	ldr	r0, [sl]
    d40c:	ldr	r2, [ip, #16]
    d410:	ldr	ip, [sp, #48]	; 0x30
    d414:	ldr	r2, [r2, r0, lsl #2]
    d418:	ldr	r1, [ip, #44]	; 0x2c
    d41c:	cmp	r1, r2
    d420:	beq	d44c <fillblock_rpm@@Base+0xda0>
    d424:	ldr	r1, [sp, #52]	; 0x34
    d428:	mov	r2, #128	; 0x80
    d42c:	mov	r0, r8
    d430:	bl	9728 <pread@plt>
    d434:	ldr	r1, [sp, #52]	; 0x34
    d438:	mov	r2, r0
    d43c:	mov	r0, r8
    d440:	bl	14558 <rpmMD5Update@@Base+0x4344>
    d444:	cmp	r0, #0
    d448:	bne	d478 <fillblock_rpm@@Base+0xdcc>
    d44c:	mov	r3, #0
    d450:	str	r3, [sp, #28]
    d454:	b	d020 <fillblock_rpm@@Base+0x974>
    d458:	ldr	r6, [sp, #28]
    d45c:	mov	r0, r6
    d460:	bl	97ac <perror@plt>
    d464:	ldr	r0, [pc, #304]	; d59c <fillblock_rpm@@Base+0xef0>
    d468:	mov	r1, #1
    d46c:	ldr	r3, [pc, #284]	; d590 <fillblock_rpm@@Base+0xee4>
    d470:	add	r0, pc, r0
    d474:	b	d504 <fillblock_rpm@@Base+0xe58>
    d478:	mov	r0, r8
    d47c:	bl	99b0 <close@plt>
    d480:	ldr	r0, [sp, #28]
    d484:	bl	14894 <rpmMD5Update@@Base+0x4680>
    d488:	ldr	r3, [pc, #272]	; d5a0 <fillblock_rpm@@Base+0xef4>
    d48c:	ldr	ip, [sp, #32]
    d490:	ldr	r3, [ip, r3]
    d494:	ldr	r2, [r3]
    d498:	add	r2, r2, #1
    d49c:	str	r2, [r3]
    d4a0:	cmn	r0, #1
    d4a4:	mov	r8, r0
    d4a8:	beq	d464 <fillblock_rpm@@Base+0xdb8>
    d4ac:	mov	r3, #1
    d4b0:	str	r3, [sp, #28]
    d4b4:	b	d020 <fillblock_rpm@@Base+0x974>
    d4b8:	bl	974c <__stack_chk_fail@plt>
    d4bc:	ldr	ip, [sp, #32]
    d4c0:	mov	r1, #1
    d4c4:	ldr	r0, [pc, #196]	; d590 <fillblock_rpm@@Base+0xee4>
    d4c8:	ldr	r2, [pc, #212]	; d5a4 <fillblock_rpm@@Base+0xef8>
    d4cc:	ldr	r3, [sp, #24]
    d4d0:	ldr	r0, [ip, r0]
    d4d4:	add	r2, pc, r2
    d4d8:	str	fp, [sp]
    d4dc:	ldr	r0, [r0]
    d4e0:	bl	9938 <__fprintf_chk@plt>
    d4e4:	mov	r0, #1
    d4e8:	bl	9878 <exit@plt>
    d4ec:	mov	r0, r3
    d4f0:	bl	97ac <perror@plt>
    d4f4:	ldr	r0, [pc, #172]	; d5a8 <fillblock_rpm@@Base+0xefc>
    d4f8:	ldr	r3, [pc, #144]	; d590 <fillblock_rpm@@Base+0xee4>
    d4fc:	mov	r1, #1
    d500:	add	r0, pc, r0
    d504:	ldr	ip, [sp, #32]
    d508:	mov	r2, #39	; 0x27
    d50c:	ldr	r3, [ip, r3]
    d510:	ldr	r3, [r3]
    d514:	bl	97d0 <fwrite@plt>
    d518:	mov	r0, #1
    d51c:	bl	9878 <exit@plt>
    d520:	rsb	ip, r3, r9
    d524:	mov	r9, r3
    d528:	b	d26c <fillblock_rpm@@Base+0xbc0>
    d52c:	ldr	ip, [sp, #36]	; 0x24
    d530:	mov	r1, #1
    d534:	ldr	r2, [pc, #84]	; d590 <fillblock_rpm@@Base+0xee4>
    d538:	ldr	r0, [sl]
    d53c:	ldr	r3, [ip, #8]
    d540:	ldr	ip, [sp, #32]
    d544:	ldr	r3, [r3, r0, lsl #2]
    d548:	ldr	r6, [ip, r2]
    d54c:	ldr	r2, [pc, #88]	; d5ac <fillblock_rpm@@Base+0xf00>
    d550:	ldr	r0, [r6]
    d554:	add	r2, pc, r2
    d558:	bl	9938 <__fprintf_chk@plt>
    d55c:	ldr	r2, [pc, #76]	; d5b0 <fillblock_rpm@@Base+0xf04>
    d560:	ldr	r0, [r6]
    d564:	mov	r3, r5
    d568:	str	r4, [sp]
    d56c:	mov	r1, #1
    d570:	add	r2, pc, r2
    d574:	bl	9938 <__fprintf_chk@plt>
    d578:	mov	r0, #1
    d57c:	bl	9878 <exit@plt>
    d580:	andeq	r2, r1, ip, ror r3
    d584:	andeq	r0, r0, r0, asr #2
    d588:	andeq	r0, r0, ip, lsr r1
    d58c:	andeq	r0, r0, r0, asr r1
    d590:	andeq	r0, r0, r8, asr r1
    d594:	andeq	r8, r0, r0, ror #17
    d598:	andeq	r8, r0, ip, lsl #13
    d59c:	ldrdeq	r8, [r0], -r0
    d5a0:	andeq	r0, r0, ip, lsr #2
    d5a4:	strdeq	r8, [r0], -r4
    d5a8:	andeq	r8, r0, r0, asr #10
    d5ac:	andeq	r8, r0, ip, lsr r7
    d5b0:	andeq	r8, r0, r0, lsr r7

0000d5b4 <fillblock_disk@@Base>:
    d5b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d5b8:	sub	sp, sp, #36	; 0x24
    d5bc:	ldr	ip, [pc, #1168]	; da54 <fillblock_disk@@Base+0x4a0>
    d5c0:	str	r1, [sp, #28]
    d5c4:	add	ip, pc, ip
    d5c8:	str	ip, [sp, #20]
    d5cc:	ldr	ip, [sp, #28]
    d5d0:	str	r0, [sp, #24]
    d5d4:	ldr	r1, [pc, #1148]	; da58 <fillblock_disk@@Base+0x4a4>
    d5d8:	lsl	r0, ip, #13
    d5dc:	ldr	ip, [sp, #20]
    d5e0:	mov	sl, r0
    d5e4:	asr	fp, r0, #31
    d5e8:	ldr	r1, [ip, r1]
    d5ec:	ldr	ip, [sp, #24]
    d5f0:	str	r1, [sp, #16]
    d5f4:	ldr	r1, [r1]
    d5f8:	ldr	r9, [ip, #12]
    d5fc:	bic	ip, r1, r1, asr #31
    d600:	cmp	ip, #0
    d604:	add	r8, r2, ip, lsl #5
    d608:	beq	d644 <fillblock_disk@@Base+0x90>
    d60c:	ldrd	r4, [r8, #16]
    d610:	cmp	r5, fp
    d614:	cmpeq	r4, sl
    d618:	bls	d644 <fillblock_disk@@Base+0x90>
    d61c:	mov	r0, r3
    d620:	b	d634 <fillblock_disk@@Base+0x80>
    d624:	ldrd	r2, [r8, #16]
    d628:	cmp	fp, r3
    d62c:	cmpeq	sl, r2
    d630:	bcs	d640 <fillblock_disk@@Base+0x8c>
    d634:	subs	ip, ip, #1
    d638:	sub	r8, r8, #32
    d63c:	bne	d624 <fillblock_disk@@Base+0x70>
    d640:	mov	r3, r0
    d644:	cmp	r3, ip
    d648:	movgt	r4, r1
    d64c:	movgt	lr, r3
    d650:	ble	d9ac <fillblock_disk@@Base+0x3f8>
    d654:	ldrd	r2, [r8, #16]
    d658:	cmp	fp, r3
    d65c:	cmpeq	sl, r2
    d660:	bcc	d68c <fillblock_disk@@Base+0xd8>
    d664:	ldr	r0, [r8, #8]
    d668:	ldr	r5, [r8, #4]
    d66c:	asr	r1, r0, #31
    d670:	adds	r0, r0, r5
    d674:	adc	r1, r1, r5, asr #31
    d678:	adds	r2, r2, r0
    d67c:	adc	r3, r3, r1
    d680:	cmp	fp, r3
    d684:	cmpeq	sl, r2
    d688:	bcc	d6c8 <fillblock_disk@@Base+0x114>
    d68c:	add	ip, ip, #1
    d690:	add	r8, r8, #32
    d694:	cmp	ip, lr
    d698:	bne	d654 <fillblock_disk@@Base+0xa0>
    d69c:	ldr	ip, [sp, #20]
    d6a0:	mov	r1, #1
    d6a4:	ldr	r0, [pc, #944]	; da5c <fillblock_disk@@Base+0x4a8>
    d6a8:	ldr	r2, [pc, #944]	; da60 <fillblock_disk@@Base+0x4ac>
    d6ac:	ldr	r3, [sp, #28]
    d6b0:	ldr	r0, [ip, r0]
    d6b4:	add	r2, pc, r2
    d6b8:	ldr	r0, [r0]
    d6bc:	bl	9938 <__fprintf_chk@plt>
    d6c0:	mov	r0, #1
    d6c4:	bl	9878 <exit@plt>
    d6c8:	mov	r1, r4
    d6cc:	cmp	ip, r1
    d6d0:	beq	d6e8 <fillblock_disk@@Base+0x134>
    d6d4:	ldr	r2, [sp, #16]
    d6d8:	mov	r0, r8
    d6dc:	ldr	r1, [sp, #72]	; 0x48
    d6e0:	str	ip, [r2]
    d6e4:	bl	c52c <fillblock_rawrpm@@Base+0x190>
    d6e8:	ldr	r7, [r8]
    d6ec:	mov	r6, #8192	; 0x2000
    d6f0:	str	r7, [sp, #12]
    d6f4:	ldr	r7, [sp, #20]
    d6f8:	b	d73c <fillblock_disk@@Base+0x188>
    d6fc:	ldr	r3, [pc, #864]	; da64 <fillblock_disk@@Base+0x4b0>
    d700:	rsb	r4, r4, sl
    d704:	rsb	r2, r4, r0
    d708:	mov	r0, r9
    d70c:	cmp	r2, r6
    d710:	movcs	r2, r6
    d714:	ldr	r3, [r7, r3]
    d718:	adds	sl, sl, r2
    d71c:	adc	fp, fp, #0
    d720:	rsb	r6, r2, r6
    d724:	add	r9, r9, r2
    d728:	ldr	r1, [r3]
    d72c:	add	r1, r1, r4
    d730:	bl	9704 <memcpy@plt>
    d734:	cmp	r6, #0
    d738:	beq	d880 <fillblock_disk@@Base+0x2cc>
    d73c:	ldrd	r4, [r8, #16]
    d740:	ldr	r0, [r8, #4]
    d744:	adds	r2, r4, r0
    d748:	adc	r3, r5, r0, asr #31
    d74c:	cmp	r3, fp
    d750:	cmpeq	r2, sl
    d754:	bhi	d6fc <fillblock_disk@@Base+0x148>
    d758:	ldr	ip, [sp, #12]
    d75c:	cmn	ip, #1
    d760:	beq	d954 <fillblock_disk@@Base+0x3a0>
    d764:	ldr	ip, [r8, #8]
    d768:	adds	r2, r2, ip
    d76c:	adc	r3, r3, ip, asr #31
    d770:	cmp	r3, fp
    d774:	cmpeq	r2, sl
    d778:	bls	d89c <fillblock_disk@@Base+0x2e8>
    d77c:	ldr	r3, [sp, #72]	; 0x48
    d780:	add	r4, r0, r4
    d784:	ldr	r0, [sp, #12]
    d788:	ldr	r2, [r3, #12]
    d78c:	rsb	r3, r4, sl
    d790:	ldr	r2, [r2, r0, lsl #2]
    d794:	and	r2, r2, #61440	; 0xf000
    d798:	cmp	r2, #40960	; 0xa000
    d79c:	beq	d8ec <fillblock_disk@@Base+0x338>
    d7a0:	ldr	r1, [sp, #72]	; 0x48
    d7a4:	ldr	r0, [sp, #12]
    d7a8:	ldr	r2, [r1, #16]
    d7ac:	ldr	r5, [r2, r0, lsl #2]
    d7b0:	cmp	r3, r5
    d7b4:	bcs	d8cc <fillblock_disk@@Base+0x318>
    d7b8:	ldr	r4, [r8, #24]
    d7bc:	rsb	r5, r3, r5
    d7c0:	cmp	r5, r6
    d7c4:	movcs	r5, r6
    d7c8:	cmp	r4, #0
    d7cc:	beq	d968 <fillblock_disk@@Base+0x3b4>
    d7d0:	ldr	r2, [r4, #4]
    d7d4:	cmp	r2, #0
    d7d8:	beq	d814 <fillblock_disk@@Base+0x260>
    d7dc:	ldr	r1, [r4]
    d7e0:	str	r1, [r2]
    d7e4:	ldr	r1, [r4]
    d7e8:	cmp	r1, #0
    d7ec:	strne	r2, [r1, #4]
    d7f0:	beq	d944 <fillblock_disk@@Base+0x390>
    d7f4:	ldr	r2, [pc, #620]	; da68 <fillblock_disk@@Base+0x4b4>
    d7f8:	mov	r0, #0
    d7fc:	str	r0, [r4, #4]
    d800:	ldr	r2, [r7, r2]
    d804:	ldr	r1, [r2]
    d808:	str	r1, [r4]
    d80c:	str	r4, [r1, #4]
    d810:	str	r4, [r2]
    d814:	ldr	r2, [r4, #16]
    d818:	cmp	r2, r3
    d81c:	beq	d840 <fillblock_disk@@Base+0x28c>
    d820:	ldr	r0, [r4, #12]
    d824:	mov	r1, r3
    d828:	mov	r2, #0
    d82c:	str	r3, [sp, #8]
    d830:	bl	971c <lseek@plt>
    d834:	ldr	r3, [sp, #8]
    d838:	cmn	r0, #1
    d83c:	beq	d9b4 <fillblock_disk@@Base+0x400>
    d840:	ldr	r0, [r4, #12]
    d844:	mov	r1, r9
    d848:	mov	r2, r5
    d84c:	str	r3, [sp, #8]
    d850:	bl	96b0 <read@plt>
    d854:	ldr	r3, [sp, #8]
    d858:	cmp	r5, r0
    d85c:	bne	d9f8 <fillblock_disk@@Base+0x444>
    d860:	add	r3, r5, r3
    d864:	str	r3, [r4, #16]
    d868:	adds	sl, sl, r5
    d86c:	rsb	r6, r5, r6
    d870:	adc	fp, fp, #0
    d874:	cmp	r6, #0
    d878:	add	r9, r9, r5
    d87c:	bne	d73c <fillblock_disk@@Base+0x188>
    d880:	ldr	r0, [sp, #24]
    d884:	mov	r3, #1
    d888:	ldr	ip, [sp, #28]
    d88c:	str	r3, [r0, #4]
    d890:	str	ip, [r0, #8]
    d894:	add	sp, sp, #36	; 0x24
    d898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d89c:	ldr	ip, [sp, #16]
    d8a0:	add	r4, r8, #32
    d8a4:	ldr	r1, [sp, #72]	; 0x48
    d8a8:	mov	r0, r4
    d8ac:	ldr	r3, [ip]
    d8b0:	add	r3, r3, #1
    d8b4:	str	r3, [ip]
    d8b8:	bl	c52c <fillblock_rawrpm@@Base+0x190>
    d8bc:	ldr	r8, [r8, #32]
    d8c0:	str	r8, [sp, #12]
    d8c4:	mov	r8, r4
    d8c8:	b	d734 <fillblock_disk@@Base+0x180>
    d8cc:	rsb	r5, r3, ip
    d8d0:	mov	r0, r9
    d8d4:	cmp	r5, r6
    d8d8:	movcs	r5, r6
    d8dc:	mov	r1, #0
    d8e0:	mov	r2, r5
    d8e4:	bl	98e4 <memset@plt>
    d8e8:	b	d868 <fillblock_disk@@Base+0x2b4>
    d8ec:	ldr	r2, [pc, #376]	; da6c <fillblock_disk@@Base+0x4b8>
    d8f0:	rsb	r5, r3, ip
    d8f4:	cmp	r5, r6
    d8f8:	movcs	r5, r6
    d8fc:	ldr	r2, [r7, r2]
    d900:	ldr	r4, [r2]
    d904:	str	r3, [sp, #8]
    d908:	mov	r0, r4
    d90c:	bl	9890 <strlen@plt>
    d910:	ldr	r3, [sp, #8]
    d914:	cmp	r3, r0
    d918:	bls	d930 <fillblock_disk@@Base+0x37c>
    d91c:	mov	r0, r9
    d920:	mov	r1, #0
    d924:	mov	r2, r5
    d928:	bl	98e4 <memset@plt>
    d92c:	b	d868 <fillblock_disk@@Base+0x2b4>
    d930:	add	r1, r4, r3
    d934:	mov	r0, r9
    d938:	mov	r2, r5
    d93c:	bl	98f0 <strncpy@plt>
    d940:	b	d868 <fillblock_disk@@Base+0x2b4>
    d944:	ldr	r1, [pc, #292]	; da70 <fillblock_disk@@Base+0x4bc>
    d948:	ldr	r1, [r7, r1]
    d94c:	str	r2, [r1]
    d950:	b	d7f4 <fillblock_disk@@Base+0x240>
    d954:	mov	r0, r9
    d958:	mov	r2, r6
    d95c:	mov	r1, #0
    d960:	bl	98e4 <memset@plt>
    d964:	b	d880 <fillblock_disk@@Base+0x2cc>
    d968:	mov	r0, r8
    d96c:	str	r3, [sp, #8]
    d970:	bl	bd5c <cfile_write_uncomp@@Base+0x130>
    d974:	ldr	r3, [sp, #8]
    d978:	subs	r4, r0, #0
    d97c:	bne	d7d0 <fillblock_disk@@Base+0x21c>
    d980:	ldr	r1, [sp, #76]	; 0x4c
    d984:	mov	r2, r8
    d988:	ldr	r3, [sp, #72]	; 0x48
    d98c:	ldr	r0, [sp, #24]
    d990:	str	r1, [sp]
    d994:	ldr	r1, [sp, #28]
    d998:	bl	cd7c <fillblock_rpm@@Base+0x6d0>
    d99c:	ldr	ip, [sp, #16]
    d9a0:	mvn	r3, #0
    d9a4:	str	r3, [ip]
    d9a8:	b	d894 <fillblock_disk@@Base+0x2e0>
    d9ac:	bne	d6cc <fillblock_disk@@Base+0x118>
    d9b0:	b	d69c <fillblock_disk@@Base+0xe8>
    d9b4:	ldr	r0, [pc, #160]	; da5c <fillblock_disk@@Base+0x4a8>
    d9b8:	mov	r1, #1
    d9bc:	ldr	ip, [sp, #20]
    d9c0:	ldr	r3, [r4, #8]
    d9c4:	ldr	r2, [pc, #168]	; da74 <fillblock_disk@@Base+0x4c0>
    d9c8:	ldr	r4, [ip, r0]
    d9cc:	add	r2, pc, r2
    d9d0:	ldr	r0, [r4]
    d9d4:	bl	9938 <__fprintf_chk@plt>
    d9d8:	ldr	r0, [pc, #152]	; da78 <fillblock_disk@@Base+0x4c4>
    d9dc:	ldr	r3, [r4]
    d9e0:	add	r0, pc, r0
    d9e4:	mov	r1, #1
    d9e8:	mov	r2, #39	; 0x27
    d9ec:	bl	97d0 <fwrite@plt>
    d9f0:	mov	r0, #1
    d9f4:	bl	9878 <exit@plt>
    d9f8:	mov	ip, r4
    d9fc:	ldr	r0, [pc, #88]	; da5c <fillblock_disk@@Base+0x4a8>
    da00:	mov	r4, r5
    da04:	mov	r5, r3
    da08:	ldr	r3, [ip, #8]
    da0c:	mov	r1, #1
    da10:	ldr	ip, [sp, #20]
    da14:	ldr	r2, [pc, #96]	; da7c <fillblock_disk@@Base+0x4c8>
    da18:	ldr	r6, [ip, r0]
    da1c:	add	r2, pc, r2
    da20:	ldr	r0, [r6]
    da24:	bl	9938 <__fprintf_chk@plt>
    da28:	ldr	r2, [pc, #80]	; da80 <fillblock_disk@@Base+0x4cc>
    da2c:	ldr	r0, [r6]
    da30:	mov	r3, r4
    da34:	str	r5, [sp]
    da38:	mov	r1, #1
    da3c:	add	r2, pc, r2
    da40:	bl	9938 <__fprintf_chk@plt>
    da44:	ldr	r0, [pc, #56]	; da84 <fillblock_disk@@Base+0x4d0>
    da48:	ldr	r3, [r6]
    da4c:	add	r0, pc, r0
    da50:	b	d9e4 <fillblock_disk@@Base+0x430>
    da54:	andeq	r1, r1, r0, asr fp
    da58:	andeq	r0, r0, r4, asr r1
    da5c:	andeq	r0, r0, r8, asr r1
    da60:	andeq	r8, r0, r4, asr #12
    da64:	andeq	r0, r0, r0, asr r1
    da68:	andeq	r0, r0, ip, lsr #3
    da6c:	andeq	r0, r0, r0, lsl #3
    da70:	andeq	r0, r0, r8, ror #2
    da74:			; <UNDEFINED> instruction: 0x000082b4
    da78:	andeq	r8, r0, r0, rrx
    da7c:	andeq	r8, r0, r4, ror r2
    da80:	andeq	r8, r0, r4, ror #5
    da84:	strdeq	r7, [r0], -r4
    da88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da8c:	mov	r6, r0
    da90:	ldr	r5, [pc, #728]	; dd70 <fillblock_disk@@Base+0x7bc>
    da94:	mov	fp, r3
    da98:	ldr	r0, [pc, #724]	; dd74 <fillblock_disk@@Base+0x7c0>
    da9c:	lsl	r8, r6, #2
    daa0:	add	r5, pc, r5
    daa4:	mov	sl, r2
    daa8:	sub	sp, sp, #36	; 0x24
    daac:	mov	r9, r1
    dab0:	ldr	r7, [r5, r0]
    dab4:	ldr	r3, [r7]
    dab8:	add	r2, r3, r8
    dabc:	ldr	r0, [r3, r6, lsl #2]
    dac0:	cmp	r0, #0
    dac4:	beq	dad8 <fillblock_disk@@Base+0x524>
    dac8:	ldr	r3, [r0, #4]
    dacc:	sub	r3, r3, #1
    dad0:	cmp	r3, #1
    dad4:	bls	db58 <fillblock_disk@@Base+0x5a4>
    dad8:	ldr	r3, [pc, #664]	; dd78 <fillblock_disk@@Base+0x7c4>
    dadc:	ldr	r3, [r5, r3]
    dae0:	ldr	r4, [r3]
    dae4:	cmp	r4, #0
    dae8:	beq	db60 <fillblock_disk@@Base+0x5ac>
    daec:	ldr	r0, [r4]
    daf0:	ldr	r1, [pc, #644]	; dd7c <fillblock_disk@@Base+0x7c8>
    daf4:	str	r0, [r3]
    daf8:	ldr	r3, [r5, r1]
    dafc:	ldr	r1, [r3]
    db00:	str	r1, [r4]
    db04:	str	r4, [r3]
    db08:	ldr	r1, [r2]
    db0c:	cmp	r1, #0
    db10:	beq	db20 <fillblock_disk@@Base+0x56c>
    db14:	ldr	r3, [r1, #4]
    db18:	cmp	r3, #3
    db1c:	beq	dc70 <fillblock_disk@@Base+0x6bc>
    db20:	ldr	ip, [pc, #600]	; dd80 <fillblock_disk@@Base+0x7cc>
    db24:	mov	r3, sl
    db28:	ldr	lr, [sp, #72]	; 0x48
    db2c:	mov	r0, r4
    db30:	mov	r2, r9
    db34:	mov	r1, r6
    db38:	ldr	ip, [r5, ip]
    db3c:	str	fp, [sp]
    db40:	str	lr, [sp, #4]
    db44:	ldr	ip, [ip]
    db48:	blx	ip
    db4c:	ldr	r3, [r7]
    db50:	mov	r0, r4
    db54:	str	r4, [r3, r6, lsl #2]
    db58:	add	sp, sp, #36	; 0x24
    db5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    db60:	ldr	r1, [pc, #540]	; dd84 <fillblock_disk@@Base+0x7d0>
    db64:	ldr	r2, [pc, #540]	; dd88 <fillblock_disk@@Base+0x7d4>
    db68:	ldr	r1, [r5, r1]
    db6c:	str	r1, [sp, #20]
    db70:	ldr	r2, [r5, r2]
    db74:	ldr	r1, [r1]
    db78:	str	r2, [sp, #24]
    db7c:	ldr	r2, [r2]
    db80:	cmp	r1, r2
    db84:	bge	dba4 <fillblock_disk@@Base+0x5f0>
    db88:	ldr	r1, [pc, #508]	; dd8c <fillblock_disk@@Base+0x7d8>
    db8c:	add	r1, pc, r1
    db90:	ldr	r2, [r1, #8]
    db94:	add	r2, r2, #1
    db98:	str	r2, [r1, #8]
    db9c:	tst	r2, #7
    dba0:	bne	dc80 <fillblock_disk@@Base+0x6cc>
    dba4:	ldr	r2, [pc, #464]	; dd7c <fillblock_disk@@Base+0x7c8>
    dba8:	ldr	r2, [r5, r2]
    dbac:	ldr	ip, [r2]
    dbb0:	str	r2, [sp, #16]
    dbb4:	cmp	ip, #0
    dbb8:	beq	dc30 <fillblock_disk@@Base+0x67c>
    dbbc:	ldr	r2, [pc, #460]	; dd90 <fillblock_disk@@Base+0x7dc>
    dbc0:	mov	lr, #0
    dbc4:	ldr	r0, [sp, #16]
    dbc8:	ldr	r4, [r5, r2]
    dbcc:	str	r8, [sp, #28]
    dbd0:	ldr	r8, [sp, #72]	; 0x48
    dbd4:	b	dbec <fillblock_disk@@Base+0x638>
    dbd8:	beq	dc64 <fillblock_disk@@Base+0x6b0>
    dbdc:	mov	r0, ip
    dbe0:	ldr	ip, [ip]
    dbe4:	cmp	ip, #0
    dbe8:	beq	dc2c <fillblock_disk@@Base+0x678>
    dbec:	ldr	r2, [ip, #8]
    dbf0:	ldr	r1, [r4]
    dbf4:	ldr	r1, [r1, r2, lsl #2]
    dbf8:	cmp	r1, r8
    dbfc:	bcs	dbd8 <fillblock_disk@@Base+0x624>
    dc00:	ldr	r1, [ip]
    dc04:	str	r1, [r0]
    dc08:	mov	r0, ip
    dc0c:	ldr	r1, [r7]
    dc10:	str	lr, [r1, r2, lsl #2]
    dc14:	ldr	r2, [r3]
    dc18:	stm	ip, {r2, lr}
    dc1c:	str	ip, [r3]
    dc20:	ldr	ip, [ip]
    dc24:	cmp	ip, #0
    dc28:	bne	dbec <fillblock_disk@@Base+0x638>
    dc2c:	ldr	r8, [sp, #28]
    dc30:	ldr	r4, [r3]
    dc34:	cmp	r4, #0
    dc38:	beq	dca0 <fillblock_disk@@Base+0x6ec>
    dc3c:	ldr	r0, [r4]
    dc40:	ldr	r2, [sp, #16]
    dc44:	str	r0, [r3]
    dc48:	ldr	r1, [r2]
    dc4c:	ldr	r3, [sp, #16]
    dc50:	ldr	r2, [r7]
    dc54:	str	r1, [r4]
    dc58:	add	r2, r2, r8
    dc5c:	str	r4, [r3]
    dc60:	b	db08 <fillblock_disk@@Base+0x554>
    dc64:	cmp	r6, r2
    dc68:	ble	dbdc <fillblock_disk@@Base+0x628>
    dc6c:	b	dc00 <fillblock_disk@@Base+0x64c>
    dc70:	mov	r0, r4
    dc74:	bl	c190 <cfile_write_uncomp@@Base+0x564>
    dc78:	mov	r0, r4
    dc7c:	b	db58 <fillblock_disk@@Base+0x5a4>
    dc80:	str	r3, [sp, #12]
    dc84:	bl	c234 <cfile_write_uncomp@@Base+0x608>
    dc88:	ldr	r3, [sp, #12]
    dc8c:	subs	r4, r0, #0
    dc90:	beq	dba4 <fillblock_disk@@Base+0x5f0>
    dc94:	ldr	r2, [r7]
    dc98:	add	r2, r2, r8
    dc9c:	b	db08 <fillblock_disk@@Base+0x554>
    dca0:	ldr	r1, [sp, #20]
    dca4:	ldr	r2, [r1]
    dca8:	ldr	r1, [sp, #24]
    dcac:	ldr	r3, [r1]
    dcb0:	cmp	r2, r3
    dcb4:	blt	dd44 <fillblock_disk@@Base+0x790>
    dcb8:	ldr	r1, [sp, #16]
    dcbc:	ldr	r2, [r1]
    dcc0:	cmp	r2, #0
    dcc4:	beq	dd64 <fillblock_disk@@Base+0x7b0>
    dcc8:	ldr	r4, [r2]
    dccc:	cmp	r4, #0
    dcd0:	bne	dce0 <fillblock_disk@@Base+0x72c>
    dcd4:	b	dd64 <fillblock_disk@@Base+0x7b0>
    dcd8:	mov	r2, r4
    dcdc:	mov	r4, r3
    dce0:	ldr	r3, [r4]
    dce4:	cmp	r3, #0
    dce8:	bne	dcd8 <fillblock_disk@@Base+0x724>
    dcec:	ldr	lr, [sp, #16]
    dcf0:	mov	r3, #0
    dcf4:	ldr	r1, [r4, #4]
    dcf8:	str	r3, [r2]
    dcfc:	ldr	r2, [lr]
    dd00:	cmp	r1, #2
    dd04:	str	r2, [r4]
    dd08:	str	r4, [lr]
    dd0c:	beq	dd54 <fillblock_disk@@Base+0x7a0>
    dd10:	ldr	r2, [pc, #124]	; dd94 <fillblock_disk@@Base+0x7e0>
    dd14:	ldr	r0, [r4, #8]
    dd18:	ldr	r1, [r7]
    dd1c:	str	r3, [r1, r0, lsl #2]
    dd20:	ldr	r3, [r5, r2]
    dd24:	ldr	r2, [r3]
    dd28:	add	r2, r2, #1
    dd2c:	str	r2, [r3]
    dd30:	ldr	r2, [r7]
    dd34:	mov	r3, #0
    dd38:	str	r3, [r4, #4]
    dd3c:	add	r2, r2, r8
    dd40:	b	db08 <fillblock_disk@@Base+0x554>
    dd44:	bl	c234 <cfile_write_uncomp@@Base+0x608>
    dd48:	subs	r4, r0, #0
    dd4c:	beq	dcb8 <fillblock_disk@@Base+0x704>
    dd50:	b	dc94 <fillblock_disk@@Base+0x6e0>
    dd54:	mov	r0, r4
    dd58:	ldr	r1, [sp, #72]	; 0x48
    dd5c:	bl	bf60 <cfile_write_uncomp@@Base+0x334>
    dd60:	b	dd30 <fillblock_disk@@Base+0x77c>
    dd64:	mov	r4, r2
    dd68:	ldr	r2, [sp, #16]
    dd6c:	b	dcec <fillblock_disk@@Base+0x738>
    dd70:	andeq	r1, r1, r4, ror r6
    dd74:			; <UNDEFINED> instruction: 0x000001b8
    dd78:	andeq	r0, r0, r0, lsr #3
    dd7c:	andeq	r0, r0, r0, ror r1
    dd80:	andeq	r0, r0, ip, ror r1
    dd84:			; <UNDEFINED> instruction: 0x000001b4
    dd88:	andeq	r0, r0, r8, asr #2
    dd8c:	andeq	r1, r1, r8, lsl #15
    dd90:	andeq	r0, r0, ip, lsr r1
    dd94:	muleq	r0, ip, r1
    dd98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd9c:	mov	r4, r1
    dda0:	ldr	r7, [pc, #440]	; df60 <fillblock_disk@@Base+0x9ac>
    dda4:	sub	sp, sp, #4224	; 0x1080
    dda8:	ldr	r1, [pc, #436]	; df64 <fillblock_disk@@Base+0x9b0>
    ddac:	sub	sp, sp, #28
    ddb0:	add	r7, pc, r7
    ddb4:	mov	sl, r2
    ddb8:	str	r0, [sp, #4]
    ddbc:	mov	r9, r3
    ddc0:	ldr	r1, [r7, r1]
    ddc4:	add	r3, sp, #8192	; 0x2000
    ddc8:	ldr	r2, [pc, #408]	; df68 <fillblock_disk@@Base+0x9b4>
    ddcc:	str	r1, [sp]
    ddd0:	ldr	r1, [r1]
    ddd4:	str	r1, [r3, #-3948]	; 0xfffff094
    ddd8:	ldr	r2, [r7, r2]
    dddc:	ldr	r1, [r2]
    dde0:	add	r1, r1, #1
    dde4:	str	r1, [r2]
    dde8:	bl	14894 <rpmMD5Update@@Base+0x4680>
    ddec:	subs	r6, r0, #0
    ddf0:	blt	df4c <fillblock_disk@@Base+0x998>
    ddf4:	cmp	r4, #1
    ddf8:	beq	df1c <fillblock_disk@@Base+0x968>
    ddfc:	cmp	r4, #8
    de00:	beq	dec0 <fillblock_disk@@Base+0x90c>
    de04:	cmp	r9, #0
    de08:	addne	r5, sp, #148	; 0x94
    de0c:	addne	r8, sp, #8
    de10:	bne	de20 <fillblock_disk@@Base+0x86c>
    de14:	b	de6c <fillblock_disk@@Base+0x8b8>
    de18:	subs	r9, r9, fp
    de1c:	beq	de6c <fillblock_disk@@Base+0x8b8>
    de20:	mov	r0, r6
    de24:	mov	r1, r5
    de28:	mov	r2, #4096	; 0x1000
    de2c:	bl	96b0 <read@plt>
    de30:	cmp	r0, #0
    de34:	ble	de6c <fillblock_disk@@Base+0x8b8>
    de38:	cmp	r9, r0
    de3c:	movcc	fp, r9
    de40:	movcs	fp, r0
    de44:	cmp	r4, #1
    de48:	beq	deac <fillblock_disk@@Base+0x8f8>
    de4c:	cmp	r4, #8
    de50:	bne	de18 <fillblock_disk@@Base+0x864>
    de54:	mov	r0, r8
    de58:	mov	r1, r5
    de5c:	mov	r2, fp
    de60:	bl	10818 <rpmMD5Update@@Base+0x604>
    de64:	subs	r9, r9, fp
    de68:	bne	de20 <fillblock_disk@@Base+0x86c>
    de6c:	mov	r0, r6
    de70:	bl	99b0 <close@plt>
    de74:	cmp	r4, #1
    de78:	beq	decc <fillblock_disk@@Base+0x918>
    de7c:	cmp	r4, #8
    de80:	beq	df28 <fillblock_disk@@Base+0x974>
    de84:	mov	r0, #0
    de88:	add	r1, sp, #8192	; 0x2000
    de8c:	ldr	r2, [r1, #-3948]	; 0xfffff094
    de90:	ldr	r1, [sp]
    de94:	ldr	r3, [r1]
    de98:	cmp	r2, r3
    de9c:	bne	df5c <fillblock_disk@@Base+0x9a8>
    dea0:	add	sp, sp, #4224	; 0x1080
    dea4:	add	sp, sp, #28
    dea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    deac:	mov	r0, r8
    deb0:	mov	r1, r5
    deb4:	mov	r2, fp
    deb8:	bl	10214 <rpmMD5Update@@Base>
    debc:	b	de18 <fillblock_disk@@Base+0x864>
    dec0:	add	r0, sp, #8
    dec4:	bl	107b8 <rpmMD5Update@@Base+0x5a4>
    dec8:	b	de04 <fillblock_disk@@Base+0x850>
    decc:	add	r4, sp, #116	; 0x74
    ded0:	add	r1, sp, #8
    ded4:	mov	r0, r4
    ded8:	bl	10348 <rpmMD5Update@@Base+0x134>
    dedc:	mov	r2, #16
    dee0:	mov	r0, r4
    dee4:	mov	r1, sl
    dee8:	bl	9734 <memcmp@plt>
    deec:	cmp	r0, #0
    def0:	beq	de84 <fillblock_disk@@Base+0x8d0>
    def4:	ldr	r0, [pc, #112]	; df6c <fillblock_disk@@Base+0x9b8>
    def8:	mov	r1, #1
    defc:	ldr	r2, [pc, #108]	; df70 <fillblock_disk@@Base+0x9bc>
    df00:	ldr	r3, [sp, #4]
    df04:	ldr	r0, [r7, r0]
    df08:	add	r2, pc, r2
    df0c:	ldr	r0, [r0]
    df10:	bl	9938 <__fprintf_chk@plt>
    df14:	mvn	r0, #0
    df18:	b	de88 <fillblock_disk@@Base+0x8d4>
    df1c:	add	r0, sp, #8
    df20:	bl	101b8 <checkfilesize@@Base+0x1fb4>
    df24:	b	de04 <fillblock_disk@@Base+0x850>
    df28:	add	r5, sp, #8
    df2c:	add	r4, sp, #116	; 0x74
    df30:	mov	r0, r5
    df34:	bl	108d8 <rpmMD5Update@@Base+0x6c4>
    df38:	mov	r0, r5
    df3c:	mov	r1, r4
    df40:	bl	1098c <rpmMD5Update@@Base+0x778>
    df44:	mov	r2, #32
    df48:	b	dee0 <fillblock_disk@@Base+0x92c>
    df4c:	ldr	r0, [sp, #4]
    df50:	bl	97ac <perror@plt>
    df54:	mvn	r0, #0
    df58:	b	de88 <fillblock_disk@@Base+0x8d4>
    df5c:	bl	974c <__stack_chk_fail@plt>
    df60:	andeq	r1, r1, r4, ror #6
    df64:	andeq	r0, r0, r0, asr #2
    df68:	andeq	r0, r0, ip, lsr #2
    df6c:	andeq	r0, r0, r8, asr r1
    df70:	andeq	r7, r0, r4, asr #28

0000df74 <checkfilemd5@@Base>:
    df74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    df78:	sub	sp, sp, #4288	; 0x10c0
    df7c:	ldr	r8, [pc, #624]	; e1f4 <checkfilemd5@@Base+0x280>
    df80:	sub	sp, sp, #60	; 0x3c
    df84:	ldr	ip, [pc, #620]	; e1f8 <checkfilemd5@@Base+0x284>
    df88:	mov	fp, r3
    df8c:	add	r8, pc, r8
    df90:	str	r2, [sp, #8]
    df94:	str	r0, [sp, #12]
    df98:	add	r3, sp, #8192	; 0x2000
    df9c:	ldr	ip, [r8, ip]
    dfa0:	mov	r4, r1
    dfa4:	mov	r1, #0
    dfa8:	ldr	r2, [ip]
    dfac:	str	ip, [sp, #4]
    dfb0:	str	r2, [r3, #-3852]	; 0xfffff0f4
    dfb4:	bl	986c <open@plt>
    dfb8:	subs	r6, r0, #0
    dfbc:	blt	e114 <checkfilemd5@@Base+0x1a0>
    dfc0:	add	r5, sp, #16
    dfc4:	mov	r0, #3
    dfc8:	mov	r1, r6
    dfcc:	mov	r2, r5
    dfd0:	bl	9854 <__fxstat@plt>
    dfd4:	subs	r9, r0, #0
    dfd8:	bne	e114 <checkfilemd5@@Base+0x1a0>
    dfdc:	cmp	r4, #1
    dfe0:	beq	e124 <checkfilemd5@@Base+0x1b0>
    dfe4:	cmp	r4, #8
    dfe8:	beq	e108 <checkfilemd5@@Base+0x194>
    dfec:	ldr	r2, [r5, #44]	; 0x2c
    dff0:	cmp	r2, fp
    dff4:	bhi	e0b4 <checkfilemd5@@Base+0x140>
    dff8:	cmp	fp, #0
    dffc:	addne	r5, sp, #244	; 0xf4
    e000:	addne	r7, sp, #104	; 0x68
    e004:	bne	e014 <checkfilemd5@@Base+0xa0>
    e008:	b	e060 <checkfilemd5@@Base+0xec>
    e00c:	subs	fp, fp, sl
    e010:	beq	e060 <checkfilemd5@@Base+0xec>
    e014:	mov	r0, r6
    e018:	mov	r1, r5
    e01c:	mov	r2, #4096	; 0x1000
    e020:	bl	96b0 <read@plt>
    e024:	cmp	r0, #0
    e028:	ble	e060 <checkfilemd5@@Base+0xec>
    e02c:	cmp	fp, r0
    e030:	movcc	sl, fp
    e034:	movcs	sl, r0
    e038:	cmp	r4, #1
    e03c:	beq	e0a0 <checkfilemd5@@Base+0x12c>
    e040:	cmp	r4, #8
    e044:	bne	e00c <checkfilemd5@@Base+0x98>
    e048:	mov	r0, r7
    e04c:	mov	r1, r5
    e050:	mov	r2, sl
    e054:	bl	10818 <rpmMD5Update@@Base+0x604>
    e058:	subs	fp, fp, sl
    e05c:	bne	e014 <checkfilemd5@@Base+0xa0>
    e060:	mov	r0, r6
    e064:	bl	99b0 <close@plt>
    e068:	cmp	r4, #1
    e06c:	beq	e130 <checkfilemd5@@Base+0x1bc>
    e070:	cmp	r4, #8
    e074:	beq	e180 <checkfilemd5@@Base+0x20c>
    e078:	add	r1, sp, #8192	; 0x2000
    e07c:	mov	r0, r9
    e080:	ldr	r2, [r1, #-3852]	; 0xfffff0f4
    e084:	ldr	r1, [sp, #4]
    e088:	ldr	r3, [r1]
    e08c:	cmp	r2, r3
    e090:	bne	e1f0 <checkfilemd5@@Base+0x27c>
    e094:	add	sp, sp, #4288	; 0x10c0
    e098:	add	sp, sp, #60	; 0x3c
    e09c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e0a0:	mov	r0, r7
    e0a4:	mov	r1, r5
    e0a8:	mov	r2, sl
    e0ac:	bl	10214 <rpmMD5Update@@Base>
    e0b0:	b	e00c <checkfilemd5@@Base+0x98>
    e0b4:	add	r5, sp, #244	; 0xf4
    e0b8:	mov	r0, r6
    e0bc:	mov	r2, #4096	; 0x1000
    e0c0:	mov	r1, r5
    e0c4:	bl	96b0 <read@plt>
    e0c8:	subs	r7, r0, #0
    e0cc:	ble	dff8 <checkfilemd5@@Base+0x84>
    e0d0:	mov	r0, r6
    e0d4:	mov	r1, r5
    e0d8:	mov	r2, r7
    e0dc:	bl	14558 <rpmMD5Update@@Base+0x4344>
    e0e0:	cmp	r0, #0
    e0e4:	bne	e1a4 <checkfilemd5@@Base+0x230>
    e0e8:	cmp	fp, r7
    e0ec:	movcc	r7, fp
    e0f0:	cmp	r4, #1
    e0f4:	beq	e1dc <checkfilemd5@@Base+0x268>
    e0f8:	cmp	r4, #8
    e0fc:	beq	e1c8 <checkfilemd5@@Base+0x254>
    e100:	rsb	fp, r7, fp
    e104:	b	dff8 <checkfilemd5@@Base+0x84>
    e108:	add	r0, sp, #104	; 0x68
    e10c:	bl	107b8 <rpmMD5Update@@Base+0x5a4>
    e110:	b	dfec <checkfilemd5@@Base+0x78>
    e114:	ldr	r0, [sp, #12]
    e118:	mvn	r9, #0
    e11c:	bl	97ac <perror@plt>
    e120:	b	e078 <checkfilemd5@@Base+0x104>
    e124:	add	r0, sp, #104	; 0x68
    e128:	bl	101b8 <checkfilesize@@Base+0x1fb4>
    e12c:	b	dfec <checkfilemd5@@Base+0x78>
    e130:	add	r5, sp, #212	; 0xd4
    e134:	add	r1, sp, #104	; 0x68
    e138:	mov	r0, r5
    e13c:	bl	10348 <rpmMD5Update@@Base+0x134>
    e140:	mov	r2, #16
    e144:	mov	r0, r5
    e148:	ldr	r1, [sp, #8]
    e14c:	bl	9734 <memcmp@plt>
    e150:	cmp	r0, #0
    e154:	beq	e078 <checkfilemd5@@Base+0x104>
    e158:	ldr	r0, [pc, #156]	; e1fc <checkfilemd5@@Base+0x288>
    e15c:	mov	r1, #1
    e160:	ldr	r2, [pc, #152]	; e200 <checkfilemd5@@Base+0x28c>
    e164:	mvn	r9, #0
    e168:	ldr	r3, [sp, #12]
    e16c:	ldr	r0, [r8, r0]
    e170:	add	r2, pc, r2
    e174:	ldr	r0, [r0]
    e178:	bl	9938 <__fprintf_chk@plt>
    e17c:	b	e078 <checkfilemd5@@Base+0x104>
    e180:	add	r4, sp, #104	; 0x68
    e184:	add	r5, sp, #212	; 0xd4
    e188:	mov	r0, r4
    e18c:	bl	108d8 <rpmMD5Update@@Base+0x6c4>
    e190:	mov	r0, r4
    e194:	mov	r1, r5
    e198:	bl	1098c <rpmMD5Update@@Base+0x778>
    e19c:	mov	r2, #32
    e1a0:	b	e144 <checkfilemd5@@Base+0x1d0>
    e1a4:	mov	r0, r6
    e1a8:	bl	99b0 <close@plt>
    e1ac:	ldr	r0, [sp, #12]
    e1b0:	mov	r1, r4
    e1b4:	ldr	r2, [sp, #8]
    e1b8:	mov	r3, fp
    e1bc:	bl	dd98 <fillblock_disk@@Base+0x7e4>
    e1c0:	mov	r9, r0
    e1c4:	b	e078 <checkfilemd5@@Base+0x104>
    e1c8:	mov	r1, r5
    e1cc:	add	r0, sp, #104	; 0x68
    e1d0:	mov	r2, r7
    e1d4:	bl	10818 <rpmMD5Update@@Base+0x604>
    e1d8:	b	e100 <checkfilemd5@@Base+0x18c>
    e1dc:	mov	r1, r5
    e1e0:	add	r0, sp, #104	; 0x68
    e1e4:	mov	r2, r7
    e1e8:	bl	10214 <rpmMD5Update@@Base>
    e1ec:	b	e100 <checkfilemd5@@Base+0x18c>
    e1f0:	bl	974c <__stack_chk_fail@plt>
    e1f4:	andeq	r1, r1, r8, lsl #3
    e1f8:	andeq	r0, r0, r0, asr #2
    e1fc:	andeq	r0, r0, r8, asr r1
    e200:	ldrdeq	r7, [r0], -ip

0000e204 <checkfilesize@@Base>:
    e204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e208:	mov	r8, r3
    e20c:	ldr	r6, [pc, #272]	; e324 <checkfilesize@@Base+0x120>
    e210:	sub	sp, sp, #228	; 0xe4
    e214:	ldr	ip, [pc, #268]	; e328 <checkfilesize@@Base+0x124>
    e218:	mov	r5, r0
    e21c:	add	r6, pc, r6
    e220:	mov	sl, r1
    e224:	mov	r9, r2
    e228:	mov	r1, r0
    e22c:	ldr	r7, [r6, ip]
    e230:	mov	r0, #3
    e234:	mov	r2, sp
    e238:	ldr	r3, [r7]
    e23c:	str	r3, [sp, #220]	; 0xdc
    e240:	bl	97b8 <__xstat@plt>
    e244:	cmn	r0, #1
    e248:	mov	r4, r0
    e24c:	beq	e314 <checkfilesize@@Base+0x110>
    e250:	ldr	r3, [sp, #44]	; 0x2c
    e254:	cmp	r3, r8
    e258:	moveq	r4, #0
    e25c:	beq	e2c8 <checkfilesize@@Base+0xc4>
    e260:	bls	e2ec <checkfilesize@@Base+0xe8>
    e264:	mov	r0, r5
    e268:	mov	r1, #0
    e26c:	bl	986c <open@plt>
    e270:	cmn	r0, #1
    e274:	mov	r4, r0
    e278:	beq	e2ec <checkfilesize@@Base+0xe8>
    e27c:	add	fp, sp, #92	; 0x5c
    e280:	mov	r2, #128	; 0x80
    e284:	mov	r1, fp
    e288:	bl	96b0 <read@plt>
    e28c:	subs	r2, r0, #0
    e290:	ble	e2e4 <checkfilesize@@Base+0xe0>
    e294:	mov	r1, fp
    e298:	mov	r0, r4
    e29c:	bl	14558 <rpmMD5Update@@Base+0x4344>
    e2a0:	cmp	r0, #0
    e2a4:	beq	e2e4 <checkfilesize@@Base+0xe0>
    e2a8:	mov	r0, r4
    e2ac:	bl	99b0 <close@plt>
    e2b0:	mov	r0, r5
    e2b4:	mov	r1, sl
    e2b8:	mov	r2, r9
    e2bc:	mov	r3, r8
    e2c0:	bl	dd98 <fillblock_disk@@Base+0x7e4>
    e2c4:	mov	r4, r0
    e2c8:	ldr	r2, [sp, #220]	; 0xdc
    e2cc:	mov	r0, r4
    e2d0:	ldr	r3, [r7]
    e2d4:	cmp	r2, r3
    e2d8:	bne	e320 <checkfilesize@@Base+0x11c>
    e2dc:	add	sp, sp, #228	; 0xe4
    e2e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e2e4:	mov	r0, r4
    e2e8:	bl	99b0 <close@plt>
    e2ec:	ldr	r0, [pc, #56]	; e32c <checkfilesize@@Base+0x128>
    e2f0:	mov	r3, r5
    e2f4:	ldr	r2, [pc, #52]	; e330 <checkfilesize@@Base+0x12c>
    e2f8:	mov	r1, #1
    e2fc:	mvn	r4, #0
    e300:	ldr	r0, [r6, r0]
    e304:	add	r2, pc, r2
    e308:	ldr	r0, [r0]
    e30c:	bl	9938 <__fprintf_chk@plt>
    e310:	b	e2c8 <checkfilesize@@Base+0xc4>
    e314:	mov	r0, r5
    e318:	bl	97ac <perror@plt>
    e31c:	b	e2c8 <checkfilesize@@Base+0xc4>
    e320:	bl	974c <__stack_chk_fail@plt>
    e324:	strdeq	r0, [r1], -r8
    e328:	andeq	r0, r0, r0, asr #2
    e32c:	andeq	r0, r0, r8, asr r1
    e330:	andeq	r7, r0, r8, asr #20
    e334:	ldr	r3, [pc, #132]	; e3c0 <checkfilesize@@Base+0x1bc>
    e338:	movw	r2, #4240	; 0x1090
    e33c:	push	{r4, lr}
    e340:	add	r3, pc, r3
    e344:	ldr	lr, [pc, #120]	; e3c4 <checkfilesize@@Base+0x1c0>
    e348:	sub	sp, sp, #8
    e34c:	ldr	ip, [r0, r2]
    e350:	mov	r2, #4
    e354:	mov	r1, sp
    e358:	ldr	r4, [r3, lr]
    e35c:	ldr	r3, [r4]
    e360:	str	r3, [sp, #4]
    e364:	blx	ip
    e368:	cmp	r0, #4
    e36c:	bne	e3ac <checkfilesize@@Base+0x1a8>
    e370:	ldrb	r3, [sp, #1]
    e374:	ldrb	r0, [sp]
    e378:	ldr	ip, [sp, #4]
    e37c:	lsl	r3, r3, #16
    e380:	ldr	r1, [r4]
    e384:	orr	r3, r3, r0, lsl #24
    e388:	ldrb	r2, [sp, #3]
    e38c:	ldrb	r0, [sp, #2]
    e390:	cmp	ip, r1
    e394:	orr	r3, r3, r2
    e398:	orr	r0, r3, r0, lsl #8
    e39c:	bne	e3a8 <checkfilesize@@Base+0x1a4>
    e3a0:	add	sp, sp, #8
    e3a4:	pop	{r4, pc}
    e3a8:	bl	974c <__stack_chk_fail@plt>
    e3ac:	ldr	r0, [pc, #20]	; e3c8 <checkfilesize@@Base+0x1c4>
    e3b0:	add	r0, pc, r0
    e3b4:	bl	97ac <perror@plt>
    e3b8:	mov	r0, #1
    e3bc:	bl	9878 <exit@plt>
    e3c0:	ldrdeq	r0, [r1], -r4
    e3c4:	andeq	r0, r0, r0, asr #2
    e3c8:	andeq	r8, r0, r8, rrx
    e3cc:	push	{r3, r4, r5, r6, r7, lr}
    e3d0:	mov	r4, r1
    e3d4:	mov	r5, #0
    e3d8:	str	r0, [r4]
    e3dc:	add	r1, r1, #4
    e3e0:	str	r5, [r1, #24]
    e3e4:	str	r5, [r4, #24]
    e3e8:	mov	r6, r0
    e3ec:	str	r5, [r4, #16]
    e3f0:	str	r5, [r4, #12]
    e3f4:	bl	11914 <rpmMD5Update@@Base+0x1700>
    e3f8:	ldr	r7, [pc, #220]	; e4dc <checkfilesize@@Base+0x2d8>
    e3fc:	add	r7, pc, r7
    e400:	cmp	r0, r5
    e404:	str	r0, [r4, #8]
    e408:	streq	r0, [r4, #4]
    e40c:	beq	e4b0 <checkfilesize@@Base+0x2ac>
    e410:	movw	r1, #1030	; 0x406
    e414:	mov	r2, r5
    e418:	mov	r0, r6
    e41c:	bl	11374 <rpmMD5Update@@Base+0x1160>
    e420:	movw	r1, #1028	; 0x404
    e424:	mov	r2, r5
    e428:	str	r0, [r4, #12]
    e42c:	mov	r0, r6
    e430:	bl	11208 <rpmMD5Update@@Base+0xff4>
    e434:	movw	r1, #1033	; 0x409
    e438:	mov	r2, r5
    e43c:	str	r0, [r4, #16]
    e440:	mov	r0, r6
    e444:	bl	11374 <rpmMD5Update@@Base+0x1160>
    e448:	movw	r1, #1036	; 0x40c
    e44c:	mov	r2, r5
    e450:	str	r0, [r4, #20]
    e454:	mov	r0, r6
    e458:	bl	115c8 <rpmMD5Update@@Base+0x13b4>
    e45c:	movw	r1, #1035	; 0x40b
    e460:	mov	r2, r5
    e464:	str	r0, [r4, #24]
    e468:	mov	r0, r6
    e46c:	bl	115c8 <rpmMD5Update@@Base+0x13b4>
    e470:	mov	r3, #1
    e474:	mov	r2, r5
    e478:	str	r3, [r4, #32]
    e47c:	movw	r1, #5011	; 0x1393
    e480:	str	r0, [r4, #28]
    e484:	mov	r0, r6
    e488:	bl	11208 <rpmMD5Update@@Base+0xff4>
    e48c:	subs	r3, r0, #0
    e490:	beq	e4a0 <checkfilesize@@Base+0x29c>
    e494:	ldr	r3, [r3]
    e498:	str	r3, [r4, #32]
    e49c:	bl	96d4 <free@plt>
    e4a0:	ldr	r3, [r4, #32]
    e4a4:	cmp	r3, #8
    e4a8:	cmpne	r3, #1
    e4ac:	bne	e4b8 <checkfilesize@@Base+0x2b4>
    e4b0:	mov	r0, #0
    e4b4:	pop	{r3, r4, r5, r6, r7, pc}
    e4b8:	ldr	r0, [pc, #32]	; e4e0 <checkfilesize@@Base+0x2dc>
    e4bc:	mov	r1, #1
    e4c0:	ldr	r2, [pc, #28]	; e4e4 <checkfilesize@@Base+0x2e0>
    e4c4:	ldr	r0, [r7, r0]
    e4c8:	add	r2, pc, r2
    e4cc:	ldr	r0, [r0]
    e4d0:	bl	9938 <__fprintf_chk@plt>
    e4d4:	mov	r0, #1
    e4d8:	bl	9878 <exit@plt>
    e4dc:	andeq	r0, r1, r8, lsl sp
    e4e0:	andeq	r0, r0, r8, asr r1
    e4e4:	andeq	r7, r0, r0, ror #30
    e4e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e4ec:	sub	sp, sp, #204	; 0xcc
    e4f0:	ldr	r4, [pc, #1360]	; ea48 <checkfilesize@@Base+0x844>
    e4f4:	mov	r5, r3
    e4f8:	ldr	r3, [pc, #1356]	; ea4c <checkfilesize@@Base+0x848>
    e4fc:	mov	r6, r2
    e500:	add	r4, pc, r4
    e504:	str	r4, [sp, #36]	; 0x24
    e508:	ldr	ip, [sp, #36]	; 0x24
    e50c:	mov	r4, r1
    e510:	str	r0, [sp, #40]	; 0x28
    e514:	mov	r1, #4
    e518:	ldr	r0, [r5, #4]
    e51c:	ldr	r3, [ip, r3]
    e520:	ldr	ip, [sp, #240]	; 0xf0
    e524:	str	r3, [sp, #48]	; 0x30
    e528:	ldr	r3, [r3]
    e52c:	str	ip, [sp, #44]	; 0x2c
    e530:	str	r3, [sp, #196]	; 0xc4
    e534:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
    e538:	sub	r1, r4, #16
    e53c:	ldr	r4, [sp, #40]	; 0x28
    e540:	cmp	r1, #0
    e544:	add	sl, r4, #16
    e548:	ble	e9ec <checkfilesize@@Base+0x7e8>
    e54c:	mov	r3, #0
    e550:	mov	fp, #1
    e554:	mov	r9, r3
    e558:	mov	ip, r3
    e55c:	mov	r2, r3
    e560:	mov	r4, r3
    e564:	mov	r8, r3
    e568:	mov	r7, r3
    e56c:	b	e58c <checkfilesize@@Base+0x388>
    e570:	eor	lr, lr, #8
    e574:	cmp	ip, #0
    e578:	lslne	lr, lr, ip
    e57c:	add	ip, ip, #3
    e580:	orr	r8, r8, lr
    e584:	cmp	r7, r1
    e588:	bge	e644 <checkfilesize@@Base+0x440>
    e58c:	cmp	r2, #0
    e590:	eor	r2, r2, #1
    e594:	addne	r7, r7, #1
    e598:	ldrbeq	lr, [sl]
    e59c:	ldrbne	lr, [sl], #1
    e5a0:	lsreq	lr, lr, #4
    e5a4:	andne	lr, lr, #15
    e5a8:	tst	lr, #8
    e5ac:	bne	e570 <checkfilesize@@Base+0x36c>
    e5b0:	cmp	ip, #0
    e5b4:	lslne	lr, lr, ip
    e5b8:	cmp	r9, #0
    e5bc:	orr	ip, lr, r8
    e5c0:	bne	e828 <checkfilesize@@Base+0x624>
    e5c4:	cmp	ip, #0
    e5c8:	beq	e840 <checkfilesize@@Base+0x63c>
    e5cc:	cmp	fp, #0
    e5d0:	beq	e84c <checkfilesize@@Base+0x648>
    e5d4:	cmp	ip, #0
    e5d8:	ble	e9b0 <checkfilesize@@Base+0x7ac>
    e5dc:	ldr	lr, [r5, #4]
    e5e0:	cmp	lr, r4
    e5e4:	ble	e9c0 <checkfilesize@@Base+0x7bc>
    e5e8:	cmp	r3, lr
    e5ec:	bge	e9c0 <checkfilesize@@Base+0x7bc>
    e5f0:	sub	lr, r4, #-1073741823	; 0xc0000001
    e5f4:	add	fp, ip, r3
    e5f8:	mov	r8, r3
    e5fc:	add	lr, r0, lr, lsl #2
    e600:	b	e61c <checkfilesize@@Base+0x418>
    e604:	ldr	ip, [r5, #4]
    e608:	cmp	ip, r4
    e60c:	ble	e9c0 <checkfilesize@@Base+0x7bc>
    e610:	cmp	ip, r3
    e614:	ble	e9c0 <checkfilesize@@Base+0x7bc>
    e618:	mov	r8, r3
    e61c:	add	r3, r3, #1
    e620:	add	r4, r4, #1
    e624:	cmp	r3, fp
    e628:	str	r8, [lr, #4]!
    e62c:	bne	e604 <checkfilesize@@Base+0x400>
    e630:	cmp	r7, r1
    e634:	mov	ip, #0
    e638:	mov	r8, ip
    e63c:	mov	fp, ip
    e640:	blt	e58c <checkfilesize@@Base+0x388>
    e644:	cmp	ip, #0
    e648:	bne	ea30 <checkfilesize@@Base+0x82c>
    e64c:	add	r7, r4, #1
    e650:	mov	r1, r4
    e654:	mov	r8, r7
    e658:	mov	r2, #4
    e65c:	add	r9, sp, #56	; 0x38
    e660:	bl	10bb4 <rpmMD5Update@@Base+0x9a0>
    e664:	mov	r1, #32
    e668:	str	r0, [sp, #52]	; 0x34
    e66c:	mov	r0, r8
    e670:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
    e674:	cmp	r6, #0
    e678:	strne	r7, [r6]
    e67c:	str	r0, [sp, #28]
    e680:	mov	r0, r9
    e684:	bl	101b8 <checkfilesize@@Base+0x1fb4>
    e688:	cmp	r4, #0
    e68c:	beq	e99c <checkfilesize@@Base+0x798>
    e690:	mov	ip, #0
    e694:	str	ip, [sp, #24]
    e698:	ldr	ip, [sp, #52]	; 0x34
    e69c:	mov	r0, #0
    e6a0:	mov	r1, #0
    e6a4:	str	r4, [sp, #20]
    e6a8:	sub	ip, ip, #4
    e6ac:	str	ip, [sp, #16]
    e6b0:	ldr	ip, [sp, #28]
    e6b4:	strd	r0, [sp, #8]
    e6b8:	add	r6, ip, #16
    e6bc:	add	ip, sp, #164	; 0xa4
    e6c0:	str	ip, [sp, #32]
    e6c4:	mov	ip, #0
    e6c8:	mov	fp, ip
    e6cc:	b	e7ec <checkfilesize@@Base+0x5e8>
    e6d0:	cmp	r3, #40960	; 0xa000
    e6d4:	beq	e8d8 <checkfilesize@@Base+0x6d4>
    e6d8:	and	r2, r2, #45056	; 0xb000
    e6dc:	cmp	r2, #8192	; 0x2000
    e6e0:	ldreq	r2, [r5, #20]
    e6e4:	movne	r8, #0
    e6e8:	moveq	r8, #0
    e6ec:	movne	r3, r8
    e6f0:	moveq	r3, r8
    e6f4:	moveq	sl, r8
    e6f8:	ldreq	ip, [r2, r4, lsl #2]
    e6fc:	movne	sl, r8
    e700:	movne	ip, r8
    e704:	ldr	r2, [r5, #8]
    e708:	ldr	r7, [r2, r4, lsl #2]
    e70c:	ldrb	r2, [r7]
    e710:	stm	sp, {r3, ip}
    e714:	cmp	r2, #47	; 0x2f
    e718:	addeq	r7, r7, #1
    e71c:	mov	r0, r7
    e720:	bl	9890 <strlen@plt>
    e724:	mov	r1, r7
    e728:	add	r2, r0, #1
    e72c:	mov	r0, r9
    e730:	bl	10214 <rpmMD5Update@@Base>
    e734:	ldr	r2, [r5, #12]
    e738:	mov	r0, r9
    e73c:	ldr	r1, [r2, r4, lsl #2]
    e740:	bl	10468 <rpmMD5Update@@Base+0x254>
    e744:	mov	r0, r9
    e748:	mov	r1, sl
    e74c:	bl	10468 <rpmMD5Update@@Base+0x254>
    e750:	ldr	ip, [sp, #4]
    e754:	mov	r0, r9
    e758:	mov	r1, ip
    e75c:	bl	10468 <rpmMD5Update@@Base+0x254>
    e760:	mov	r0, r7
    e764:	bl	9890 <strlen@plt>
    e768:	ldr	r3, [sp]
    e76c:	add	r0, r0, #113	; 0x71
    e770:	ands	r2, r0, #3
    e774:	rsbne	r2, r2, #4
    e778:	addne	r0, r0, r2
    e77c:	cmp	r8, #0
    e780:	rsbne	r8, r8, #4
    e784:	str	r0, [r6, #-12]
    e788:	addne	r3, r8, r3
    e78c:	str	r3, [r6, #-8]
    e790:	ldr	r3, [r5, #12]
    e794:	ldr	r3, [r3, r4, lsl #2]
    e798:	and	r3, r3, #61440	; 0xf000
    e79c:	cmp	r3, #40960	; 0xa000
    e7a0:	beq	e8ec <checkfilesize@@Base+0x6e8>
    e7a4:	cmp	r3, #32768	; 0x8000
    e7a8:	beq	e860 <checkfilesize@@Base+0x65c>
    e7ac:	ldrd	r0, [sp, #8]
    e7b0:	add	fp, fp, #1
    e7b4:	ldr	r2, [r6, #-12]
    e7b8:	add	r6, r6, #32
    e7bc:	ldr	r3, [r6, #-40]	; 0xffffffd8
    e7c0:	strd	r0, [r6, #-32]	; 0xffffffe0
    e7c4:	mov	r1, #0
    e7c8:	str	r1, [r6, #-24]	; 0xffffffe8
    e7cc:	add	r3, r2, r3
    e7d0:	ldrd	r0, [sp, #8]
    e7d4:	ldr	r4, [sp, #20]
    e7d8:	adds	r0, r0, r3
    e7dc:	adc	r1, r1, r3, asr #31
    e7e0:	cmp	fp, r4
    e7e4:	strd	r0, [sp, #8]
    e7e8:	beq	e910 <checkfilesize@@Base+0x70c>
    e7ec:	ldr	ip, [sp, #16]
    e7f0:	ldr	r3, [r5, #12]
    e7f4:	ldr	r4, [ip, #4]!
    e7f8:	str	r4, [r6, #-16]
    e7fc:	ldr	r2, [r3, r4, lsl #2]
    e800:	str	ip, [sp, #16]
    e804:	and	r3, r2, #61440	; 0xf000
    e808:	cmp	r3, #32768	; 0x8000
    e80c:	bne	e6d0 <checkfilesize@@Base+0x4cc>
    e810:	ldr	r3, [r5, #16]
    e814:	ldr	sl, [r3, r4, lsl #2]
    e818:	mov	r3, sl
    e81c:	and	r8, sl, #3
    e820:	mov	ip, #0
    e824:	b	e704 <checkfilesize@@Base+0x500>
    e828:	mov	r9, #0
    e82c:	mov	r3, ip
    e830:	mov	r8, r9
    e834:	mov	ip, r9
    e838:	mov	fp, #1
    e83c:	b	e584 <checkfilesize@@Base+0x380>
    e840:	mov	r8, r9
    e844:	mov	r9, #1
    e848:	b	e584 <checkfilesize@@Base+0x380>
    e84c:	add	r3, r3, ip
    e850:	mov	r8, fp
    e854:	mov	ip, fp
    e858:	mov	fp, #1
    e85c:	b	e584 <checkfilesize@@Base+0x380>
    e860:	cmp	sl, #0
    e864:	beq	e7ac <checkfilesize@@Base+0x5a8>
    e868:	ldr	r3, [r5, #32]
    e86c:	add	r1, sp, #164	; 0xa4
    e870:	cmp	r3, #1
    e874:	ldr	r3, [r5, #28]
    e878:	ldr	r0, [r3, r4, lsl #2]
    e87c:	beq	e994 <checkfilesize@@Base+0x790>
    e880:	bl	10e74 <rpmMD5Update@@Base+0xc60>
    e884:	ldr	ip, [sp, #44]	; 0x2c
    e888:	cmp	ip, #0
    e88c:	beq	e8b8 <checkfilesize@@Base+0x6b4>
    e890:	ldr	r0, [r5, #8]
    e894:	mov	r3, sl
    e898:	ldr	r1, [r5, #32]
    e89c:	add	r2, sp, #164	; 0xa4
    e8a0:	ldr	r0, [r0, r4, lsl #2]
    e8a4:	blx	ip
    e8a8:	ldr	r4, [sp, #24]
    e8ac:	cmp	r0, #0
    e8b0:	movne	r4, #1
    e8b4:	str	r4, [sp, #24]
    e8b8:	ldr	r3, [r5, #32]
    e8bc:	mov	r0, r9
    e8c0:	add	r1, sp, #164	; 0xa4
    e8c4:	cmp	r3, #1
    e8c8:	moveq	r2, #16
    e8cc:	movne	r2, #32
    e8d0:	bl	10214 <rpmMD5Update@@Base>
    e8d4:	b	e7ac <checkfilesize@@Base+0x5a8>
    e8d8:	ldr	r3, [r5, #24]
    e8dc:	ldr	r0, [r3, r4, lsl #2]
    e8e0:	bl	9890 <strlen@plt>
    e8e4:	mov	sl, r0
    e8e8:	b	e818 <checkfilesize@@Base+0x614>
    e8ec:	ldr	r3, [r5, #24]
    e8f0:	ldr	r4, [r3, r4, lsl #2]
    e8f4:	mov	r0, r4
    e8f8:	bl	9890 <strlen@plt>
    e8fc:	mov	r1, r4
    e900:	add	r2, r0, #1
    e904:	mov	r0, r9
    e908:	bl	10214 <rpmMD5Update@@Base>
    e90c:	b	e7ac <checkfilesize@@Base+0x5a8>
    e910:	lsl	r4, fp, #5
    e914:	ldr	r5, [sp, #28]
    e918:	mvn	r2, #0
    e91c:	mov	r1, r9
    e920:	mov	r0, #124	; 0x7c
    e924:	add	r3, r5, r4
    e928:	str	r2, [r5, r4]
    e92c:	mov	r2, #0
    e930:	ldrd	r4, [sp, #8]
    e934:	str	r0, [r3, #4]
    e938:	str	r2, [r3, #8]
    e93c:	strd	r4, [r3, #16]
    e940:	add	r4, sp, #148	; 0x94
    e944:	str	r2, [r3, #24]
    e948:	mov	r0, r4
    e94c:	bl	10348 <rpmMD5Update@@Base+0x134>
    e950:	ldr	r0, [sp, #52]	; 0x34
    e954:	bl	96d4 <free@plt>
    e958:	mov	r0, r4
    e95c:	ldr	r1, [sp, #40]	; 0x28
    e960:	mov	r2, #16
    e964:	bl	9734 <memcmp@plt>
    e968:	ldr	r5, [sp, #24]
    e96c:	orrs	r5, r5, r0
    e970:	bne	ea04 <checkfilesize@@Base+0x800>
    e974:	ldr	r4, [sp, #48]	; 0x30
    e978:	ldr	r2, [sp, #196]	; 0xc4
    e97c:	ldr	r0, [sp, #28]
    e980:	ldr	r3, [r4]
    e984:	cmp	r2, r3
    e988:	bne	ea00 <checkfilesize@@Base+0x7fc>
    e98c:	add	sp, sp, #204	; 0xcc
    e990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e994:	bl	10e04 <rpmMD5Update@@Base+0xbf0>
    e998:	b	e884 <checkfilesize@@Base+0x680>
    e99c:	mov	r0, #0
    e9a0:	mov	r1, #0
    e9a4:	str	r4, [sp, #24]
    e9a8:	strd	r0, [sp, #8]
    e9ac:	b	e914 <checkfilesize@@Base+0x710>
    e9b0:	mov	ip, r9
    e9b4:	mov	r8, r9
    e9b8:	mov	fp, r9
    e9bc:	b	e584 <checkfilesize@@Base+0x380>
    e9c0:	ldr	r5, [sp, #36]	; 0x24
    e9c4:	mov	r1, #1
    e9c8:	ldr	r3, [pc, #128]	; ea50 <checkfilesize@@Base+0x84c>
    e9cc:	mov	r2, #28
    e9d0:	ldr	r0, [pc, #124]	; ea54 <checkfilesize@@Base+0x850>
    e9d4:	ldr	r3, [r5, r3]
    e9d8:	add	r0, pc, r0
    e9dc:	ldr	r3, [r3]
    e9e0:	bl	97d0 <fwrite@plt>
    e9e4:	mov	r0, #1
    e9e8:	bl	9878 <exit@plt>
    e9ec:	mov	r8, #1
    e9f0:	mov	r1, #0
    e9f4:	mov	r7, r8
    e9f8:	mov	r4, r1
    e9fc:	b	e658 <checkfilesize@@Base+0x454>
    ea00:	bl	974c <__stack_chk_fail@plt>
    ea04:	ldr	r0, [pc, #76]	; ea58 <checkfilesize@@Base+0x854>
    ea08:	mov	r1, #1
    ea0c:	ldr	r3, [pc, #60]	; ea50 <checkfilesize@@Base+0x84c>
    ea10:	mov	r2, #36	; 0x24
    ea14:	add	r0, pc, r0
    ea18:	ldr	ip, [sp, #36]	; 0x24
    ea1c:	ldr	r3, [ip, r3]
    ea20:	ldr	r3, [r3]
    ea24:	bl	97d0 <fwrite@plt>
    ea28:	mov	r0, #1
    ea2c:	bl	9878 <exit@plt>
    ea30:	ldr	r0, [pc, #36]	; ea5c <checkfilesize@@Base+0x858>
    ea34:	mov	r1, #1
    ea38:	ldr	r3, [pc, #16]	; ea50 <checkfilesize@@Base+0x84c>
    ea3c:	mov	r2, #28
    ea40:	add	r0, pc, r0
    ea44:	b	ea18 <checkfilesize@@Base+0x814>
    ea48:	andeq	r0, r1, r4, lsl ip
    ea4c:	andeq	r0, r0, r0, asr #2
    ea50:	andeq	r0, r0, r8, asr r1
    ea54:	andeq	r7, r0, ip, ror #20
    ea58:	andeq	r7, r0, r0, asr sl
    ea5c:	andeq	r7, r0, r4, lsl #20
    ea60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ea64:	mov	r6, r0
    ea68:	sub	sp, sp, #44	; 0x2c
    ea6c:	mov	sl, r1
    ea70:	mov	r0, r1
    ea74:	mov	r9, r2
    ea78:	mov	r1, #0
    ea7c:	mov	r2, #304	; 0x130
    ea80:	bl	98e4 <memset@plt>
    ea84:	str	r6, [sl]
    ea88:	ldrb	r3, [r6]
    ea8c:	ldr	ip, [pc, #3144]	; f6dc <checkfilesize@@Base+0x14d8>
    ea90:	cmp	r3, #45	; 0x2d
    ea94:	add	ip, pc, ip
    ea98:	str	ip, [sp, #36]	; 0x24
    ea9c:	bne	f068 <checkfilesize@@Base+0xe64>
    eaa0:	ldrb	r8, [r6, #1]
    eaa4:	cmp	r8, #0
    eaa8:	bne	f068 <checkfilesize@@Base+0xe64>
    eaac:	mov	r0, r8
    eab0:	add	r1, sl, #8
    eab4:	mov	r2, #12
    eab8:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
    eabc:	cmp	r0, #12
    eac0:	bne	f4ac <checkfilesize@@Base+0x12a8>
    eac4:	ldr	r2, [sl, #8]
    eac8:	movw	r3, #29284	; 0x7264
    eacc:	movt	r3, #28016	; 0x6d70
    ead0:	cmp	r2, r3
    ead4:	beq	f1b0 <checkfilesize@@Base+0xfac>
    ead8:	movw	r3, #44013	; 0xabed
    eadc:	movt	r3, #56302	; 0xdbee
    eae0:	cmp	r2, r3
    eae4:	bne	f4ac <checkfilesize@@Base+0x12a8>
    eae8:	mov	r0, r8
    eaec:	add	r1, sl, #20
    eaf0:	mov	r2, #84	; 0x54
    eaf4:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
    eaf8:	cmp	r0, #84	; 0x54
    eafc:	bne	f5b8 <checkfilesize@@Base+0x13b4>
    eb00:	ldrb	r3, [sl, #12]
    eb04:	cmp	r3, #3
    eb08:	bne	f690 <checkfilesize@@Base+0x148c>
    eb0c:	ldrh	r3, [sl, #86]	; 0x56
    eb10:	cmp	r3, #1280	; 0x500
    eb14:	bne	f690 <checkfilesize@@Base+0x148c>
    eb18:	mov	r0, r8
    eb1c:	mov	r1, #1
    eb20:	bl	10ee4 <rpmMD5Update@@Base+0xcd0>
    eb24:	cmp	r0, #0
    eb28:	str	r0, [sl, #104]	; 0x68
    eb2c:	beq	f678 <checkfilesize@@Base+0x1474>
    eb30:	bl	96d4 <free@plt>
    eb34:	mov	r0, r8
    eb38:	mov	r1, #0
    eb3c:	bl	10ee4 <rpmMD5Update@@Base+0xcd0>
    eb40:	cmp	r0, #0
    eb44:	str	r0, [sl, #104]	; 0x68
    eb48:	beq	f660 <checkfilesize@@Base+0x145c>
    eb4c:	bl	11abc <rpmMD5Update@@Base+0x18a8>
    eb50:	mov	r5, #0
    eb54:	mvn	r3, #0
    eb58:	str	r5, [sp, #4]
    eb5c:	str	r3, [sp]
    eb60:	mov	r2, r5
    eb64:	str	r5, [sp, #8]
    eb68:	mov	r1, r8
    eb6c:	mov	r3, #255	; 0xff
    eb70:	str	r0, [sl, #124]	; 0x7c
    eb74:	mov	r0, #114	; 0x72
    eb78:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
    eb7c:	subs	r4, r0, #0
    eb80:	strne	r5, [sl, #208]	; 0xd0
    eb84:	beq	f648 <checkfilesize@@Base+0x1444>
    eb88:	ldr	r3, [r4, #8]
    eb8c:	mov	r0, r4
    eb90:	str	r3, [sl, #4]
    eb94:	bl	e334 <checkfilesize@@Base+0x130>
    eb98:	mov	r3, #21504	; 0x5400
    eb9c:	movt	r3, #17484	; 0x444c
    eba0:	bic	r2, r0, #255	; 0xff
    eba4:	str	r0, [sl, #108]	; 0x6c
    eba8:	cmp	r2, r3
    ebac:	bne	f528 <checkfilesize@@Base+0x1324>
    ebb0:	movw	r3, #43983	; 0xabcf
    ebb4:	movt	r3, #48051	; 0xbbb3
    ebb8:	add	r3, r0, r3
    ebbc:	cmp	r3, #2
    ebc0:	bhi	f4f4 <checkfilesize@@Base+0x12f0>
    ebc4:	ldr	r3, [sl, #104]	; 0x68
    ebc8:	cmp	r3, #0
    ebcc:	beq	f0e0 <checkfilesize@@Base+0xedc>
    ebd0:	mov	r0, r4
    ebd4:	movw	r7, #4240	; 0x1090
    ebd8:	bl	e334 <checkfilesize@@Base+0x130>
    ebdc:	mov	r5, #0
    ebe0:	mov	fp, r0
    ebe4:	add	r0, r0, #1
    ebe8:	bl	10a64 <rpmMD5Update@@Base+0x850>
    ebec:	mov	r2, fp
    ebf0:	mov	r1, r0
    ebf4:	str	r0, [sl, #112]	; 0x70
    ebf8:	strb	r5, [r1, fp]
    ebfc:	mov	r0, r4
    ec00:	ldr	ip, [r4, r7]
    ec04:	ldr	r1, [sl, #112]	; 0x70
    ec08:	blx	ip
    ec0c:	cmp	fp, r0
    ec10:	bne	f4c4 <checkfilesize@@Base+0x12c0>
    ec14:	mov	r0, r4
    ec18:	bl	e334 <checkfilesize@@Base+0x130>
    ec1c:	cmp	r0, #15
    ec20:	str	r0, [sl, #120]	; 0x78
    ec24:	bls	f630 <checkfilesize@@Base+0x142c>
    ec28:	bl	10a64 <rpmMD5Update@@Base+0x850>
    ec2c:	ldr	r3, [r4, r7]
    ec30:	ldr	r2, [sl, #120]	; 0x78
    ec34:	mov	r1, r0
    ec38:	str	r0, [sl, #116]	; 0x74
    ec3c:	mov	r0, r4
    ec40:	blx	r3
    ec44:	ldr	r3, [sl, #120]	; 0x78
    ec48:	cmp	r0, r3
    ec4c:	bne	f618 <checkfilesize@@Base+0x1414>
    ec50:	ldr	r3, [r4, r7]
    ec54:	mov	r0, r4
    ec58:	add	r1, sl, #128	; 0x80
    ec5c:	mov	r2, #16
    ec60:	blx	r3
    ec64:	cmp	r0, #16
    ec68:	bne	f600 <checkfilesize@@Base+0x13fc>
    ec6c:	ldr	r2, [sl, #108]	; 0x6c
    ec70:	movw	r3, #21553	; 0x5431
    ec74:	movt	r3, #17484	; 0x444c
    ec78:	str	r5, [sl, #152]	; 0x98
    ec7c:	cmp	r2, r3
    ec80:	str	r5, [sl, #236]	; 0xec
    ec84:	str	r5, [sl, #232]	; 0xe8
    ec88:	beq	f148 <checkfilesize@@Base+0xf44>
    ec8c:	mov	r0, r4
    ec90:	bl	e334 <checkfilesize@@Base+0x130>
    ec94:	str	r0, [sl, #144]	; 0x90
    ec98:	mov	r0, r4
    ec9c:	bl	e334 <checkfilesize@@Base+0x130>
    eca0:	str	r0, [sl, #148]	; 0x94
    eca4:	mov	r0, r4
    eca8:	bl	e334 <checkfilesize@@Base+0x130>
    ecac:	cmp	r0, #0
    ecb0:	str	r0, [sl, #156]	; 0x9c
    ecb4:	bne	f2f4 <checkfilesize@@Base+0x10f0>
    ecb8:	ldr	r2, [sl, #108]	; 0x6c
    ecbc:	movw	r3, #21554	; 0x5432
    ecc0:	movt	r3, #17484	; 0x444c
    ecc4:	cmp	r2, r3
    ecc8:	beq	ecf4 <checkfilesize@@Base+0xaf0>
    eccc:	mov	r0, r4
    ecd0:	mov	r7, #0
    ecd4:	bl	e334 <checkfilesize@@Base+0x130>
    ecd8:	str	r0, [sl, #228]	; 0xe4
    ecdc:	mov	r0, r4
    ece0:	bl	e334 <checkfilesize@@Base+0x130>
    ece4:	str	r7, [sl, #232]	; 0xe8
    ece8:	cmp	r0, r7
    ecec:	str	r0, [sl, #236]	; 0xec
    ecf0:	bne	f360 <checkfilesize@@Base+0x115c>
    ecf4:	mov	r0, r4
    ecf8:	bl	e334 <checkfilesize@@Base+0x130>
    ecfc:	cmp	r0, #111	; 0x6f
    ed00:	str	r0, [sl, #164]	; 0xa4
    ed04:	bls	f558 <checkfilesize@@Base+0x1354>
    ed08:	bl	10a64 <rpmMD5Update@@Base+0x850>
    ed0c:	movw	r3, #4240	; 0x1090
    ed10:	ldr	r3, [r4, r3]
    ed14:	ldr	r2, [sl, #164]	; 0xa4
    ed18:	mov	r1, r0
    ed1c:	str	r0, [sl, #160]	; 0xa0
    ed20:	mov	r0, r4
    ed24:	blx	r3
    ed28:	ldr	r3, [sl, #164]	; 0xa4
    ed2c:	cmp	r0, r3
    ed30:	bne	f540 <checkfilesize@@Base+0x133c>
    ed34:	mov	r0, r4
    ed38:	bl	e334 <checkfilesize@@Base+0x130>
    ed3c:	ldr	r3, [sl, #104]	; 0x68
    ed40:	cmp	r3, #0
    ed44:	str	r0, [sl, #168]	; 0xa8
    ed48:	beq	ed5c <checkfilesize@@Base+0xb58>
    ed4c:	ldr	r3, [r3, #4]
    ed50:	sub	r3, r3, #4
    ed54:	cmp	r0, r3
    ed58:	bhi	f570 <checkfilesize@@Base+0x136c>
    ed5c:	mov	r0, r4
    ed60:	bl	e334 <checkfilesize@@Base+0x130>
    ed64:	str	r0, [sl, #184]	; 0xb8
    ed68:	mov	r0, r4
    ed6c:	bl	e334 <checkfilesize@@Base+0x130>
    ed70:	mov	r1, #8
    ed74:	str	r0, [sl, #188]	; 0xbc
    ed78:	ldr	r0, [sl, #184]	; 0xb8
    ed7c:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
    ed80:	mov	r1, #8
    ed84:	str	r0, [sl, #192]	; 0xc0
    ed88:	ldr	r0, [sl, #188]	; 0xbc
    ed8c:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
    ed90:	ldr	r1, [sl, #184]	; 0xb8
    ed94:	mov	r2, #0
    ed98:	mov	r3, #0
    ed9c:	cmp	r1, #0
    eda0:	strd	r2, [sl, #176]	; 0xb0
    eda4:	movne	r7, #0
    eda8:	movne	r5, r7
    edac:	str	r0, [sl, #196]	; 0xc4
    edb0:	beq	ee2c <checkfilesize@@Base+0xc28>
    edb4:	mov	r0, r4
    edb8:	ldr	fp, [sl, #192]	; 0xc0
    edbc:	bl	e334 <checkfilesize@@Base+0x130>
    edc0:	add	r5, r5, #1
    edc4:	str	r0, [fp, r7, lsl #3]
    edc8:	mov	r7, r5
    edcc:	ldr	r3, [sl, #184]	; 0xb8
    edd0:	cmp	r5, r3
    edd4:	bcc	edb4 <checkfilesize@@Base+0xbb0>
    edd8:	cmp	r3, #0
    eddc:	beq	ee2c <checkfilesize@@Base+0xc28>
    ede0:	ldr	r7, [sl, #192]	; 0xc0
    ede4:	mov	r1, #0
    ede8:	mov	r5, r1
    edec:	lsl	r1, r1, #3
    edf0:	mov	r0, r4
    edf4:	add	fp, r1, #4
    edf8:	bl	e334 <checkfilesize@@Base+0x130>
    edfc:	ldrd	r2, [sl, #176]	; 0xb0
    ee00:	add	r5, r5, #1
    ee04:	mov	r1, r5
    ee08:	str	r0, [r7, fp]
    ee0c:	ldr	r7, [sl, #192]	; 0xc0
    ee10:	ldr	lr, [sl, #184]	; 0xb8
    ee14:	ldr	r0, [r7, fp]
    ee18:	adds	r2, r2, r0
    ee1c:	adc	r3, r3, #0
    ee20:	cmp	r5, lr
    ee24:	strd	r2, [sl, #176]	; 0xb0
    ee28:	bcc	edec <checkfilesize@@Base+0xbe8>
    ee2c:	ldr	r3, [sl, #188]	; 0xbc
    ee30:	cmp	r3, #0
    ee34:	movne	r7, #0
    ee38:	movne	r5, r7
    ee3c:	beq	eeb8 <checkfilesize@@Base+0xcb4>
    ee40:	mov	r0, r4
    ee44:	ldr	fp, [sl, #196]	; 0xc4
    ee48:	bl	e334 <checkfilesize@@Base+0x130>
    ee4c:	add	r5, r5, #1
    ee50:	str	r0, [fp, r7, lsl #3]
    ee54:	mov	r7, r5
    ee58:	ldr	r3, [sl, #188]	; 0xbc
    ee5c:	cmp	r5, r3
    ee60:	bcc	ee40 <checkfilesize@@Base+0xc3c>
    ee64:	cmp	r3, #0
    ee68:	beq	eeb8 <checkfilesize@@Base+0xcb4>
    ee6c:	ldr	r7, [sl, #196]	; 0xc4
    ee70:	mov	r1, #0
    ee74:	mov	r5, r1
    ee78:	lsl	r1, r1, #3
    ee7c:	mov	r0, r4
    ee80:	add	fp, r1, #4
    ee84:	bl	e334 <checkfilesize@@Base+0x130>
    ee88:	ldrd	r2, [sl, #176]	; 0xb0
    ee8c:	add	r5, r5, #1
    ee90:	mov	r1, r5
    ee94:	str	r0, [r7, fp]
    ee98:	ldr	r7, [sl, #196]	; 0xc4
    ee9c:	ldr	lr, [sl, #188]	; 0xbc
    eea0:	ldr	r0, [r7, fp]
    eea4:	adds	r2, r2, r0
    eea8:	adc	r3, r3, #0
    eeac:	cmp	r5, lr
    eeb0:	strd	r2, [sl, #176]	; 0xb0
    eeb4:	bcc	ee78 <checkfilesize@@Base+0xc74>
    eeb8:	ldr	r2, [sl, #108]	; 0x6c
    eebc:	movw	r3, #21554	; 0x5432
    eec0:	movt	r3, #17484	; 0x444c
    eec4:	mov	r0, #0
    eec8:	cmp	r2, r3
    eecc:	str	r0, [sl, #200]	; 0xc8
    eed0:	str	r0, [sl, #204]	; 0xcc
    eed4:	bgt	f128 <checkfilesize@@Base+0xf24>
    eed8:	str	r0, [sp, #16]
    eedc:	str	r0, [sp, #20]
    eee0:	mov	r0, r4
    eee4:	bl	e334 <checkfilesize@@Base+0x130>
    eee8:	ldr	r1, [sl, #208]	; 0xd0
    eeec:	ldrd	r2, [sp, #16]
    eef0:	cmp	r1, #0
    eef4:	orr	r2, r2, r0
    eef8:	mov	r0, r2
    eefc:	mov	r1, r3
    ef00:	strd	r0, [sl, #200]	; 0xc8
    ef04:	mov	r0, r4
    ef08:	beq	f08c <checkfilesize@@Base+0xe88>
    ef0c:	bl	e334 <checkfilesize@@Base+0x130>
    ef10:	cmp	r0, #0
    ef14:	bne	f4dc <checkfilesize@@Base+0x12d8>
    ef18:	ldr	r2, [sl, #108]	; 0x6c
    ef1c:	movw	r3, #21554	; 0x5432
    ef20:	movt	r3, #17484	; 0x444c
    ef24:	mov	r0, #0
    ef28:	cmp	r2, r3
    ef2c:	str	r0, [sl, #216]	; 0xd8
    ef30:	str	r0, [sl, #220]	; 0xdc
    ef34:	strle	r0, [sp, #16]
    ef38:	strle	r0, [sp, #20]
    ef3c:	bgt	f108 <checkfilesize@@Base+0xf04>
    ef40:	mov	r0, r4
    ef44:	bl	e334 <checkfilesize@@Base+0x130>
    ef48:	ldrd	r2, [sp, #16]
    ef4c:	cmp	r9, #0
    ef50:	orr	r2, r2, r0
    ef54:	mov	r0, r2
    ef58:	mov	r1, r3
    ef5c:	strd	r0, [sl, #216]	; 0xd8
    ef60:	beq	f3f4 <checkfilesize@@Base+0x11f0>
    ef64:	str	r4, [r9]
    ef68:	ldr	r7, [sl, #184]	; 0xb8
    ef6c:	cmp	r7, #0
    ef70:	beq	efc0 <checkfilesize@@Base+0xdbc>
    ef74:	ldr	r0, [sl, #192]	; 0xc0
    ef78:	mov	r3, #0
    ef7c:	ldrd	r4, [sl, #216]	; 0xd8
    ef80:	ldr	r2, [r0, #4]
    ef84:	cmp	r5, r3
    ef88:	cmpeq	r4, r2
    ef8c:	movcs	r1, #0
    ef90:	bcs	efb4 <checkfilesize@@Base+0xdb0>
    ef94:	b	f480 <checkfilesize@@Base+0x127c>
    ef98:	ldr	ip, [r0, #12]
    ef9c:	add	r0, r0, #8
    efa0:	adds	r2, r2, ip
    efa4:	adc	r3, r3, #0
    efa8:	cmp	r3, r5
    efac:	cmpeq	r2, r4
    efb0:	bhi	f480 <checkfilesize@@Base+0x127c>
    efb4:	add	r1, r1, #1
    efb8:	cmp	r1, r7
    efbc:	bne	ef98 <checkfilesize@@Base+0xd94>
    efc0:	ldr	r3, [sl, #188]	; 0xbc
    efc4:	cmp	r3, #0
    efc8:	beq	f040 <checkfilesize@@Base+0xe3c>
    efcc:	ldr	r2, [sl, #196]	; 0xc4
    efd0:	mov	ip, #0
    efd4:	ldrd	r6, [sl, #200]	; 0xc8
    efd8:	mov	r4, #0
    efdc:	mov	r5, #0
    efe0:	mov	r3, ip
    efe4:	ldr	r1, [r2, ip, lsl #3]
    efe8:	add	r0, r2, ip, lsl #3
    efec:	cmp	r1, #0
    eff0:	rsblt	r1, r1, #-2147483648	; 0x80000000
    eff4:	strlt	r1, [r2, ip, lsl #3]
    eff8:	adds	r4, r4, r1
    effc:	adc	r5, r5, r1, asr #31
    f000:	cmp	r5, r7
    f004:	cmpeq	r4, r6
    f008:	bhi	f46c <checkfilesize@@Base+0x1268>
    f00c:	ldr	r1, [r0, #4]
    f010:	adds	r4, r4, r1
    f014:	adc	r5, r5, #0
    f018:	orrs	r0, r4, r5
    f01c:	beq	f43c <checkfilesize@@Base+0x1238>
    f020:	cmp	r7, r5
    f024:	cmpeq	r6, r4
    f028:	bcc	f43c <checkfilesize@@Base+0x1238>
    f02c:	ldr	r1, [sl, #188]	; 0xbc
    f030:	add	r3, r3, #1
    f034:	cmp	r3, r1
    f038:	mov	ip, r3
    f03c:	bcc	efe4 <checkfilesize@@Base+0xde0>
    f040:	cmp	r9, #0
    f044:	mov	r3, #0
    f048:	str	r3, [sl, #276]	; 0x114
    f04c:	str	r3, [sl, #280]	; 0x118
    f050:	str	r3, [sl, #296]	; 0x128
    f054:	str	r3, [sl, #292]	; 0x124
    f058:	str	r3, [sl, #288]	; 0x120
    f05c:	beq	f334 <checkfilesize@@Base+0x1130>
    f060:	add	sp, sp, #44	; 0x2c
    f064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f068:	mov	r0, r6
    f06c:	mov	r1, #0
    f070:	bl	986c <open@plt>
    f074:	subs	r8, r0, #0
    f078:	bge	eaac <checkfilesize@@Base+0x8a8>
    f07c:	mov	r0, r6
    f080:	bl	97ac <perror@plt>
    f084:	mov	r0, #1
    f088:	bl	9878 <exit@plt>
    f08c:	bl	e334 <checkfilesize@@Base+0x130>
    f090:	cmp	r0, #0
    f094:	str	r0, [sl, #208]	; 0xd0
    f098:	beq	ef18 <checkfilesize@@Base+0xd14>
    f09c:	bl	10a64 <rpmMD5Update@@Base+0x850>
    f0a0:	movw	r3, #4240	; 0x1090
    f0a4:	ldr	r3, [r4, r3]
    f0a8:	ldr	r2, [sl, #208]	; 0xd0
    f0ac:	mov	r1, r0
    f0b0:	str	r0, [sl, #212]	; 0xd4
    f0b4:	mov	r0, r4
    f0b8:	blx	r3
    f0bc:	ldr	r3, [sl, #208]	; 0xd0
    f0c0:	cmp	r0, r3
    f0c4:	beq	ef18 <checkfilesize@@Base+0xd14>
    f0c8:	ldr	r2, [pc, #1552]	; f6e0 <checkfilesize@@Base+0x14dc>
    f0cc:	mov	r3, r6
    f0d0:	ldr	r0, [pc, #1548]	; f6e4 <checkfilesize@@Base+0x14e0>
    f0d4:	mov	r1, #1
    f0d8:	add	r2, pc, r2
    f0dc:	b	f494 <checkfilesize@@Base+0x1290>
    f0e0:	movw	r3, #21554	; 0x5432
    f0e4:	movt	r3, #17484	; 0x444c
    f0e8:	cmp	r0, r3
    f0ec:	bgt	ebd0 <checkfilesize@@Base+0x9cc>
    f0f0:	ldr	r2, [pc, #1520]	; f6e8 <checkfilesize@@Base+0x14e4>
    f0f4:	mov	r3, r6
    f0f8:	ldr	r0, [pc, #1508]	; f6e4 <checkfilesize@@Base+0x14e0>
    f0fc:	mov	r1, #1
    f100:	add	r2, pc, r2
    f104:	b	f494 <checkfilesize@@Base+0x1290>
    f108:	mov	r0, r4
    f10c:	bl	e334 <checkfilesize@@Base+0x130>
    f110:	mov	r1, #0
    f114:	str	r1, [sp, #16]
    f118:	str	r1, [sl, #216]	; 0xd8
    f11c:	str	r0, [sl, #220]	; 0xdc
    f120:	str	r0, [sp, #20]
    f124:	b	ef40 <checkfilesize@@Base+0xd3c>
    f128:	mov	r0, r4
    f12c:	bl	e334 <checkfilesize@@Base+0x130>
    f130:	mov	r1, #0
    f134:	str	r1, [sp, #16]
    f138:	str	r1, [sl, #200]	; 0xc8
    f13c:	str	r0, [sp, #20]
    f140:	str	r0, [sl, #204]	; 0xcc
    f144:	b	eee0 <checkfilesize@@Base+0xcdc>
    f148:	ldr	r0, [sl, #104]	; 0x68
    f14c:	movw	r1, #1125	; 0x465
    f150:	bl	114cc <rpmMD5Update@@Base+0x12b8>
    f154:	subs	r5, r0, #0
    f158:	beq	f198 <checkfilesize@@Base+0xf94>
    f15c:	ldr	r1, [pc, #1416]	; f6ec <checkfilesize@@Base+0x14e8>
    f160:	add	r1, pc, r1
    f164:	bl	9680 <strcmp@plt>
    f168:	cmp	r0, #0
    f16c:	moveq	r3, #5
    f170:	streq	r3, [sl, #148]	; 0x94
    f174:	beq	f1a0 <checkfilesize@@Base+0xf9c>
    f178:	ldr	r1, [pc, #1392]	; f6f0 <checkfilesize@@Base+0x14ec>
    f17c:	mov	r0, r5
    f180:	add	r1, pc, r1
    f184:	bl	9680 <strcmp@plt>
    f188:	cmp	r0, #0
    f18c:	moveq	r3, #2
    f190:	streq	r3, [sl, #148]	; 0x94
    f194:	beq	f1a0 <checkfilesize@@Base+0xf9c>
    f198:	mov	r3, #1
    f19c:	str	r3, [sl, #148]	; 0x94
    f1a0:	mov	r3, #0
    f1a4:	str	r3, [sl, #144]	; 0x90
    f1a8:	str	r3, [sl, #156]	; 0x9c
    f1ac:	b	ecf4 <checkfilesize@@Base+0xaf0>
    f1b0:	ldrb	r0, [sl, #13]
    f1b4:	mov	r3, #21504	; 0x5400
    f1b8:	ldrb	ip, [sl, #12]
    f1bc:	movt	r3, #17484	; 0x444c
    f1c0:	ldrb	r1, [sl, #14]
    f1c4:	ldrb	r2, [sl, #15]
    f1c8:	lsl	r0, r0, #16
    f1cc:	orr	r0, r0, ip, lsl #24
    f1d0:	orr	r2, r0, r2
    f1d4:	orr	r2, r2, r1, lsl #8
    f1d8:	str	r2, [sl, #108]	; 0x6c
    f1dc:	bic	r1, r2, #255	; 0xff
    f1e0:	cmp	r1, r3
    f1e4:	bne	f5e8 <checkfilesize@@Base+0x13e4>
    f1e8:	movw	r3, #43983	; 0xabcf
    f1ec:	movt	r3, #48051	; 0xbbb3
    f1f0:	add	r3, r2, r3
    f1f4:	cmp	r3, #2
    f1f8:	bhi	f6a8 <checkfilesize@@Base+0x14a4>
    f1fc:	ldrb	r2, [sl, #17]
    f200:	ldrb	r1, [sl, #16]
    f204:	ldrb	r3, [sl, #19]
    f208:	ldrb	r4, [sl, #18]
    f20c:	lsl	r2, r2, #16
    f210:	orr	r2, r2, r1, lsl #24
    f214:	orr	r3, r2, r3
    f218:	orr	r4, r3, r4, lsl #8
    f21c:	add	r5, r4, #4
    f220:	mov	r0, r5
    f224:	bl	10a64 <rpmMD5Update@@Base+0x850>
    f228:	mov	r2, r5
    f22c:	mov	r1, r0
    f230:	str	r0, [sl, #124]	; 0x7c
    f234:	mov	r0, r8
    f238:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
    f23c:	cmp	r5, r0
    f240:	bne	f5d0 <checkfilesize@@Base+0x13cc>
    f244:	ldr	r3, [sl, #124]	; 0x7c
    f248:	mov	r1, #0
    f24c:	add	r2, r3, r4
    f250:	ldrb	lr, [r3, r4]
    f254:	ldrb	r5, [r2, #1]
    f258:	ldrb	r0, [r2, #2]
    f25c:	ldrb	ip, [r2, #3]
    f260:	lsl	r2, r5, #16
    f264:	orr	r2, r2, lr, lsl #24
    f268:	orr	r2, r2, ip
    f26c:	orr	r2, r2, r0, lsl #8
    f270:	str	r2, [sl, #208]	; 0xd0
    f274:	strb	r1, [r3, r4]
    f278:	ldr	r0, [sl, #208]	; 0xd0
    f27c:	cmp	r0, r1
    f280:	beq	f2a8 <checkfilesize@@Base+0x10a4>
    f284:	bl	10a64 <rpmMD5Update@@Base+0x850>
    f288:	ldr	r2, [sl, #208]	; 0xd0
    f28c:	mov	r1, r0
    f290:	str	r0, [sl, #212]	; 0xd4
    f294:	mov	r0, r8
    f298:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
    f29c:	ldr	r3, [sl, #208]	; 0xd0
    f2a0:	cmp	r0, r3
    f2a4:	bne	f5a0 <checkfilesize@@Base+0x139c>
    f2a8:	mov	r3, #0
    f2ac:	mvn	ip, #0
    f2b0:	str	r3, [sl, #104]	; 0x68
    f2b4:	mov	r2, r3
    f2b8:	str	r3, [sp, #4]
    f2bc:	mov	r0, #114	; 0x72
    f2c0:	str	r3, [sp, #8]
    f2c4:	mov	r1, r8
    f2c8:	str	ip, [sp]
    f2cc:	mov	r3, #255	; 0xff
    f2d0:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
    f2d4:	subs	r4, r0, #0
    f2d8:	bne	eb88 <checkfilesize@@Base+0x984>
    f2dc:	ldr	r2, [pc, #1040]	; f6f4 <checkfilesize@@Base+0x14f0>
    f2e0:	mov	r3, r6
    f2e4:	ldr	r0, [pc, #1016]	; f6e4 <checkfilesize@@Base+0x14e0>
    f2e8:	mov	r1, #1
    f2ec:	add	r2, pc, r2
    f2f0:	b	f494 <checkfilesize@@Base+0x1290>
    f2f4:	bl	10a64 <rpmMD5Update@@Base+0x850>
    f2f8:	ldr	r3, [r4, r7]
    f2fc:	ldr	r2, [sl, #156]	; 0x9c
    f300:	mov	r1, r0
    f304:	str	r0, [sl, #152]	; 0x98
    f308:	mov	r0, r4
    f30c:	blx	r3
    f310:	ldr	r3, [sl, #156]	; 0x9c
    f314:	cmp	r0, r3
    f318:	beq	ecb8 <checkfilesize@@Base+0xab4>
    f31c:	ldr	r2, [pc, #980]	; f6f8 <checkfilesize@@Base+0x14f4>
    f320:	mov	r3, r6
    f324:	ldr	r0, [pc, #952]	; f6e4 <checkfilesize@@Base+0x14e0>
    f328:	mov	r1, #1
    f32c:	add	r2, pc, r2
    f330:	b	f494 <checkfilesize@@Base+0x1290>
    f334:	ldr	r3, [sl]
    f338:	ldrb	r2, [r3]
    f33c:	cmp	r2, #45	; 0x2d
    f340:	bne	f350 <checkfilesize@@Base+0x114c>
    f344:	ldrb	r3, [r3, #1]
    f348:	cmp	r3, #0
    f34c:	beq	f060 <checkfilesize@@Base+0xe5c>
    f350:	mov	r0, r8
    f354:	add	sp, sp, #44	; 0x2c
    f358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f35c:	b	99b0 <close@plt>
    f360:	mov	r1, #8
    f364:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
    f368:	ldr	r3, [sl, #236]	; 0xec
    f36c:	cmp	r3, r7
    f370:	str	r0, [sl, #232]	; 0xe8
    f374:	beq	ecf4 <checkfilesize@@Base+0xaf0>
    f378:	mov	r3, r0
    f37c:	mov	r5, r7
    f380:	b	f388 <checkfilesize@@Base+0x1184>
    f384:	ldr	r3, [sl, #232]	; 0xe8
    f388:	mov	r0, r4
    f38c:	str	r3, [sp, #32]
    f390:	bl	e334 <checkfilesize@@Base+0x130>
    f394:	ldr	r3, [sp, #32]
    f398:	add	r5, r5, #1
    f39c:	str	r0, [r3, r7, lsl #3]
    f3a0:	mov	r7, r5
    f3a4:	ldr	r3, [sl, #236]	; 0xec
    f3a8:	cmp	r5, r3
    f3ac:	bcc	f384 <checkfilesize@@Base+0x1180>
    f3b0:	cmp	r3, #0
    f3b4:	beq	ecf4 <checkfilesize@@Base+0xaf0>
    f3b8:	mov	r7, #0
    f3bc:	mov	r5, r7
    f3c0:	mov	r0, r4
    f3c4:	add	r5, r5, #1
    f3c8:	bl	e334 <checkfilesize@@Base+0x130>
    f3cc:	ldr	r3, [sl, #232]	; 0xe8
    f3d0:	add	r3, r3, r7, lsl #3
    f3d4:	mov	r7, r5
    f3d8:	cmp	r0, #0
    f3dc:	rsblt	r0, r0, #-2147483648	; 0x80000000
    f3e0:	str	r0, [r3, #4]
    f3e4:	ldr	r3, [sl, #236]	; 0xec
    f3e8:	cmp	r5, r3
    f3ec:	bcc	f3c0 <checkfilesize@@Base+0x11bc>
    f3f0:	b	ecf4 <checkfilesize@@Base+0xaf0>
    f3f4:	bl	10a64 <rpmMD5Update@@Base+0x850>
    f3f8:	movw	r3, #4240	; 0x1090
    f3fc:	ldr	r3, [r4, r3]
    f400:	ldr	r2, [sl, #216]	; 0xd8
    f404:	mov	r1, r0
    f408:	str	r0, [sl, #224]	; 0xe0
    f40c:	mov	r0, r4
    f410:	blx	r3
    f414:	ldrd	r2, [sl, #216]	; 0xd8
    f418:	asr	r1, r0, #31
    f41c:	cmp	r1, r3
    f420:	cmpeq	r0, r2
    f424:	bne	f588 <checkfilesize@@Base+0x1384>
    f428:	movw	r3, #4248	; 0x1098
    f42c:	mov	r0, r4
    f430:	ldr	r3, [r4, r3]
    f434:	blx	r3
    f438:	b	ef68 <checkfilesize@@Base+0xd64>
    f43c:	ldr	r2, [pc, #696]	; f6fc <checkfilesize@@Base+0x14f8>
    f440:	mov	r1, #1
    f444:	ldr	r3, [pc, #664]	; f6e4 <checkfilesize@@Base+0x14e0>
    f448:	add	r2, pc, r2
    f44c:	ldr	ip, [sp, #36]	; 0x24
    f450:	ldr	r3, [ip, r3]
    f454:	strd	r4, [sp]
    f458:	strd	r6, [sp, #8]
    f45c:	ldr	r0, [r3]
    f460:	bl	9938 <__fprintf_chk@plt>
    f464:	mov	r0, #1
    f468:	bl	9878 <exit@plt>
    f46c:	ldr	r2, [pc, #652]	; f700 <checkfilesize@@Base+0x14fc>
    f470:	mov	r1, #1
    f474:	ldr	r3, [pc, #616]	; f6e4 <checkfilesize@@Base+0x14e0>
    f478:	add	r2, pc, r2
    f47c:	b	f44c <checkfilesize@@Base+0x1248>
    f480:	ldr	r2, [pc, #636]	; f704 <checkfilesize@@Base+0x1500>
    f484:	mov	r3, r6
    f488:	ldr	r0, [pc, #596]	; f6e4 <checkfilesize@@Base+0x14e0>
    f48c:	mov	r1, #1
    f490:	add	r2, pc, r2
    f494:	ldr	ip, [sp, #36]	; 0x24
    f498:	ldr	r0, [ip, r0]
    f49c:	ldr	r0, [r0]
    f4a0:	bl	9938 <__fprintf_chk@plt>
    f4a4:	mov	r0, #1
    f4a8:	bl	9878 <exit@plt>
    f4ac:	ldr	r2, [pc, #596]	; f708 <checkfilesize@@Base+0x1504>
    f4b0:	mov	r3, r6
    f4b4:	ldr	r0, [pc, #552]	; f6e4 <checkfilesize@@Base+0x14e0>
    f4b8:	mov	r1, #1
    f4bc:	add	r2, pc, r2
    f4c0:	b	f494 <checkfilesize@@Base+0x1290>
    f4c4:	ldr	r2, [pc, #576]	; f70c <checkfilesize@@Base+0x1508>
    f4c8:	mov	r3, r6
    f4cc:	ldr	r0, [pc, #528]	; f6e4 <checkfilesize@@Base+0x14e0>
    f4d0:	mov	r1, #1
    f4d4:	add	r2, pc, r2
    f4d8:	b	f494 <checkfilesize@@Base+0x1290>
    f4dc:	ldr	r2, [pc, #556]	; f710 <checkfilesize@@Base+0x150c>
    f4e0:	mov	r3, r6
    f4e4:	ldr	r0, [pc, #504]	; f6e4 <checkfilesize@@Base+0x14e0>
    f4e8:	mov	r1, #1
    f4ec:	add	r2, pc, r2
    f4f0:	b	f494 <checkfilesize@@Base+0x1290>
    f4f4:	ldr	lr, [sp, #36]	; 0x24
    f4f8:	uxtb	r0, r0
    f4fc:	ldr	ip, [pc, #480]	; f6e4 <checkfilesize@@Base+0x14e0>
    f500:	mov	r3, r6
    f504:	ldr	r2, [pc, #520]	; f714 <checkfilesize@@Base+0x1510>
    f508:	mov	r1, #1
    f50c:	ldr	ip, [lr, ip]
    f510:	add	r2, pc, r2
    f514:	str	r0, [sp]
    f518:	ldr	r0, [ip]
    f51c:	bl	9938 <__fprintf_chk@plt>
    f520:	mov	r0, #1
    f524:	bl	9878 <exit@plt>
    f528:	ldr	r2, [pc, #488]	; f718 <checkfilesize@@Base+0x1514>
    f52c:	mov	r3, r6
    f530:	ldr	r0, [pc, #428]	; f6e4 <checkfilesize@@Base+0x14e0>
    f534:	mov	r1, #1
    f538:	add	r2, pc, r2
    f53c:	b	f494 <checkfilesize@@Base+0x1290>
    f540:	ldr	r2, [pc, #468]	; f71c <checkfilesize@@Base+0x1518>
    f544:	mov	r3, r6
    f548:	ldr	r0, [pc, #404]	; f6e4 <checkfilesize@@Base+0x14e0>
    f54c:	mov	r1, #1
    f550:	add	r2, pc, r2
    f554:	b	f494 <checkfilesize@@Base+0x1290>
    f558:	ldr	r2, [pc, #448]	; f720 <checkfilesize@@Base+0x151c>
    f55c:	mov	r3, r6
    f560:	ldr	r0, [pc, #380]	; f6e4 <checkfilesize@@Base+0x14e0>
    f564:	mov	r1, #1
    f568:	add	r2, pc, r2
    f56c:	b	f494 <checkfilesize@@Base+0x1290>
    f570:	ldr	r2, [pc, #428]	; f724 <checkfilesize@@Base+0x1520>
    f574:	mov	r3, r6
    f578:	ldr	r0, [pc, #356]	; f6e4 <checkfilesize@@Base+0x14e0>
    f57c:	mov	r1, #1
    f580:	add	r2, pc, r2
    f584:	b	f494 <checkfilesize@@Base+0x1290>
    f588:	ldr	r2, [pc, #408]	; f728 <checkfilesize@@Base+0x1524>
    f58c:	mov	r3, r6
    f590:	ldr	r0, [pc, #332]	; f6e4 <checkfilesize@@Base+0x14e0>
    f594:	mov	r1, #1
    f598:	add	r2, pc, r2
    f59c:	b	f494 <checkfilesize@@Base+0x1290>
    f5a0:	ldr	r2, [pc, #388]	; f72c <checkfilesize@@Base+0x1528>
    f5a4:	mov	r3, r6
    f5a8:	ldr	r0, [pc, #308]	; f6e4 <checkfilesize@@Base+0x14e0>
    f5ac:	mov	r1, #1
    f5b0:	add	r2, pc, r2
    f5b4:	b	f494 <checkfilesize@@Base+0x1290>
    f5b8:	ldr	r2, [pc, #368]	; f730 <checkfilesize@@Base+0x152c>
    f5bc:	mov	r3, r6
    f5c0:	ldr	r0, [pc, #284]	; f6e4 <checkfilesize@@Base+0x14e0>
    f5c4:	mov	r1, #1
    f5c8:	add	r2, pc, r2
    f5cc:	b	f494 <checkfilesize@@Base+0x1290>
    f5d0:	ldr	r2, [pc, #348]	; f734 <checkfilesize@@Base+0x1530>
    f5d4:	mov	r3, r6
    f5d8:	ldr	r0, [pc, #260]	; f6e4 <checkfilesize@@Base+0x14e0>
    f5dc:	mov	r1, #1
    f5e0:	add	r2, pc, r2
    f5e4:	b	f494 <checkfilesize@@Base+0x1290>
    f5e8:	ldr	r2, [pc, #328]	; f738 <checkfilesize@@Base+0x1534>
    f5ec:	mov	r3, r6
    f5f0:	ldr	r0, [pc, #236]	; f6e4 <checkfilesize@@Base+0x14e0>
    f5f4:	mov	r1, #1
    f5f8:	add	r2, pc, r2
    f5fc:	b	f494 <checkfilesize@@Base+0x1290>
    f600:	ldr	r2, [pc, #308]	; f73c <checkfilesize@@Base+0x1538>
    f604:	mov	r3, r6
    f608:	ldr	r0, [pc, #212]	; f6e4 <checkfilesize@@Base+0x14e0>
    f60c:	mov	r1, #1
    f610:	add	r2, pc, r2
    f614:	b	f494 <checkfilesize@@Base+0x1290>
    f618:	ldr	r2, [pc, #288]	; f740 <checkfilesize@@Base+0x153c>
    f61c:	mov	r3, r6
    f620:	ldr	r0, [pc, #188]	; f6e4 <checkfilesize@@Base+0x14e0>
    f624:	mov	r1, #1
    f628:	add	r2, pc, r2
    f62c:	b	f494 <checkfilesize@@Base+0x1290>
    f630:	ldr	r2, [pc, #268]	; f744 <checkfilesize@@Base+0x1540>
    f634:	mov	r3, r6
    f638:	ldr	r0, [pc, #164]	; f6e4 <checkfilesize@@Base+0x14e0>
    f63c:	mov	r1, #1
    f640:	add	r2, pc, r2
    f644:	b	f494 <checkfilesize@@Base+0x1290>
    f648:	ldr	r2, [pc, #248]	; f748 <checkfilesize@@Base+0x1544>
    f64c:	mov	r3, r6
    f650:	ldr	r0, [pc, #140]	; f6e4 <checkfilesize@@Base+0x14e0>
    f654:	mov	r1, #1
    f658:	add	r2, pc, r2
    f65c:	b	f494 <checkfilesize@@Base+0x1290>
    f660:	ldr	r2, [pc, #228]	; f74c <checkfilesize@@Base+0x1548>
    f664:	mov	r3, r6
    f668:	ldr	r0, [pc, #116]	; f6e4 <checkfilesize@@Base+0x14e0>
    f66c:	mov	r1, #1
    f670:	add	r2, pc, r2
    f674:	b	f494 <checkfilesize@@Base+0x1290>
    f678:	ldr	r2, [pc, #208]	; f750 <checkfilesize@@Base+0x154c>
    f67c:	mov	r3, r6
    f680:	ldr	r0, [pc, #92]	; f6e4 <checkfilesize@@Base+0x14e0>
    f684:	mov	r1, #1
    f688:	add	r2, pc, r2
    f68c:	b	f494 <checkfilesize@@Base+0x1290>
    f690:	ldr	r2, [pc, #188]	; f754 <checkfilesize@@Base+0x1550>
    f694:	mov	r3, r6
    f698:	ldr	r0, [pc, #68]	; f6e4 <checkfilesize@@Base+0x14e0>
    f69c:	mov	r1, #1
    f6a0:	add	r2, pc, r2
    f6a4:	b	f494 <checkfilesize@@Base+0x1290>
    f6a8:	ldr	lr, [sp, #36]	; 0x24
    f6ac:	uxtb	ip, r2
    f6b0:	ldr	r0, [pc, #44]	; f6e4 <checkfilesize@@Base+0x14e0>
    f6b4:	mov	r3, r6
    f6b8:	ldr	r2, [pc, #152]	; f758 <checkfilesize@@Base+0x1554>
    f6bc:	mov	r1, #1
    f6c0:	ldr	r0, [lr, r0]
    f6c4:	add	r2, pc, r2
    f6c8:	str	ip, [sp]
    f6cc:	ldr	r0, [r0]
    f6d0:	bl	9938 <__fprintf_chk@plt>
    f6d4:	mov	r0, #1
    f6d8:	bl	9878 <exit@plt>
    f6dc:	andeq	r0, r1, r0, lsl #13
    f6e0:	andeq	r7, r0, ip, ror #7
    f6e4:	andeq	r0, r0, r8, asr r1
    f6e8:	andeq	r7, r0, r4, lsr #8
    f6ec:	andeq	r7, r0, ip, asr r4
    f6f0:	andeq	r7, r0, r4, asr #8
    f6f4:	andeq	r6, r0, r8, asr #30
    f6f8:	andeq	r7, r0, r4, ror r2
    f6fc:	andeq	r7, r0, ip, asr #4
    f700:	andeq	r7, r0, r4, ror #3
    f704:	andeq	r7, r0, ip, lsr #3
    f708:	ldrdeq	r6, [r0], -r0
    f70c:	andeq	r7, r0, r8, ror r0
    f710:	andeq	r7, r0, r4, lsl r1
    f714:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    f718:	andeq	r6, r0, r4, asr pc
    f71c:	andeq	r7, r0, ip, ror r0
    f720:	strdeq	r6, [r0], -ip
    f724:	andeq	r7, r0, r4, rrx
    f728:	andeq	r7, r0, r4, lsl #1
    f72c:	andeq	r6, r0, r4, lsl pc
    f730:	andeq	r6, r0, r4, asr #29
    f734:	andeq	r6, r0, r4, ror #29
    f738:	muleq	r0, r4, lr
    f73c:	andeq	r6, r0, ip, ror pc
    f740:	andeq	r6, r0, r0, asr pc
    f744:	andeq	r6, r0, r4, lsr #30
    f748:	ldrdeq	r6, [r0], -ip
    f74c:	muleq	r0, r8, lr
    f750:	andeq	r6, r0, r8, asr lr
    f754:			; <UNDEFINED> instruction: 0x00006ab8
    f758:	andeq	r6, r0, r0, ror #27
    f75c:	push	{r4}		; (str r4, [sp, #-4]!)
    f760:	subs	r1, r1, #1
    f764:	ldrb	r4, [r0, #3]
    f768:	ldrb	r2, [r0, #2]
    f76c:	ldrb	r3, [r0, #1]
    f770:	ldrb	ip, [r0]
    f774:	orr	r2, r2, r4, lsl #8
    f778:	orr	r3, ip, r3, lsl #8
    f77c:	orr	r3, r3, r2, lsl #16
    f780:	str	r3, [r0], #4
    f784:	bne	f760 <checkfilesize@@Base+0x155c>
    f788:	pop	{r4}		; (ldr r4, [sp], #4)
    f78c:	bx	lr
    f790:	ldr	r3, [r1]
    f794:	movw	ip, #42104	; 0xa478
    f798:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    f79c:	sub	sp, sp, #48	; 0x30
    f7a0:	ldr	r5, [r0, #8]
    f7a4:	movt	ip, #55146	; 0xd76a
    f7a8:	ldr	r4, [r0, #12]
    f7ac:	movw	r2, #46934	; 0xb756
    f7b0:	str	r3, [sp]
    f7b4:	movt	r2, #59591	; 0xe8c7
    f7b8:	ldr	r6, [r0, #4]
    f7bc:	eor	r3, r4, r5
    f7c0:	ldr	r7, [sp]
    f7c4:	movw	fp, #50730	; 0xc62a
    f7c8:	ldr	r8, [r0]
    f7cc:	and	r3, r3, r6
    f7d0:	add	ip, r7, ip
    f7d4:	eor	r3, r3, r4
    f7d8:	add	ip, ip, r8
    f7dc:	ldr	r9, [r1, #4]
    f7e0:	add	r3, ip, r3
    f7e4:	ldr	ip, [r0, #4]
    f7e8:	eor	r6, r5, r6
    f7ec:	add	r2, r9, r2
    f7f0:	add	r3, ip, r3, ror #25
    f7f4:	ldr	sl, [r1, #8]
    f7f8:	and	r6, r3, r6
    f7fc:	add	r2, r2, r4
    f800:	eor	r6, r6, r5
    f804:	movw	r4, #28891	; 0x70db
    f808:	add	r6, r2, r6
    f80c:	movt	r4, #9248	; 0x2420
    f810:	add	r4, sl, r4
    f814:	ldr	r2, [r1, #12]
    f818:	add	r6, r3, r6, ror #20
    f81c:	add	r4, r4, r5
    f820:	eor	ip, r3, ip
    f824:	ldr	r5, [r0, #4]
    f828:	and	ip, r6, ip
    f82c:	str	r2, [sp, #12]
    f830:	eor	ip, ip, r5
    f834:	ldr	r8, [sp, #12]
    f838:	add	ip, r4, ip
    f83c:	eor	r2, r6, r3
    f840:	movw	r4, #52974	; 0xceee
    f844:	movt	r4, #49597	; 0xc1bd
    f848:	add	ip, r6, ip, ror #15
    f84c:	add	r4, r8, r4
    f850:	and	r2, ip, r2
    f854:	add	r4, r4, r5
    f858:	eor	r2, r2, r3
    f85c:	ldr	r7, [r1, #16]
    f860:	add	r2, r4, r2
    f864:	movw	r5, #4015	; 0xfaf
    f868:	eor	r4, ip, r6
    f86c:	movt	r5, #62844	; 0xf57c
    f870:	add	r2, ip, r2, ror #10
    f874:	add	r5, r7, r5
    f878:	and	r4, r2, r4
    f87c:	add	r3, r5, r3
    f880:	eor	r4, r4, r6
    f884:	str	r9, [sp, #4]
    f888:	add	r3, r3, r4
    f88c:	ldr	r9, [r1, #20]
    f890:	eor	r4, r2, ip
    f894:	movt	fp, #18311	; 0x4787
    f898:	add	r3, r2, r3, ror #25
    f89c:	add	fp, r9, fp
    f8a0:	and	r4, r3, r4
    f8a4:	add	r6, fp, r6
    f8a8:	eor	r4, r4, ip
    f8ac:	str	sl, [sp, #8]
    f8b0:	add	r6, r6, r4
    f8b4:	ldr	sl, [r1, #24]
    f8b8:	eor	r4, r3, r2
    f8bc:	movw	r5, #17939	; 0x4613
    f8c0:	add	r6, r3, r6, ror #20
    f8c4:	movt	r5, #43056	; 0xa830
    f8c8:	str	r7, [sp, #16]
    f8cc:	add	r5, sl, r5
    f8d0:	ldr	r7, [r1, #28]
    f8d4:	and	r4, r6, r4
    f8d8:	eor	r4, r4, r2
    f8dc:	add	ip, r5, ip
    f8e0:	movw	r5, #38145	; 0x9501
    f8e4:	movt	r5, #64838	; 0xfd46
    f8e8:	add	r5, r7, r5
    f8ec:	add	ip, ip, r4
    f8f0:	add	r2, r5, r2
    f8f4:	ldr	r5, [r1, #32]
    f8f8:	add	ip, r6, ip, ror #15
    f8fc:	eor	r4, r6, r3
    f900:	and	r4, ip, r4
    f904:	str	r9, [sp, #20]
    f908:	str	r5, [sp, #28]
    f90c:	eor	r4, r4, r3
    f910:	ldr	r9, [sp, #28]
    f914:	add	r2, r2, r4
    f918:	movw	r5, #39128	; 0x98d8
    f91c:	movt	r5, #27008	; 0x6980
    f920:	add	r2, ip, r2, ror #10
    f924:	eor	r8, ip, r6
    f928:	add	r5, r9, r5
    f92c:	str	sl, [sp, #24]
    f930:	add	r3, r5, r3
    f934:	and	r5, r2, r8
    f938:	eor	r5, r5, r6
    f93c:	ldr	sl, [r1, #36]	; 0x24
    f940:	add	r5, r3, r5
    f944:	ldr	r3, [r1, #40]	; 0x28
    f948:	eor	r4, r2, ip
    f94c:	movw	fp, #63407	; 0xf7af
    f950:	add	r5, r2, r5, ror #25
    f954:	movt	fp, #35652	; 0x8b44
    f958:	add	fp, sl, fp
    f95c:	and	r4, r5, r4
    f960:	str	r3, [sp, #36]	; 0x24
    f964:	eor	r4, r4, ip
    f968:	add	fp, fp, r6
    f96c:	eor	r3, r5, r2
    f970:	add	fp, fp, r4
    f974:	ldr	r4, [sp, #36]	; 0x24
    f978:	ldr	r6, [r1, #44]	; 0x2c
    f97c:	add	fp, r5, fp, ror #20
    f980:	sub	r9, r4, #41984	; 0xa400
    f984:	sub	r9, r9, #79	; 0x4f
    f988:	and	r3, fp, r3
    f98c:	eor	r3, r3, r2
    f990:	add	ip, r9, ip
    f994:	add	r9, ip, r3
    f998:	movw	r4, #55230	; 0xd7be
    f99c:	movt	r4, #35164	; 0x895c
    f9a0:	eor	r3, fp, r5
    f9a4:	add	r9, fp, r9, ror #15
    f9a8:	add	r4, r6, r4
    f9ac:	add	r2, r4, r2
    f9b0:	and	r4, r9, r3
    f9b4:	eor	r4, r4, r5
    f9b8:	str	sl, [sp, #32]
    f9bc:	add	r4, r2, r4
    f9c0:	str	r6, [sp, #40]	; 0x28
    f9c4:	ldr	ip, [r1, #48]	; 0x30
    f9c8:	movw	r3, #4386	; 0x1122
    f9cc:	ldr	r8, [r1, #52]	; 0x34
    f9d0:	movt	r3, #27536	; 0x6b90
    f9d4:	add	r4, r9, r4, ror #10
    f9d8:	eor	r6, r9, fp
    f9dc:	add	r3, ip, r3
    f9e0:	eor	r2, r4, r9
    f9e4:	add	r5, r3, r5
    f9e8:	and	r3, r4, r6
    f9ec:	str	r8, [sp, #44]	; 0x2c
    f9f0:	eor	r3, r3, fp
    f9f4:	ldr	sl, [sp, #44]	; 0x2c
    f9f8:	add	r3, r5, r3
    f9fc:	movw	r8, #29075	; 0x7193
    fa00:	movt	r8, #64920	; 0xfd98
    fa04:	add	r3, r4, r3, ror #25
    fa08:	add	r8, sl, r8
    fa0c:	add	fp, r8, fp
    fa10:	and	r8, r3, r2
    fa14:	eor	r8, r8, r9
    fa18:	ldr	r5, [r1, #56]	; 0x38
    fa1c:	add	r8, fp, r8
    fa20:	movw	r6, #17294	; 0x438e
    fa24:	movt	r6, #42617	; 0xa679
    fa28:	eor	r2, r3, r4
    fa2c:	add	r8, r3, r8, ror #20
    fa30:	add	r6, r5, r6
    fa34:	add	r9, r6, r9
    fa38:	and	r6, r8, r2
    fa3c:	eor	r6, r6, r4
    fa40:	ldr	r1, [r1, #60]	; 0x3c
    fa44:	add	r6, r9, r6
    fa48:	movw	r2, #2081	; 0x821
    fa4c:	movt	r2, #18868	; 0x49b4
    fa50:	eor	r9, r8, r3
    fa54:	add	r6, r8, r6, ror #15
    fa58:	add	r2, r1, r2
    fa5c:	add	r4, r2, r4
    fa60:	and	r2, r6, r9
    fa64:	ldr	r9, [sp, #4]
    fa68:	eor	r2, r2, r3
    fa6c:	movw	sl, #9570	; 0x2562
    fa70:	movt	sl, #63006	; 0xf61e
    fa74:	add	sl, r9, sl
    fa78:	add	r2, r4, r2
    fa7c:	add	r3, sl, r3
    fa80:	ldr	sl, [sp, #24]
    fa84:	add	r2, r6, r2, ror #10
    fa88:	movw	r4, #45888	; 0xb340
    fa8c:	movt	r4, #49216	; 0xc040
    fa90:	movw	fp, #23121	; 0x5a51
    fa94:	add	r4, sl, r4
    fa98:	eor	sl, r2, r6
    fa9c:	and	sl, sl, r8
    faa0:	movt	fp, #9822	; 0x265e
    faa4:	eor	sl, sl, r6
    faa8:	add	r4, r4, r8
    faac:	add	sl, r3, sl
    fab0:	ldr	r3, [sp, #40]	; 0x28
    fab4:	ldr	r9, [sp]
    fab8:	movw	r8, #51114	; 0xc7aa
    fabc:	add	sl, r2, sl, ror #27
    fac0:	add	fp, r3, fp
    fac4:	eor	r3, sl, r2
    fac8:	movt	r8, #59830	; 0xe9b6
    facc:	and	r3, r3, r6
    fad0:	add	r8, r9, r8
    fad4:	eor	r3, r3, r2
    fad8:	add	fp, fp, r6
    fadc:	add	r3, r4, r3
    fae0:	ldr	r4, [sp, #20]
    fae4:	add	r8, r8, r2
    fae8:	movw	r6, #4189	; 0x105d
    faec:	add	r3, sl, r3, ror #23
    faf0:	movt	r6, #54831	; 0xd62f
    faf4:	eor	r9, r3, sl
    faf8:	add	r6, r4, r6
    fafc:	and	r9, r9, r2
    fb00:	ldr	r2, [sp, #36]	; 0x24
    fb04:	eor	r9, r9, sl
    fb08:	movw	r4, #5203	; 0x1453
    fb0c:	add	r9, fp, r9
    fb10:	movt	r4, #580	; 0x244
    fb14:	add	r4, r2, r4
    fb18:	add	r6, r6, sl
    fb1c:	add	r9, r3, r9, ror #18
    fb20:	add	r2, r4, r3
    fb24:	eor	r4, r9, r3
    fb28:	movw	fp, #59009	; 0xe681
    fb2c:	and	r4, r4, sl
    fb30:	movt	fp, #55457	; 0xd8a1
    fb34:	eor	r4, r4, r3
    fb38:	add	fp, r1, fp
    fb3c:	add	r4, r8, r4
    fb40:	add	fp, fp, r9
    fb44:	movw	sl, #64456	; 0xfbc8
    fb48:	movt	sl, #59347	; 0xe7d3
    fb4c:	add	r4, r9, r4, ror #12
    fb50:	eor	r8, r4, r9
    fb54:	and	r8, r8, r3
    fb58:	ldr	r3, [sp, #16]
    fb5c:	eor	r8, r8, r9
    fb60:	add	r8, r6, r8
    fb64:	add	sl, r3, sl
    fb68:	movw	r3, #52710	; 0xcde6
    fb6c:	movt	r3, #8673	; 0x21e1
    fb70:	add	r8, r4, r8, ror #27
    fb74:	add	sl, sl, r4
    fb78:	eor	r6, r8, r4
    fb7c:	and	r6, r6, r9
    fb80:	ldr	r9, [sp, #32]
    fb84:	eor	r6, r6, r4
    fb88:	add	r6, r2, r6
    fb8c:	add	r3, r9, r3
    fb90:	add	r9, r3, r8
    fb94:	movw	r3, #2006	; 0x7d6
    fb98:	add	r6, r8, r6, ror #23
    fb9c:	movt	r3, #49975	; 0xc337
    fba0:	eor	r2, r6, r8
    fba4:	add	r3, r5, r3
    fba8:	and	r2, r2, r4
    fbac:	add	r4, r3, r6
    fbb0:	eor	r2, r2, r8
    fbb4:	add	r2, fp, r2
    fbb8:	movw	fp, #3463	; 0xd87
    fbbc:	movt	fp, #62677	; 0xf4d5
    fbc0:	add	r2, r6, r2, ror #18
    fbc4:	eor	r3, r2, r6
    fbc8:	and	r3, r3, r8
    fbcc:	movw	r8, #5357	; 0x14ed
    fbd0:	eor	r3, r3, r6
    fbd4:	movt	r8, #17754	; 0x455a
    fbd8:	add	r3, sl, r3
    fbdc:	ldr	sl, [sp, #12]
    fbe0:	add	r3, r2, r3, ror #12
    fbe4:	add	fp, sl, fp
    fbe8:	eor	sl, r3, r2
    fbec:	add	fp, fp, r2
    fbf0:	and	sl, sl, r6
    fbf4:	ldr	r6, [sp, #28]
    fbf8:	eor	sl, sl, r2
    fbfc:	add	sl, r9, sl
    fc00:	add	r8, r6, r8
    fc04:	add	r8, r8, r3
    fc08:	movw	r6, #59653	; 0xe905
    fc0c:	add	sl, r3, sl, ror #27
    fc10:	movt	r6, #43491	; 0xa9e3
    fc14:	eor	r9, sl, r3
    fc18:	and	r9, r9, r2
    fc1c:	ldr	r2, [sp, #44]	; 0x2c
    fc20:	eor	r9, r9, r3
    fc24:	add	r9, r4, r9
    fc28:	add	r6, r2, r6
    fc2c:	movw	r2, #41976	; 0xa3f8
    fc30:	movt	r2, #64751	; 0xfcef
    fc34:	add	r9, sl, r9, ror #23
    fc38:	add	r6, r6, sl
    fc3c:	eor	r4, r9, sl
    fc40:	and	r4, r4, r3
    fc44:	ldr	r3, [sp, #8]
    fc48:	eor	r4, r4, sl
    fc4c:	add	r4, fp, r4
    fc50:	add	r2, r3, r2
    fc54:	add	r2, r2, r9
    fc58:	movw	fp, #729	; 0x2d9
    fc5c:	add	r4, r9, r4, ror #18
    fc60:	movt	fp, #26479	; 0x676f
    fc64:	eor	r3, r4, r9
    fc68:	add	fp, r7, fp
    fc6c:	and	sl, r3, sl
    fc70:	add	fp, fp, r4
    fc74:	eor	sl, sl, r9
    fc78:	add	r8, r8, sl
    fc7c:	movw	sl, #14658	; 0x3942
    fc80:	movt	sl, #65530	; 0xfffa
    fc84:	add	r8, r4, r8, ror #12
    fc88:	eor	r3, r8, r4
    fc8c:	and	r9, r3, r9
    fc90:	movw	r3, #19594	; 0x4c8a
    fc94:	eor	r9, r9, r4
    fc98:	movt	r3, #36138	; 0x8d2a
    fc9c:	add	r6, r6, r9
    fca0:	add	r3, ip, r3
    fca4:	add	r9, r3, r8
    fca8:	add	r6, r8, r6, ror #27
    fcac:	eor	r3, r6, r8
    fcb0:	and	r3, r3, r4
    fcb4:	ldr	r4, [sp, #20]
    fcb8:	eor	r3, r3, r8
    fcbc:	add	r3, r2, r3
    fcc0:	add	sl, r4, sl
    fcc4:	movw	r4, #63105	; 0xf681
    fcc8:	movt	r4, #34673	; 0x8771
    fccc:	add	r3, r6, r3, ror #23
    fcd0:	add	sl, sl, r6
    fcd4:	eor	r2, r3, r6
    fcd8:	and	r2, r2, r8
    fcdc:	ldr	r8, [sp, #28]
    fce0:	eor	r2, r2, r6
    fce4:	add	r2, fp, r2
    fce8:	add	r4, r8, r4
    fcec:	add	r8, r4, r3
    fcf0:	movw	fp, #53305	; 0xd039
    fcf4:	add	r2, r3, r2, ror #18
    fcf8:	movt	fp, #55764	; 0xd9d4
    fcfc:	eor	r4, r2, r3
    fd00:	and	r6, r4, r6
    fd04:	eor	r3, r6, r3
    fd08:	movw	r6, #24866	; 0x6122
    fd0c:	add	r3, r9, r3
    fd10:	ldr	r9, [sp, #40]	; 0x28
    fd14:	movt	r6, #28061	; 0x6d9d
    fd18:	add	r3, r2, r3, ror #12
    fd1c:	add	r6, r9, r6
    fd20:	eor	r4, r3, r4
    fd24:	add	r6, r6, r2
    fd28:	add	r4, sl, r4
    fd2c:	eor	r2, r3, r2
    fd30:	movw	r9, #14348	; 0x380c
    fd34:	movt	r9, #64997	; 0xfde5
    fd38:	add	r4, r3, r4, ror #28
    fd3c:	add	r9, r5, r9
    fd40:	eor	r2, r2, r4
    fd44:	add	r9, r9, r3
    fd48:	add	r2, r8, r2
    fd4c:	eor	r3, r4, r3
    fd50:	ldr	r8, [sp, #4]
    fd54:	movw	sl, #59972	; 0xea44
    fd58:	add	r2, r4, r2, ror #21
    fd5c:	movt	sl, #42174	; 0xa4be
    fd60:	eor	r3, r3, r2
    fd64:	add	sl, r8, sl
    fd68:	add	r3, r6, r3
    fd6c:	add	sl, sl, r4
    fd70:	eor	r4, r2, r4
    fd74:	ldr	r6, [sp, #16]
    fd78:	add	r3, r2, r3, ror #16
    fd7c:	movw	r8, #53161	; 0xcfa9
    fd80:	eor	r4, r4, r3
    fd84:	movt	r8, #19422	; 0x4bde
    fd88:	add	r4, r9, r4
    fd8c:	add	r8, r6, r8
    fd90:	add	r8, r8, r2
    fd94:	eor	r2, r3, r2
    fd98:	add	r4, r3, r4, ror #9
    fd9c:	movw	r6, #19296	; 0x4b60
    fda0:	eor	r2, r2, r4
    fda4:	movt	r6, #63163	; 0xf6bb
    fda8:	add	r2, sl, r2
    fdac:	add	r6, r7, r6
    fdb0:	add	r6, r6, r3
    fdb4:	eor	r3, r4, r3
    fdb8:	add	r2, r4, r2, ror #28
    fdbc:	ldr	sl, [sp, #36]	; 0x24
    fdc0:	eor	r3, r3, r2
    fdc4:	movw	r9, #48240	; 0xbc70
    fdc8:	add	r3, r8, r3
    fdcc:	movt	r9, #48831	; 0xbebf
    fdd0:	add	r9, sl, r9
    fdd4:	ldr	r8, [sp, #44]	; 0x2c
    fdd8:	add	r3, r2, r3, ror #21
    fddc:	add	r9, r9, r4
    fde0:	eor	r4, r2, r4
    fde4:	movw	sl, #32454	; 0x7ec6
    fde8:	eor	r4, r4, r3
    fdec:	movt	sl, #10395	; 0x289b
    fdf0:	add	r6, r6, r4
    fdf4:	add	sl, r8, sl
    fdf8:	add	sl, sl, r2
    fdfc:	eor	r2, r3, r2
    fe00:	add	r6, r3, r6, ror #16
    fe04:	ldr	r4, [sp]
    fe08:	eor	r2, r2, r6
    fe0c:	movw	r8, #10234	; 0x27fa
    fe10:	add	r2, r9, r2
    fe14:	movt	r8, #60065	; 0xeaa1
    fe18:	add	r8, r4, r8
    fe1c:	ldr	r9, [sp, #12]
    fe20:	add	r2, r6, r2, ror #9
    fe24:	add	r8, r8, r3
    fe28:	eor	r3, r6, r3
    fe2c:	movw	r4, #12421	; 0x3085
    fe30:	eor	r3, r3, r2
    fe34:	movt	r4, #54511	; 0xd4ef
    fe38:	add	r3, sl, r3
    fe3c:	add	r4, r9, r4
    fe40:	add	r4, r4, r6
    fe44:	eor	r6, r2, r6
    fe48:	add	r3, r2, r3, ror #28
    fe4c:	ldr	sl, [sp, #24]
    fe50:	eor	r6, r6, r3
    fe54:	movw	r9, #7429	; 0x1d05
    fe58:	add	r8, r8, r6
    fe5c:	movt	r9, #1160	; 0x488
    fe60:	add	r9, sl, r9
    fe64:	ldr	r6, [sp, #32]
    fe68:	add	r8, r3, r8, ror #21
    fe6c:	add	r9, r9, r2
    fe70:	eor	r2, r3, r2
    fe74:	add	fp, r6, fp
    fe78:	eor	r2, r2, r8
    fe7c:	add	fp, fp, r3
    fe80:	add	r2, r4, r2
    fe84:	eor	r3, r8, r3
    fe88:	movw	r6, #39397	; 0x99e5
    fe8c:	movt	r6, #59099	; 0xe6db
    fe90:	add	r2, r8, r2, ror #16
    fe94:	add	r6, ip, r6
    fe98:	eor	r3, r3, r2
    fe9c:	add	r6, r6, r8
    fea0:	add	r3, r9, r3
    fea4:	eor	r8, r2, r8
    fea8:	movw	r4, #31992	; 0x7cf8
    feac:	movt	r4, #8098	; 0x1fa2
    feb0:	add	r3, r2, r3, ror #9
    feb4:	add	r4, r1, r4
    feb8:	eor	r8, r8, r3
    febc:	add	r4, r4, r2
    fec0:	add	fp, fp, r8
    fec4:	eor	r2, r3, r2
    fec8:	ldr	r8, [sp, #8]
    fecc:	movw	sl, #22117	; 0x5665
    fed0:	add	fp, r3, fp, ror #28
    fed4:	movt	sl, #50348	; 0xc4ac
    fed8:	eor	r2, r2, fp
    fedc:	add	sl, r8, sl
    fee0:	add	r2, r6, r2
    fee4:	add	sl, sl, r3
    fee8:	eor	r3, fp, r3
    feec:	ldr	r9, [sp]
    fef0:	add	r2, fp, r2, ror #21
    fef4:	movw	r8, #8772	; 0x2244
    fef8:	eor	r3, r3, r2
    fefc:	movt	r8, #62505	; 0xf429
    ff00:	add	r3, r4, r3
    ff04:	add	r8, r9, r8
    ff08:	add	r8, r8, fp
    ff0c:	eor	fp, r2, fp
    ff10:	add	r3, r2, r3, ror #16
    ff14:	mvn	r9, r2
    ff18:	eor	fp, fp, r3
    ff1c:	movw	r4, #9127	; 0x23a7
    ff20:	add	sl, sl, fp
    ff24:	movt	r4, #43924	; 0xab94
    ff28:	add	r4, r5, r4
    ff2c:	movw	r6, #65431	; 0xff97
    ff30:	add	sl, r3, sl, ror #9
    ff34:	movt	r6, #17194	; 0x432a
    ff38:	orr	r9, sl, r9
    ff3c:	add	r6, r7, r6
    ff40:	eor	r9, r9, r3
    ff44:	mvn	r7, r3
    ff48:	add	r9, r8, r9
    ff4c:	add	r4, r4, r3
    ff50:	ldr	r3, [sp, #20]
    ff54:	add	r2, r6, r2
    ff58:	add	r9, sl, r9, ror #26
    ff5c:	movw	r6, #41017	; 0xa039
    ff60:	movt	r6, #64659	; 0xfc93
    ff64:	orr	r7, r9, r7
    ff68:	add	r6, r3, r6
    ff6c:	mvn	r5, sl
    ff70:	add	r6, r6, sl
    ff74:	eor	sl, r7, sl
    ff78:	add	r2, r2, sl
    ff7c:	movw	fp, #22979	; 0x59c3
    ff80:	movt	fp, #25947	; 0x655b
    ff84:	mvn	r3, r9
    ff88:	add	r2, r9, r2, ror #22
    ff8c:	add	fp, ip, fp
    ff90:	orr	r5, r2, r5
    ff94:	add	fp, fp, r9
    ff98:	eor	r9, r5, r9
    ff9c:	ldr	r7, [sp, #12]
    ffa0:	add	r4, r4, r9
    ffa4:	movw	ip, #52370	; 0xcc92
    ffa8:	movt	ip, #36620	; 0x8f0c
    ffac:	mvn	r8, r2
    ffb0:	add	r4, r2, r4, ror #17
    ffb4:	add	ip, r7, ip
    ffb8:	orr	r3, r4, r3
    ffbc:	add	ip, ip, r2
    ffc0:	eor	r2, r3, r2
    ffc4:	ldr	r9, [sp, #36]	; 0x24
    ffc8:	add	r6, r6, r2
    ffcc:	movw	r7, #62589	; 0xf47d
    ffd0:	movt	r7, #65519	; 0xffef
    ffd4:	movw	r5, #32335	; 0x7e4f
    ffd8:	add	r6, r4, r6, ror #11
    ffdc:	add	r7, r9, r7
    ffe0:	orr	r8, r6, r8
    ffe4:	add	r7, r7, r4
    ffe8:	mvn	r9, r4
    ffec:	eor	r4, r8, r4
    fff0:	add	r4, fp, r4
    fff4:	ldr	r8, [sp, #28]
    fff8:	movt	r5, #28584	; 0x6fa8
    fffc:	mvn	r3, r6
   10000:	add	r4, r6, r4, ror #26
   10004:	add	r5, r8, r5
   10008:	orr	r9, r4, r9
   1000c:	add	r5, r5, r4
   10010:	eor	r9, r9, r6
   10014:	mvn	r8, r4
   10018:	add	ip, ip, r9
   1001c:	ldr	r2, [sp, #4]
   10020:	movw	sl, #24017	; 0x5dd1
   10024:	movt	sl, #34180	; 0x8584
   10028:	add	ip, r4, ip, ror #22
   1002c:	add	sl, r2, sl
   10030:	orr	r3, ip, r3
   10034:	add	sl, sl, r6
   10038:	eor	r4, r3, r4
   1003c:	ldr	r9, [sp, #24]
   10040:	add	r7, r7, r4
   10044:	movw	r2, #59104	; 0xe6e0
   10048:	movt	r2, #65068	; 0xfe2c
   1004c:	ldr	r3, [sp, #44]	; 0x2c
   10050:	add	r7, ip, r7, ror #17
   10054:	add	r2, r1, r2
   10058:	orr	r8, r7, r8
   1005c:	movw	r1, #17172	; 0x4314
   10060:	eor	r8, r8, ip
   10064:	movt	r1, #41729	; 0xa301
   10068:	add	sl, sl, r8
   1006c:	add	r1, r9, r1
   10070:	mvn	r9, ip
   10074:	movw	fp, #4513	; 0x11a1
   10078:	add	sl, r7, sl, ror #11
   1007c:	movt	fp, #19976	; 0x4e08
   10080:	orr	r9, sl, r9
   10084:	add	fp, r3, fp
   10088:	eor	r9, r9, r7
   1008c:	mvn	r3, r7
   10090:	add	r5, r5, r9
   10094:	add	r2, r2, ip
   10098:	ldr	r4, [sp, #16]
   1009c:	add	r1, r1, r7
   100a0:	add	r5, sl, r5, ror #26
   100a4:	ldr	r7, [sp, #40]	; 0x28
   100a8:	orr	r3, r5, r3
   100ac:	movw	r6, #32386	; 0x7e82
   100b0:	eor	r3, r3, sl
   100b4:	movt	r6, #63315	; 0xf753
   100b8:	add	r2, r2, r3
   100bc:	add	r6, r4, r6
   100c0:	mvn	ip, sl
   100c4:	movw	r4, #62005	; 0xf235
   100c8:	add	r2, r5, r2, ror #22
   100cc:	movt	r4, #48442	; 0xbd3a
   100d0:	orr	ip, r2, ip
   100d4:	add	r4, r7, r4
   100d8:	add	r6, r6, r5
   100dc:	mvn	r7, r5
   100e0:	eor	r5, ip, r5
   100e4:	add	fp, fp, sl
   100e8:	add	r5, r1, r5
   100ec:	mvn	r3, r2
   100f0:	ldr	r9, [sp, #8]
   100f4:	movw	r8, #53947	; 0xd2bb
   100f8:	add	r5, r2, r5, ror #17
   100fc:	ldr	sl, [sp, #32]
   10100:	orr	r7, r5, r7
   10104:	movt	r8, #10967	; 0x2ad7
   10108:	eor	r7, r7, r2
   1010c:	add	r8, r9, r8
   10110:	add	r7, fp, r7
   10114:	movw	r9, #54161	; 0xd391
   10118:	movt	r9, #60294	; 0xeb86
   1011c:	mvn	ip, r5
   10120:	add	r7, r5, r7, ror #11
   10124:	add	r9, sl, r9
   10128:	orr	r3, r7, r3
   1012c:	add	r4, r4, r2
   10130:	eor	r3, r3, r5
   10134:	add	r9, r9, r7
   10138:	add	r6, r6, r3
   1013c:	mvn	sl, r7
   10140:	ldr	r1, [r0]
   10144:	add	r8, r8, r5
   10148:	add	r6, r7, r6, ror #26
   1014c:	orr	ip, r6, ip
   10150:	add	r3, r6, r1
   10154:	eor	r7, ip, r7
   10158:	mvn	r2, r6
   1015c:	add	r4, r4, r7
   10160:	str	r3, [r0]
   10164:	ldr	r5, [r0, #12]
   10168:	add	r4, r6, r4, ror #22
   1016c:	ldr	r7, [r0, #8]
   10170:	orr	sl, r4, sl
   10174:	add	r3, r4, r5
   10178:	eor	r6, sl, r6
   1017c:	str	r3, [r0, #12]
   10180:	add	r8, r8, r6
   10184:	ldr	r6, [r0, #4]
   10188:	add	r8, r4, r8, ror #17
   1018c:	orr	r2, r8, r2
   10190:	add	r3, r8, r6
   10194:	eor	r4, r2, r4
   10198:	add	r8, r8, r7
   1019c:	add	r9, r9, r4
   101a0:	str	r8, [r0, #8]
   101a4:	add	r9, r3, r9, ror #11
   101a8:	str	r9, [r0, #4]
   101ac:	add	sp, sp, #48	; 0x30
   101b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   101b4:	bx	lr
   101b8:	ldr	r1, [pc, #80]	; 10210 <checkfilesize@@Base+0x200c>
   101bc:	movw	r3, #8961	; 0x2301
   101c0:	movt	r3, #26437	; 0x6745
   101c4:	str	r3, [r0]
   101c8:	add	r1, pc, r1
   101cc:	movw	r2, #43913	; 0xab89
   101d0:	movw	r3, #56574	; 0xdcfe
   101d4:	movt	r2, #61389	; 0xefcd
   101d8:	ldrb	r1, [r1]
   101dc:	movt	r3, #39098	; 0x98ba
   101e0:	str	r2, [r0, #4]
   101e4:	movw	r2, #21622	; 0x5476
   101e8:	cmp	r1, #68	; 0x44
   101ec:	str	r3, [r0, #8]
   101f0:	movt	r2, #4146	; 0x1032
   101f4:	mov	r3, #0
   101f8:	str	r2, [r0, #12]
   101fc:	str	r3, [r0, #16]
   10200:	str	r3, [r0, #20]
   10204:	moveq	r3, #1
   10208:	str	r3, [r0, #88]	; 0x58
   1020c:	bx	lr
   10210:	andeq	pc, r0, r4, lsr #2

00010214 <rpmMD5Update@@Base>:
   10214:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   10218:	mov	r8, r2
   1021c:	ldr	r3, [r0, #16]
   10220:	mov	r7, r0
   10224:	mov	r9, r1
   10228:	add	r2, r3, r2, lsl #3
   1022c:	str	r2, [r0, #16]
   10230:	cmp	r3, r2
   10234:	ldr	r2, [r0, #20]
   10238:	ubfx	r3, r3, #3, #6
   1023c:	addhi	r2, r2, #1
   10240:	cmp	r3, #0
   10244:	add	r2, r2, r8, lsr #29
   10248:	addeq	r6, r0, #24
   1024c:	str	r2, [r0, #20]
   10250:	beq	10294 <rpmMD5Update@@Base+0x80>
   10254:	rsb	r4, r3, #64	; 0x40
   10258:	add	r3, r3, #24
   1025c:	cmp	r8, r4
   10260:	add	r0, r0, r3
   10264:	bcc	1032c <rpmMD5Update@@Base+0x118>
   10268:	mov	r2, r4
   1026c:	add	r6, r7, #24
   10270:	bl	9704 <memcpy@plt>
   10274:	ldr	r3, [r7, #88]	; 0x58
   10278:	cmp	r3, #0
   1027c:	bne	10338 <rpmMD5Update@@Base+0x124>
   10280:	mov	r0, r7
   10284:	mov	r1, r6
   10288:	bl	f790 <checkfilesize@@Base+0x158c>
   1028c:	add	r9, r9, r4
   10290:	rsb	r8, r4, r8
   10294:	cmp	r8, #63	; 0x3f
   10298:	bls	10324 <rpmMD5Update@@Base+0x110>
   1029c:	mov	r4, r8
   102a0:	mov	r3, r9
   102a4:	add	r5, r3, #64	; 0x40
   102a8:	mov	ip, r6
   102ac:	ldr	lr, [r3]
   102b0:	add	r3, r3, #16
   102b4:	ldr	r0, [r3, #-12]
   102b8:	add	ip, ip, #16
   102bc:	ldr	r1, [r3, #-8]
   102c0:	ldr	r2, [r3, #-4]
   102c4:	cmp	r3, r5
   102c8:	str	lr, [ip, #-16]
   102cc:	str	r0, [ip, #-12]
   102d0:	str	r1, [ip, #-8]
   102d4:	str	r2, [ip, #-4]
   102d8:	bne	102ac <rpmMD5Update@@Base+0x98>
   102dc:	ldr	r3, [r7, #88]	; 0x58
   102e0:	cmp	r3, #0
   102e4:	beq	102f4 <rpmMD5Update@@Base+0xe0>
   102e8:	mov	r0, r6
   102ec:	mov	r1, #16
   102f0:	bl	f75c <checkfilesize@@Base+0x1558>
   102f4:	sub	r4, r4, #64	; 0x40
   102f8:	mov	r0, r7
   102fc:	mov	r1, r6
   10300:	bl	f790 <checkfilesize@@Base+0x158c>
   10304:	cmp	r4, #63	; 0x3f
   10308:	mov	r3, r5
   1030c:	bhi	102a4 <rpmMD5Update@@Base+0x90>
   10310:	sub	r3, r8, #64	; 0x40
   10314:	and	r8, r8, #63	; 0x3f
   10318:	bic	r3, r3, #63	; 0x3f
   1031c:	add	r3, r3, #64	; 0x40
   10320:	add	r9, r9, r3
   10324:	mov	r0, r6
   10328:	mov	r1, r9
   1032c:	mov	r2, r8
   10330:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   10334:	b	9704 <memcpy@plt>
   10338:	mov	r1, #16
   1033c:	mov	r0, r6
   10340:	bl	f75c <checkfilesize@@Base+0x1558>
   10344:	b	10280 <rpmMD5Update@@Base+0x6c>
   10348:	ldr	r3, [r1, #16]
   1034c:	mvn	ip, #127	; 0x7f
   10350:	push	{r4, r5, r6, lr}
   10354:	ubfx	r3, r3, #3, #6
   10358:	rsb	r2, r3, #63	; 0x3f
   1035c:	mov	r4, r1
   10360:	cmp	r2, #7
   10364:	add	r1, r1, r3
   10368:	mov	r5, r0
   1036c:	add	r0, r1, #25
   10370:	strb	ip, [r1, #24]
   10374:	bhi	1042c <rpmMD5Update@@Base+0x218>
   10378:	mov	r1, #0
   1037c:	add	r6, r4, #24
   10380:	bl	98e4 <memset@plt>
   10384:	ldr	r3, [r4, #88]	; 0x58
   10388:	cmp	r3, #0
   1038c:	bne	10458 <rpmMD5Update@@Base+0x244>
   10390:	mov	r0, r4
   10394:	mov	r1, r6
   10398:	bl	f790 <checkfilesize@@Base+0x158c>
   1039c:	mov	r0, r6
   103a0:	mov	r1, #0
   103a4:	mov	r2, #56	; 0x38
   103a8:	bl	98e4 <memset@plt>
   103ac:	ldr	r3, [r4, #88]	; 0x58
   103b0:	cmp	r3, #0
   103b4:	bne	10448 <rpmMD5Update@@Base+0x234>
   103b8:	ldr	r3, [r4, #20]
   103bc:	mov	r1, r6
   103c0:	ldr	r2, [r4, #16]
   103c4:	mov	r0, r4
   103c8:	str	r3, [r4, #84]	; 0x54
   103cc:	str	r2, [r4, #80]	; 0x50
   103d0:	bl	f790 <checkfilesize@@Base+0x158c>
   103d4:	ldr	r3, [r4, #88]	; 0x58
   103d8:	cmp	r3, #0
   103dc:	beq	103ec <rpmMD5Update@@Base+0x1d8>
   103e0:	mov	r0, r4
   103e4:	mov	r1, #4
   103e8:	bl	f75c <checkfilesize@@Base+0x1558>
   103ec:	ldr	r6, [r4]
   103f0:	mov	r3, r4
   103f4:	ldr	ip, [r4, #4]
   103f8:	mov	r2, #0
   103fc:	ldr	r0, [r4, #8]
   10400:	ldr	r1, [r4, #12]
   10404:	str	r6, [r5]
   10408:	str	ip, [r5, #4]
   1040c:	str	r0, [r5, #8]
   10410:	str	r1, [r5, #12]
   10414:	strb	r2, [r3], #1
   10418:	add	r3, r3, #1
   1041c:	strb	r2, [r4, #1]
   10420:	strb	r2, [r3], #1
   10424:	strb	r2, [r3]
   10428:	pop	{r4, r5, r6, pc}
   1042c:	rsb	r2, r3, #55	; 0x37
   10430:	mov	r1, #0
   10434:	bl	98e4 <memset@plt>
   10438:	ldr	r3, [r4, #88]	; 0x58
   1043c:	add	r6, r4, #24
   10440:	cmp	r3, #0
   10444:	beq	103b8 <rpmMD5Update@@Base+0x1a4>
   10448:	mov	r0, r6
   1044c:	mov	r1, #14
   10450:	bl	f75c <checkfilesize@@Base+0x1558>
   10454:	b	103b8 <rpmMD5Update@@Base+0x1a4>
   10458:	mov	r1, #16
   1045c:	mov	r0, r6
   10460:	bl	f75c <checkfilesize@@Base+0x1558>
   10464:	b	10390 <rpmMD5Update@@Base+0x17c>
   10468:	ldr	ip, [pc, #96]	; 104d0 <rpmMD5Update@@Base+0x2bc>
   1046c:	mov	r3, r1
   10470:	push	{r4, r5, r6, lr}
   10474:	add	ip, pc, ip
   10478:	ldr	r4, [pc, #84]	; 104d4 <rpmMD5Update@@Base+0x2c0>
   1047c:	sub	sp, sp, #8
   10480:	lsr	lr, r3, #8
   10484:	lsr	r6, r3, #24
   10488:	lsr	r5, r3, #16
   1048c:	mov	r2, #4
   10490:	ldr	r4, [ip, r4]
   10494:	mov	r1, sp
   10498:	strb	r3, [sp, #3]
   1049c:	strb	r6, [sp]
   104a0:	ldr	r3, [r4]
   104a4:	strb	r5, [sp, #1]
   104a8:	strb	lr, [sp, #2]
   104ac:	str	r3, [sp, #4]
   104b0:	bl	10214 <rpmMD5Update@@Base>
   104b4:	ldr	r2, [sp, #4]
   104b8:	ldr	r3, [r4]
   104bc:	cmp	r2, r3
   104c0:	bne	104cc <rpmMD5Update@@Base+0x2b8>
   104c4:	add	sp, sp, #8
   104c8:	pop	{r4, r5, r6, pc}
   104cc:	bl	974c <__stack_chk_fail@plt>
   104d0:	andeq	lr, r0, r0, lsr #25
   104d4:	andeq	r0, r0, r0, asr #2
   104d8:	ldr	r3, [pc, #128]	; 10560 <rpmMD5Update@@Base+0x34c>
   104dc:	add	ip, r1, #3
   104e0:	ldr	r2, [pc, #124]	; 10564 <rpmMD5Update@@Base+0x350>
   104e4:	cmp	r1, #0
   104e8:	add	r3, pc, r3
   104ec:	push	{r4, lr}
   104f0:	movlt	r1, ip
   104f4:	ldr	r4, [r3, r2]
   104f8:	asr	ip, r1, #2
   104fc:	sub	sp, sp, #8
   10500:	cmp	ip, #0
   10504:	ldr	r3, [r4]
   10508:	str	r3, [sp, #4]
   1050c:	ble	10544 <rpmMD5Update@@Base+0x330>
   10510:	sub	r0, r0, #4
   10514:	add	ip, r0, ip, lsl #2
   10518:	ldr	r3, [r0, #4]!
   1051c:	cmp	r0, ip
   10520:	ubfx	r2, r3, #16, #8
   10524:	lsr	r1, r3, #24
   10528:	str	r3, [sp]
   1052c:	strb	r3, [r0, #3]
   10530:	ubfx	r3, r3, #8, #8
   10534:	strb	r1, [r0]
   10538:	strb	r2, [r0, #1]
   1053c:	strb	r3, [r0, #2]
   10540:	bne	10518 <rpmMD5Update@@Base+0x304>
   10544:	ldr	r2, [sp, #4]
   10548:	ldr	r3, [r4]
   1054c:	cmp	r2, r3
   10550:	bne	1055c <rpmMD5Update@@Base+0x348>
   10554:	add	sp, sp, #8
   10558:	pop	{r4, pc}
   1055c:	bl	974c <__stack_chk_fail@plt>
   10560:	andeq	lr, r0, ip, lsr #24
   10564:	andeq	r0, r0, r0, asr #2
   10568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1056c:	sub	sp, sp, #316	; 0x13c
   10570:	ldr	r8, [r0, #4]
   10574:	add	r6, sp, #52	; 0x34
   10578:	ldr	r3, [pc, #556]	; 107ac <rpmMD5Update@@Base+0x598>
   1057c:	add	ip, r0, #40	; 0x28
   10580:	ldr	r7, [r0]
   10584:	mov	r5, r6
   10588:	str	r8, [sp, #16]
   1058c:	add	r3, pc, r3
   10590:	ldr	r8, [r0, #8]
   10594:	ldr	r2, [pc, #532]	; 107b0 <rpmMD5Update@@Base+0x59c>
   10598:	str	r7, [sp, #12]
   1059c:	add	r7, r0, #104	; 0x68
   105a0:	str	r0, [sp, #8]
   105a4:	ldr	r2, [r3, r2]
   105a8:	str	r8, [sp, #20]
   105ac:	ldr	r8, [r0, #12]
   105b0:	ldr	r3, [r2]
   105b4:	str	r2, [sp, #44]	; 0x2c
   105b8:	str	r8, [sp, #24]
   105bc:	ldr	r8, [r0, #16]
   105c0:	str	r3, [sp, #308]	; 0x134
   105c4:	str	r8, [sp, #28]
   105c8:	ldr	r8, [r0, #20]
   105cc:	str	r8, [sp, #32]
   105d0:	ldr	r8, [r0, #24]
   105d4:	str	r8, [sp, #36]	; 0x24
   105d8:	ldr	r8, [r0, #28]
   105dc:	str	r8, [sp, #40]	; 0x28
   105e0:	ldr	r0, [ip]
   105e4:	add	ip, ip, #16
   105e8:	ldr	r1, [ip, #-12]
   105ec:	mov	r4, r5
   105f0:	ldr	r2, [ip, #-8]
   105f4:	add	r5, r5, #16
   105f8:	ldr	r3, [ip, #-4]
   105fc:	cmp	ip, r7
   10600:	stmia	r4!, {r0, r1, r2, r3}
   10604:	bne	105e0 <rpmMD5Update@@Base+0x3cc>
   10608:	mov	r3, r6
   1060c:	mov	r2, #0
   10610:	ldr	r0, [r3, #56]	; 0x38
   10614:	add	r3, r3, #4
   10618:	ldr	r1, [r3]
   1061c:	ldr	ip, [r6, r2]
   10620:	add	r2, r2, #4
   10624:	ldr	r4, [r3, #32]
   10628:	ror	r5, r0, #17
   1062c:	eor	r5, r5, r0, ror #19
   10630:	cmp	r2, #192	; 0xc0
   10634:	add	r4, r4, ip
   10638:	ror	ip, r1, #7
   1063c:	eor	r0, r5, r0, lsr #10
   10640:	eor	ip, ip, r1, ror #18
   10644:	add	r0, r4, r0
   10648:	eor	r1, ip, r1, lsr #3
   1064c:	add	r1, r0, r1
   10650:	str	r1, [r3, #60]	; 0x3c
   10654:	bne	10610 <rpmMD5Update@@Base+0x3fc>
   10658:	ldr	r8, [sp, #24]
   1065c:	mov	fp, r6
   10660:	ldr	r1, [pc, #332]	; 107b4 <rpmMD5Update@@Base+0x5a0>
   10664:	ldr	r7, [sp, #40]	; 0x28
   10668:	add	r1, pc, r1
   1066c:	ldr	r4, [sp, #36]	; 0x24
   10670:	str	r1, [sp, #4]
   10674:	mov	r1, #0
   10678:	ldr	r5, [sp, #32]
   1067c:	ldr	r3, [sp, #28]
   10680:	str	r8, [sp]
   10684:	ldr	r0, [sp, #20]
   10688:	ldr	ip, [sp, #16]
   1068c:	ldr	r2, [sp, #12]
   10690:	b	106b4 <rpmMD5Update@@Base+0x4a0>
   10694:	mov	r7, r4
   10698:	str	r0, [sp]
   1069c:	mov	r4, r5
   106a0:	mov	r0, ip
   106a4:	mov	r5, r3
   106a8:	mov	ip, r2
   106ac:	mov	r3, sl
   106b0:	mov	r2, r9
   106b4:	ldr	r8, [sp, #4]
   106b8:	ror	sl, r3, #6
   106bc:	ldr	r9, [fp, r1]
   106c0:	eor	sl, sl, r3, ror #11
   106c4:	eor	sl, sl, r3, ror #25
   106c8:	ldr	r6, [r1, r8]
   106cc:	bic	r8, r4, r3
   106d0:	add	r1, r1, #4
   106d4:	add	r9, r9, r6
   106d8:	and	r6, r5, r3
   106dc:	add	r9, r9, sl
   106e0:	orr	r6, r8, r6
   106e4:	orr	sl, r0, ip
   106e8:	ror	r8, r2, #2
   106ec:	and	sl, sl, r2
   106f0:	add	r6, r9, r6
   106f4:	eor	r8, r8, r2, ror #13
   106f8:	and	r9, r0, ip
   106fc:	add	r6, r6, r7
   10700:	orr	r9, sl, r9
   10704:	eor	r8, r8, r2, ror #22
   10708:	ldr	r7, [sp]
   1070c:	cmp	r1, #256	; 0x100
   10710:	add	r9, r9, r8
   10714:	add	sl, r7, r6
   10718:	add	r9, r9, r6
   1071c:	bne	10694 <rpmMD5Update@@Base+0x480>
   10720:	ldr	r7, [sp, #44]	; 0x2c
   10724:	ldr	r6, [sp, #12]
   10728:	ldr	r1, [sp, #308]	; 0x134
   1072c:	add	r9, r9, r6
   10730:	ldr	r6, [r7]
   10734:	ldr	r7, [sp, #16]
   10738:	cmp	r1, r6
   1073c:	ldr	r6, [sp, #8]
   10740:	add	r2, r2, r7
   10744:	ldr	r7, [sp, #8]
   10748:	str	r9, [r7]
   1074c:	ldr	r7, [sp, #20]
   10750:	add	ip, ip, r7
   10754:	ldr	r7, [sp, #24]
   10758:	stmib	r6, {r2, ip}
   1075c:	add	r0, r0, r7
   10760:	ldr	r7, [sp, #8]
   10764:	ldr	r6, [sp, #28]
   10768:	add	r8, sl, r6
   1076c:	str	r8, [r7, #16]
   10770:	ldr	r8, [sp, #32]
   10774:	ldr	r6, [sp, #36]	; 0x24
   10778:	add	r3, r3, r8
   1077c:	ldr	r8, [sp, #8]
   10780:	str	r0, [r7, #12]
   10784:	add	r5, r5, r6
   10788:	str	r3, [r7, #20]
   1078c:	str	r5, [r7, #24]
   10790:	ldr	r7, [sp, #40]	; 0x28
   10794:	add	r4, r4, r7
   10798:	str	r4, [r8, #28]
   1079c:	bne	107a8 <rpmMD5Update@@Base+0x594>
   107a0:	add	sp, sp, #316	; 0x13c
   107a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107a8:	bl	974c <__stack_chk_fail@plt>
   107ac:	andeq	lr, r0, r8, lsl #23
   107b0:	andeq	r0, r0, r0, asr #2
   107b4:	andeq	r6, r0, r8, rrx
   107b8:	ldr	r3, [pc, #80]	; 10810 <rpmMD5Update@@Base+0x5fc>
   107bc:	ldr	r2, [pc, #80]	; 10814 <rpmMD5Update@@Base+0x600>
   107c0:	add	r3, pc, r3
   107c4:	push	{r4, r5}
   107c8:	mov	r4, r0
   107cc:	ldr	ip, [r3, r2]
   107d0:	mov	r5, #0
   107d4:	str	r5, [r0, #104]	; 0x68
   107d8:	ldm	ip!, {r0, r1, r2, r3}
   107dc:	str	r0, [r4]
   107e0:	str	r1, [r4, #4]
   107e4:	str	r2, [r4, #8]
   107e8:	str	r3, [r4, #12]
   107ec:	ldm	ip!, {r0, r1, r2, r3}
   107f0:	str	r5, [r4, #36]	; 0x24
   107f4:	str	r5, [r4, #32]
   107f8:	str	r0, [r4, #16]
   107fc:	str	r1, [r4, #20]
   10800:	str	r2, [r4, #24]
   10804:	str	r3, [r4, #28]
   10808:	pop	{r4, r5}
   1080c:	bx	lr
   10810:	andeq	lr, r0, r4, asr r9
   10814:	andeq	r0, r0, r8, lsr r1
   10818:	ldr	ip, [r0, #36]	; 0x24
   1081c:	lsl	r3, r2, #3
   10820:	push	{r4, r5, r6, r7, r8, lr}
   10824:	mov	r7, r0
   10828:	ldr	r0, [r0, #32]
   1082c:	mov	r5, r1
   10830:	add	r1, r3, ip
   10834:	str	r1, [r7, #36]	; 0x24
   10838:	cmp	r3, r1
   1083c:	add	r3, r0, r2, lsr #29
   10840:	str	r3, [r7, #32]
   10844:	addhi	r3, r3, #1
   10848:	strhi	r3, [r7, #32]
   1084c:	mov	r1, r5
   10850:	ldr	r3, [r7, #104]	; 0x68
   10854:	rsb	r4, r3, #64	; 0x40
   10858:	add	r0, r3, #40	; 0x28
   1085c:	cmp	r2, r4
   10860:	movcc	r4, r2
   10864:	add	r0, r7, r0
   10868:	rsb	r6, r4, r2
   1086c:	add	r5, r5, r4
   10870:	mov	r2, r4
   10874:	bl	9704 <memcpy@plt>
   10878:	ldr	r3, [r7, #104]	; 0x68
   1087c:	add	r4, r4, r3
   10880:	str	r4, [r7, #104]	; 0x68
   10884:	cmp	r4, #64	; 0x40
   10888:	popne	{r4, r5, r6, r7, r8, pc}
   1088c:	add	r8, r7, #40	; 0x28
   10890:	mov	r1, #64	; 0x40
   10894:	mov	r0, r8
   10898:	cmp	r6, r1
   1089c:	movcc	r4, r6
   108a0:	movcs	r4, r1
   108a4:	bl	104d8 <rpmMD5Update@@Base+0x2c4>
   108a8:	mov	r0, r7
   108ac:	rsb	r6, r4, r6
   108b0:	bl	10568 <rpmMD5Update@@Base+0x354>
   108b4:	mov	r1, r5
   108b8:	mov	r2, r4
   108bc:	mov	r0, r8
   108c0:	bl	9704 <memcpy@plt>
   108c4:	cmp	r4, #64	; 0x40
   108c8:	str	r4, [r7, #104]	; 0x68
   108cc:	add	r5, r5, r4
   108d0:	beq	10890 <rpmMD5Update@@Base+0x67c>
   108d4:	pop	{r4, r5, r6, r7, r8, pc}
   108d8:	ldr	r2, [r0, #104]	; 0x68
   108dc:	push	{r3, r4, r5, lr}
   108e0:	cmp	r2, #55	; 0x37
   108e4:	mov	r4, r0
   108e8:	add	r3, r0, r2
   108ec:	add	r0, r2, #41	; 0x29
   108f0:	bls	1095c <rpmMD5Update@@Base+0x748>
   108f4:	add	r5, r4, #40	; 0x28
   108f8:	mvn	r1, #127	; 0x7f
   108fc:	add	r0, r4, r0
   10900:	strb	r1, [r3, #40]	; 0x28
   10904:	add	r3, r2, #1
   10908:	mov	r1, #0
   1090c:	rsb	r2, r2, #63	; 0x3f
   10910:	str	r3, [r4, #104]	; 0x68
   10914:	bl	98e4 <memset@plt>
   10918:	mov	r1, #64	; 0x40
   1091c:	mov	r0, r5
   10920:	bl	104d8 <rpmMD5Update@@Base+0x2c4>
   10924:	mov	r0, r4
   10928:	bl	10568 <rpmMD5Update@@Base+0x354>
   1092c:	mov	r0, r5
   10930:	mov	r1, #0
   10934:	mov	r2, #56	; 0x38
   10938:	bl	98e4 <memset@plt>
   1093c:	mov	r3, r4
   10940:	mov	r0, r4
   10944:	ldr	r2, [r3, #32]!
   10948:	ldr	r3, [r3, #4]
   1094c:	str	r2, [r4, #96]	; 0x60
   10950:	str	r3, [r4, #100]	; 0x64
   10954:	pop	{r3, r4, r5, lr}
   10958:	b	10568 <rpmMD5Update@@Base+0x354>
   1095c:	mvn	r1, #127	; 0x7f
   10960:	add	r0, r4, r0
   10964:	strb	r1, [r3, #40]	; 0x28
   10968:	add	r3, r2, #1
   1096c:	mov	r1, #0
   10970:	rsb	r2, r2, #55	; 0x37
   10974:	str	r3, [r4, #104]	; 0x68
   10978:	bl	98e4 <memset@plt>
   1097c:	add	r0, r4, #40	; 0x28
   10980:	mov	r1, #56	; 0x38
   10984:	bl	104d8 <rpmMD5Update@@Base+0x2c4>
   10988:	b	1093c <rpmMD5Update@@Base+0x728>
   1098c:	subs	r3, r1, #0
   10990:	mov	r2, r0
   10994:	push	{r4, r5, r6}
   10998:	beq	109ec <rpmMD5Update@@Base+0x7d8>
   1099c:	ldr	r6, [r0]
   109a0:	mov	r1, #32
   109a4:	ldr	r5, [r2, #4]
   109a8:	mov	r0, r3
   109ac:	ldr	r4, [r2, #8]
   109b0:	ldr	ip, [r2, #12]
   109b4:	str	r6, [r3]
   109b8:	str	r5, [r3, #4]
   109bc:	str	r4, [r3, #8]
   109c0:	str	ip, [r3, #12]
   109c4:	ldr	r6, [r2, #16]
   109c8:	ldr	r5, [r2, #20]
   109cc:	ldr	r4, [r2, #24]
   109d0:	ldr	ip, [r2, #28]
   109d4:	str	r6, [r3, #16]
   109d8:	str	r5, [r3, #20]
   109dc:	str	r4, [r3, #24]
   109e0:	str	ip, [r3, #28]
   109e4:	pop	{r4, r5, r6}
   109e8:	b	104d8 <rpmMD5Update@@Base+0x2c4>
   109ec:	pop	{r4, r5, r6}
   109f0:	bx	lr
   109f4:	ldr	ip, [pc, #96]	; 10a5c <rpmMD5Update@@Base+0x848>
   109f8:	mov	r3, r1
   109fc:	push	{r4, r5, r6, lr}
   10a00:	add	ip, pc, ip
   10a04:	ldr	r4, [pc, #84]	; 10a60 <rpmMD5Update@@Base+0x84c>
   10a08:	sub	sp, sp, #8
   10a0c:	lsr	lr, r3, #8
   10a10:	lsr	r6, r3, #24
   10a14:	lsr	r5, r3, #16
   10a18:	mov	r2, #4
   10a1c:	ldr	r4, [ip, r4]
   10a20:	mov	r1, sp
   10a24:	strb	r3, [sp, #3]
   10a28:	strb	r6, [sp]
   10a2c:	ldr	r3, [r4]
   10a30:	strb	r5, [sp, #1]
   10a34:	strb	lr, [sp, #2]
   10a38:	str	r3, [sp, #4]
   10a3c:	bl	10818 <rpmMD5Update@@Base+0x604>
   10a40:	ldr	r2, [sp, #4]
   10a44:	ldr	r3, [r4]
   10a48:	cmp	r2, r3
   10a4c:	bne	10a58 <rpmMD5Update@@Base+0x844>
   10a50:	add	sp, sp, #8
   10a54:	pop	{r4, r5, r6, pc}
   10a58:	bl	974c <__stack_chk_fail@plt>
   10a5c:	andeq	lr, r0, r4, lsl r7
   10a60:	andeq	r0, r0, r0, asr #2
   10a64:	push	{r4, lr}
   10a68:	subs	r4, r0, #0
   10a6c:	moveq	r0, #1
   10a70:	bl	983c <malloc@plt>
   10a74:	ldr	ip, [pc, #48]	; 10aac <rpmMD5Update@@Base+0x898>
   10a78:	add	ip, pc, ip
   10a7c:	cmp	r0, #0
   10a80:	popne	{r4, pc}
   10a84:	ldr	r0, [pc, #36]	; 10ab0 <rpmMD5Update@@Base+0x89c>
   10a88:	mov	r3, r4
   10a8c:	ldr	r2, [pc, #32]	; 10ab4 <rpmMD5Update@@Base+0x8a0>
   10a90:	mov	r1, #1
   10a94:	ldr	r0, [ip, r0]
   10a98:	add	r2, pc, r2
   10a9c:	ldr	r0, [r0]
   10aa0:	bl	9938 <__fprintf_chk@plt>
   10aa4:	mov	r0, #1
   10aa8:	bl	9878 <exit@plt>
   10aac:	muleq	r0, ip, r6
   10ab0:	andeq	r0, r0, r8, asr r1
   10ab4:	andeq	r5, r0, r8, lsr sp
   10ab8:	push	{r4, r5, r6, r7, lr}
   10abc:	subs	r7, r1, #0
   10ac0:	ldr	r6, [pc, #96]	; 10b28 <rpmMD5Update@@Base+0x914>
   10ac4:	sub	sp, sp, #12
   10ac8:	mov	r5, r0
   10acc:	moveq	r4, r7
   10ad0:	add	r6, pc, r6
   10ad4:	beq	10aec <rpmMD5Update@@Base+0x8d8>
   10ad8:	mul	r4, r0, r7
   10adc:	mov	r0, r4
   10ae0:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   10ae4:	cmp	r0, r5
   10ae8:	bne	10afc <rpmMD5Update@@Base+0x8e8>
   10aec:	mov	r0, r4
   10af0:	add	sp, sp, #12
   10af4:	pop	{r4, r5, r6, r7, lr}
   10af8:	b	10a64 <rpmMD5Update@@Base+0x850>
   10afc:	ldr	r0, [pc, #40]	; 10b2c <rpmMD5Update@@Base+0x918>
   10b00:	mov	r3, r5
   10b04:	ldr	r2, [pc, #36]	; 10b30 <rpmMD5Update@@Base+0x91c>
   10b08:	mov	r1, #1
   10b0c:	ldr	r0, [r6, r0]
   10b10:	add	r2, pc, r2
   10b14:	str	r7, [sp]
   10b18:	ldr	r0, [r0]
   10b1c:	bl	9938 <__fprintf_chk@plt>
   10b20:	mov	r0, #1
   10b24:	bl	9878 <exit@plt>
   10b28:	andeq	lr, r0, r4, asr #12
   10b2c:	andeq	r0, r0, r8, asr r1
   10b30:	andeq	r5, r0, r8, ror #25
   10b34:	push	{r3, r4, r5, lr}
   10b38:	cmp	r0, #0
   10b3c:	ldr	r5, [pc, #100]	; 10ba8 <rpmMD5Update@@Base+0x994>
   10b40:	mov	r4, r1
   10b44:	add	r5, pc, r5
   10b48:	beq	10b8c <rpmMD5Update@@Base+0x978>
   10b4c:	cmp	r1, #0
   10b50:	movne	r1, r1
   10b54:	moveq	r1, #1
   10b58:	bl	9770 <realloc@plt>
   10b5c:	cmp	r0, #0
   10b60:	popne	{r3, r4, r5, pc}
   10b64:	ldr	r0, [pc, #64]	; 10bac <rpmMD5Update@@Base+0x998>
   10b68:	mov	r3, r4
   10b6c:	ldr	r2, [pc, #60]	; 10bb0 <rpmMD5Update@@Base+0x99c>
   10b70:	mov	r1, #1
   10b74:	ldr	r0, [r5, r0]
   10b78:	add	r2, pc, r2
   10b7c:	ldr	r0, [r0]
   10b80:	bl	9938 <__fprintf_chk@plt>
   10b84:	mov	r0, #1
   10b88:	bl	9878 <exit@plt>
   10b8c:	cmp	r1, #0
   10b90:	movne	r0, r1
   10b94:	moveq	r0, #1
   10b98:	bl	983c <malloc@plt>
   10b9c:	cmp	r0, #0
   10ba0:	popne	{r3, r4, r5, pc}
   10ba4:	b	10b64 <rpmMD5Update@@Base+0x950>
   10ba8:	ldrdeq	lr, [r0], -r0
   10bac:	andeq	r0, r0, r8, asr r1
   10bb0:	andeq	r5, r0, ip, lsr #25
   10bb4:	push	{r4, r5, r6, r7, r8, lr}
   10bb8:	subs	r4, r2, #0
   10bbc:	ldr	r7, [pc, #108]	; 10c30 <rpmMD5Update@@Base+0xa1c>
   10bc0:	sub	sp, sp, #8
   10bc4:	mov	r8, r0
   10bc8:	mov	r6, r1
   10bcc:	add	r7, pc, r7
   10bd0:	moveq	r5, r4
   10bd4:	beq	10bf0 <rpmMD5Update@@Base+0x9dc>
   10bd8:	mul	r5, r1, r4
   10bdc:	mov	r1, r4
   10be0:	mov	r0, r5
   10be4:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   10be8:	cmp	r0, r6
   10bec:	bne	10c04 <rpmMD5Update@@Base+0x9f0>
   10bf0:	mov	r0, r8
   10bf4:	mov	r1, r5
   10bf8:	add	sp, sp, #8
   10bfc:	pop	{r4, r5, r6, r7, r8, lr}
   10c00:	b	10b34 <rpmMD5Update@@Base+0x920>
   10c04:	ldr	r0, [pc, #40]	; 10c34 <rpmMD5Update@@Base+0xa20>
   10c08:	mov	r3, r6
   10c0c:	ldr	r2, [pc, #36]	; 10c38 <rpmMD5Update@@Base+0xa24>
   10c10:	mov	r1, #1
   10c14:	ldr	r0, [r7, r0]
   10c18:	add	r2, pc, r2
   10c1c:	str	r4, [sp]
   10c20:	ldr	r0, [r0]
   10c24:	bl	9938 <__fprintf_chk@plt>
   10c28:	mov	r0, #1
   10c2c:	bl	9878 <exit@plt>
   10c30:	andeq	lr, r0, r8, asr #10
   10c34:	andeq	r0, r0, r8, asr r1
   10c38:	andeq	r5, r0, r0, ror #23
   10c3c:	push	{r4, r5, lr}
   10c40:	sub	sp, sp, #12
   10c44:	mov	r5, r0
   10c48:	mov	r4, r1
   10c4c:	bl	9668 <calloc@plt>
   10c50:	ldr	ip, [pc, #60]	; 10c94 <rpmMD5Update@@Base+0xa80>
   10c54:	add	ip, pc, ip
   10c58:	cmp	r0, #0
   10c5c:	beq	10c68 <rpmMD5Update@@Base+0xa54>
   10c60:	add	sp, sp, #12
   10c64:	pop	{r4, r5, pc}
   10c68:	ldr	r0, [pc, #40]	; 10c98 <rpmMD5Update@@Base+0xa84>
   10c6c:	mov	r3, r5
   10c70:	ldr	r2, [pc, #36]	; 10c9c <rpmMD5Update@@Base+0xa88>
   10c74:	mov	r1, #1
   10c78:	ldr	r0, [ip, r0]
   10c7c:	add	r2, pc, r2
   10c80:	str	r4, [sp]
   10c84:	ldr	r0, [r0]
   10c88:	bl	9938 <__fprintf_chk@plt>
   10c8c:	mov	r0, #1
   10c90:	bl	9878 <exit@plt>
   10c94:	andeq	lr, r0, r0, asr #9
   10c98:	andeq	r0, r0, r8, asr r1
   10c9c:	andeq	r5, r0, ip, ror fp
   10ca0:	cmp	r0, #0
   10ca4:	push	{r3, lr}
   10ca8:	beq	10cb0 <rpmMD5Update@@Base+0xa9c>
   10cac:	bl	96d4 <free@plt>
   10cb0:	mov	r0, #0
   10cb4:	pop	{r3, pc}
   10cb8:	push	{r4, r5, r6, r7, r8, lr}
   10cbc:	subs	r8, r2, #0
   10cc0:	mov	r7, r0
   10cc4:	mov	r6, r1
   10cc8:	movne	r4, r8
   10ccc:	beq	10cfc <rpmMD5Update@@Base+0xae8>
   10cd0:	mov	r0, r7
   10cd4:	mov	r1, r6
   10cd8:	mov	r2, r4
   10cdc:	bl	96b0 <read@plt>
   10ce0:	subs	r5, r0, #0
   10ce4:	blt	10d08 <rpmMD5Update@@Base+0xaf4>
   10ce8:	add	r6, r6, r5
   10cec:	beq	10d20 <rpmMD5Update@@Base+0xb0c>
   10cf0:	rsb	r4, r5, r4
   10cf4:	cmp	r4, #0
   10cf8:	bne	10cd0 <rpmMD5Update@@Base+0xabc>
   10cfc:	mov	r5, r8
   10d00:	mov	r0, r5
   10d04:	pop	{r4, r5, r6, r7, r8, pc}
   10d08:	bl	98cc <__errno_location@plt>
   10d0c:	ldr	r3, [r0]
   10d10:	cmp	r3, #4
   10d14:	beq	10cf4 <rpmMD5Update@@Base+0xae0>
   10d18:	mov	r0, r5
   10d1c:	pop	{r4, r5, r6, r7, r8, pc}
   10d20:	rsb	r5, r4, r8
   10d24:	b	10d18 <rpmMD5Update@@Base+0xb04>
   10d28:	push	{r3, r4, r5, r6, r7, lr}
   10d2c:	mov	r4, #0
   10d30:	ldr	r6, [pc, #188]	; 10df4 <rpmMD5Update@@Base+0xbe0>
   10d34:	lsl	r2, r2, #1
   10d38:	mov	r3, r4
   10d3c:	add	r6, pc, r6
   10d40:	ldrb	ip, [r0, r3]
   10d44:	cmp	ip, #0
   10d48:	bne	10d60 <rpmMD5Update@@Base+0xb4c>
   10d4c:	tst	r3, #1
   10d50:	bne	10d60 <rpmMD5Update@@Base+0xb4c>
   10d54:	add	r3, r3, r3, lsr #31
   10d58:	asr	r0, r3, #1
   10d5c:	pop	{r3, r4, r5, r6, r7, pc}
   10d60:	cmp	r3, r2
   10d64:	beq	10db4 <rpmMD5Update@@Base+0xba0>
   10d68:	sub	r5, ip, #48	; 0x30
   10d6c:	uxtb	r7, r5
   10d70:	cmp	r7, #9
   10d74:	orrls	r4, r5, r4, lsl #4
   10d78:	bls	10d9c <rpmMD5Update@@Base+0xb88>
   10d7c:	sub	r5, ip, #97	; 0x61
   10d80:	cmp	r5, #5
   10d84:	bls	10d94 <rpmMD5Update@@Base+0xb80>
   10d88:	sub	r5, ip, #65	; 0x41
   10d8c:	cmp	r5, #5
   10d90:	bhi	10ddc <rpmMD5Update@@Base+0xbc8>
   10d94:	sub	ip, ip, #87	; 0x57
   10d98:	orr	r4, ip, r4, lsl #4
   10d9c:	tst	r3, #1
   10da0:	addne	ip, r3, r3, lsr #31
   10da4:	add	r3, r3, #1
   10da8:	strbne	r4, [r1, ip, asr #1]
   10dac:	movne	r4, #0
   10db0:	b	10d40 <rpmMD5Update@@Base+0xb2c>
   10db4:	ldr	r0, [pc, #60]	; 10df8 <rpmMD5Update@@Base+0xbe4>
   10db8:	mov	r1, #1
   10dbc:	ldr	r3, [pc, #56]	; 10dfc <rpmMD5Update@@Base+0xbe8>
   10dc0:	mov	r2, #26
   10dc4:	add	r0, pc, r0
   10dc8:	ldr	r3, [r6, r3]
   10dcc:	ldr	r3, [r3]
   10dd0:	bl	97d0 <fwrite@plt>
   10dd4:	mov	r0, #1
   10dd8:	bl	9878 <exit@plt>
   10ddc:	ldr	r0, [pc, #28]	; 10e00 <rpmMD5Update@@Base+0xbec>
   10de0:	mov	r1, #1
   10de4:	ldr	r3, [pc, #16]	; 10dfc <rpmMD5Update@@Base+0xbe8>
   10de8:	mov	r2, #21
   10dec:	add	r0, pc, r0
   10df0:	b	10dc8 <rpmMD5Update@@Base+0xbb4>
   10df4:	ldrdeq	lr, [r0], -r8
   10df8:	andeq	r5, r0, r8, lsl #21
   10dfc:	andeq	r0, r0, r8, asr r1
   10e00:	andeq	r5, r0, ip, ror sl
   10e04:	push	{r4, lr}
   10e08:	ldrb	r3, [r0]
   10e0c:	ldr	r4, [pc, #84]	; 10e68 <rpmMD5Update@@Base+0xc54>
   10e10:	cmp	r3, #0
   10e14:	add	r4, pc, r4
   10e18:	beq	10e54 <rpmMD5Update@@Base+0xc40>
   10e1c:	mov	r2, #16
   10e20:	bl	10d28 <rpmMD5Update@@Base+0xb14>
   10e24:	cmp	r0, #16
   10e28:	popeq	{r4, pc}
   10e2c:	ldr	r3, [pc, #56]	; 10e6c <rpmMD5Update@@Base+0xc58>
   10e30:	mov	r1, #1
   10e34:	ldr	r0, [pc, #52]	; 10e70 <rpmMD5Update@@Base+0xc5c>
   10e38:	mov	r2, #18
   10e3c:	ldr	r3, [r4, r3]
   10e40:	add	r0, pc, r0
   10e44:	ldr	r3, [r3]
   10e48:	bl	97d0 <fwrite@plt>
   10e4c:	mov	r0, #1
   10e50:	bl	9878 <exit@plt>
   10e54:	mov	r0, r1
   10e58:	mov	r2, #16
   10e5c:	mov	r1, r3
   10e60:	pop	{r4, lr}
   10e64:	b	98e4 <memset@plt>
   10e68:	andeq	lr, r0, r0, lsl #6
   10e6c:	andeq	r0, r0, r8, asr r1
   10e70:	andeq	r5, r0, r0, asr #20
   10e74:	push	{r4, lr}
   10e78:	ldrb	r3, [r0]
   10e7c:	ldr	r4, [pc, #84]	; 10ed8 <rpmMD5Update@@Base+0xcc4>
   10e80:	cmp	r3, #0
   10e84:	add	r4, pc, r4
   10e88:	beq	10ec4 <rpmMD5Update@@Base+0xcb0>
   10e8c:	mov	r2, #32
   10e90:	bl	10d28 <rpmMD5Update@@Base+0xb14>
   10e94:	cmp	r0, #32
   10e98:	popeq	{r4, pc}
   10e9c:	ldr	r3, [pc, #56]	; 10edc <rpmMD5Update@@Base+0xcc8>
   10ea0:	mov	r1, #1
   10ea4:	ldr	r0, [pc, #52]	; 10ee0 <rpmMD5Update@@Base+0xccc>
   10ea8:	mov	r2, #24
   10eac:	ldr	r3, [r4, r3]
   10eb0:	add	r0, pc, r0
   10eb4:	ldr	r3, [r3]
   10eb8:	bl	97d0 <fwrite@plt>
   10ebc:	mov	r0, #1
   10ec0:	bl	9878 <exit@plt>
   10ec4:	mov	r0, r1
   10ec8:	mov	r2, #32
   10ecc:	mov	r1, r3
   10ed0:	pop	{r4, lr}
   10ed4:	b	98e4 <memset@plt>
   10ed8:	muleq	r0, r0, r2
   10edc:	andeq	r0, r0, r8, asr r1
   10ee0:	andeq	r5, r0, r4, ror #19
   10ee4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ee8:	sub	sp, sp, #36	; 0x24
   10eec:	ldr	r4, [pc, #444]	; 110b0 <rpmMD5Update@@Base+0xe9c>
   10ef0:	add	r7, sp, #12
   10ef4:	ldr	r3, [pc, #440]	; 110b4 <rpmMD5Update@@Base+0xea0>
   10ef8:	mov	sl, r1
   10efc:	add	r4, pc, r4
   10f00:	mov	r2, #16
   10f04:	mov	r1, r7
   10f08:	mov	r9, r0
   10f0c:	ldr	r5, [r4, r3]
   10f10:	ldr	r3, [r5]
   10f14:	str	r3, [sp, #28]
   10f18:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
   10f1c:	cmp	r0, #0
   10f20:	beq	11004 <rpmMD5Update@@Base+0xdf0>
   10f24:	cmp	r0, #16
   10f28:	bne	11054 <rpmMD5Update@@Base+0xe40>
   10f2c:	ldrb	r3, [sp, #12]
   10f30:	cmp	r3, #142	; 0x8e
   10f34:	bne	1101c <rpmMD5Update@@Base+0xe08>
   10f38:	ldrb	r3, [sp, #13]
   10f3c:	cmp	r3, #173	; 0xad
   10f40:	bne	1101c <rpmMD5Update@@Base+0xe08>
   10f44:	ldrb	r3, [sp, #14]
   10f48:	cmp	r3, #232	; 0xe8
   10f4c:	bne	1101c <rpmMD5Update@@Base+0xe08>
   10f50:	ldrb	r3, [sp, #15]
   10f54:	cmp	r3, #1
   10f58:	bne	1101c <rpmMD5Update@@Base+0xe08>
   10f5c:	ldrb	r8, [sp, #25]
   10f60:	ldrb	r1, [sp, #24]
   10f64:	ldrb	r2, [sp, #27]
   10f68:	ldrb	r3, [sp, #26]
   10f6c:	lsl	r8, r8, #16
   10f70:	ldrb	ip, [sp, #21]
   10f74:	orr	r8, r8, r1, lsl #24
   10f78:	ldrb	r1, [sp, #20]
   10f7c:	orr	r8, r8, r2
   10f80:	orr	r8, r8, r3, lsl #8
   10f84:	ldrb	r2, [sp, #23]
   10f88:	lsl	ip, ip, #16
   10f8c:	ldrb	r3, [sp, #22]
   10f90:	orr	ip, ip, r1, lsl #24
   10f94:	ands	r0, r8, #7
   10f98:	orr	ip, ip, r2
   10f9c:	orr	ip, ip, r3, lsl #8
   10fa0:	bne	11044 <rpmMD5Update@@Base+0xe30>
   10fa4:	lsl	sl, ip, #4
   10fa8:	str	ip, [sp, #4]
   10fac:	add	r0, sl, #32
   10fb0:	add	fp, r8, sl
   10fb4:	add	r0, r0, r8
   10fb8:	bl	10a64 <rpmMD5Update@@Base+0x850>
   10fbc:	mov	r6, r0
   10fc0:	ldm	r7!, {r0, r1, r2, r3}
   10fc4:	str	r0, [r6, #12]
   10fc8:	mov	r0, r9
   10fcc:	str	r1, [r6, #16]
   10fd0:	add	r1, r6, #28
   10fd4:	str	r2, [r6, #20]
   10fd8:	mov	r2, fp
   10fdc:	str	r3, [r6, #24]
   10fe0:	bl	10cb8 <rpmMD5Update@@Base+0xaa4>
   10fe4:	ldr	ip, [sp, #4]
   10fe8:	cmp	fp, r0
   10fec:	bne	1107c <rpmMD5Update@@Base+0xe68>
   10ff0:	add	sl, r6, sl
   10ff4:	mov	r0, r6
   10ff8:	add	sl, sl, #28
   10ffc:	str	ip, [r6]
   11000:	stmib	r6, {r8, sl}
   11004:	ldr	r2, [sp, #28]
   11008:	ldr	r3, [r5]
   1100c:	cmp	r2, r3
   11010:	bne	110ac <rpmMD5Update@@Base+0xe98>
   11014:	add	sp, sp, #36	; 0x24
   11018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1101c:	ldr	r3, [pc, #148]	; 110b8 <rpmMD5Update@@Base+0xea4>
   11020:	mov	r1, #1
   11024:	ldr	r0, [pc, #144]	; 110bc <rpmMD5Update@@Base+0xea8>
   11028:	mov	r2, #11
   1102c:	ldr	r3, [r4, r3]
   11030:	add	r0, pc, r0
   11034:	ldr	r3, [r3]
   11038:	bl	97d0 <fwrite@plt>
   1103c:	mov	r0, #0
   11040:	b	11004 <rpmMD5Update@@Base+0xdf0>
   11044:	cmp	sl, #0
   11048:	rsbne	r0, r0, #8
   1104c:	addne	r8, r8, r0
   11050:	b	10fa4 <rpmMD5Update@@Base+0xd90>
   11054:	ldr	r3, [pc, #92]	; 110b8 <rpmMD5Update@@Base+0xea4>
   11058:	mov	r1, #1
   1105c:	ldr	r0, [pc, #92]	; 110c0 <rpmMD5Update@@Base+0xeac>
   11060:	mov	r2, #18
   11064:	ldr	r3, [r4, r3]
   11068:	add	r0, pc, r0
   1106c:	ldr	r3, [r3]
   11070:	bl	97d0 <fwrite@plt>
   11074:	mov	r0, #0
   11078:	b	11004 <rpmMD5Update@@Base+0xdf0>
   1107c:	ldr	r3, [pc, #52]	; 110b8 <rpmMD5Update@@Base+0xea4>
   11080:	mov	r1, #1
   11084:	ldr	r0, [pc, #56]	; 110c4 <rpmMD5Update@@Base+0xeb0>
   11088:	mov	r2, #18
   1108c:	ldr	r3, [r4, r3]
   11090:	add	r0, pc, r0
   11094:	ldr	r3, [r3]
   11098:	bl	97d0 <fwrite@plt>
   1109c:	mov	r0, r6
   110a0:	bl	96d4 <free@plt>
   110a4:	mov	r0, #0
   110a8:	b	11004 <rpmMD5Update@@Base+0xdf0>
   110ac:	bl	974c <__stack_chk_fail@plt>
   110b0:	andeq	lr, r0, r8, lsl r2
   110b4:	andeq	r0, r0, r0, asr #2
   110b8:	andeq	r0, r0, r8, asr r1
   110bc:			; <UNDEFINED> instruction: 0x000051b0
   110c0:	andeq	r5, r0, r8, asr #16
   110c4:	andeq	r5, r0, r0, lsr #16
   110c8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   110cc:	cmp	r1, #15
   110d0:	ldr	r3, [pc, #292]	; 111fc <rpmMD5Update@@Base+0xfe8>
   110d4:	mov	r4, r0
   110d8:	add	r3, pc, r3
   110dc:	ble	111d4 <rpmMD5Update@@Base+0xfc0>
   110e0:	ldrb	r0, [r0]
   110e4:	cmp	r0, #142	; 0x8e
   110e8:	bne	111d4 <rpmMD5Update@@Base+0xfc0>
   110ec:	ldrb	r0, [r4, #1]
   110f0:	cmp	r0, #173	; 0xad
   110f4:	bne	111d4 <rpmMD5Update@@Base+0xfc0>
   110f8:	ldrb	r0, [r4, #2]
   110fc:	cmp	r0, #232	; 0xe8
   11100:	bne	111d4 <rpmMD5Update@@Base+0xfc0>
   11104:	ldrb	r0, [r4, #3]
   11108:	cmp	r0, #1
   1110c:	bne	111d4 <rpmMD5Update@@Base+0xfc0>
   11110:	ldrb	r6, [r4, #13]
   11114:	ldrb	lr, [r4, #12]
   11118:	ldrb	ip, [r4, #15]
   1111c:	ldrb	r0, [r4, #14]
   11120:	lsl	r6, r6, #16
   11124:	ldrb	r8, [r4, #9]
   11128:	orr	r6, r6, lr, lsl #24
   1112c:	ldrb	lr, [r4, #8]
   11130:	orr	r6, r6, ip
   11134:	orr	r6, r6, r0, lsl #8
   11138:	ldrb	ip, [r4, #11]
   1113c:	lsl	r8, r8, #16
   11140:	ldrb	r0, [r4, #10]
   11144:	orr	r8, r8, lr, lsl #24
   11148:	ands	r5, r6, #7
   1114c:	orr	r8, r8, ip
   11150:	orr	r8, r8, r0, lsl #8
   11154:	beq	11164 <rpmMD5Update@@Base+0xf50>
   11158:	cmp	r2, #0
   1115c:	rsbne	r5, r5, #8
   11160:	addne	r6, r6, r5
   11164:	add	r7, r8, #1
   11168:	lsl	r7, r7, #4
   1116c:	add	r2, r7, r6
   11170:	cmp	r1, r2
   11174:	blt	111d4 <rpmMD5Update@@Base+0xfc0>
   11178:	add	r0, r7, #16
   1117c:	sub	fp, r7, #16
   11180:	add	r0, r0, r6
   11184:	bl	10a64 <rpmMD5Update@@Base+0x850>
   11188:	ldr	sl, [r4]
   1118c:	ldr	r9, [r4, #4]
   11190:	add	r1, r4, #16
   11194:	ldr	lr, [r4, #8]
   11198:	add	r2, r6, fp
   1119c:	ldr	ip, [r4, #12]
   111a0:	mov	r5, r0
   111a4:	add	r0, r0, #28
   111a8:	str	sl, [r5, #12]
   111ac:	add	r7, r5, r7
   111b0:	str	r9, [r5, #16]
   111b4:	add	r7, r7, #12
   111b8:	str	lr, [r5, #20]
   111bc:	str	ip, [r5, #24]
   111c0:	bl	9704 <memcpy@plt>
   111c4:	mov	r0, r5
   111c8:	str	r8, [r5]
   111cc:	stmib	r5, {r6, r7}
   111d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111d4:	ldr	ip, [pc, #36]	; 11200 <rpmMD5Update@@Base+0xfec>
   111d8:	mov	r1, #1
   111dc:	ldr	r0, [pc, #32]	; 11204 <rpmMD5Update@@Base+0xff0>
   111e0:	mov	r2, #11
   111e4:	ldr	r3, [r3, ip]
   111e8:	add	r0, pc, r0
   111ec:	ldr	r3, [r3]
   111f0:	bl	97d0 <fwrite@plt>
   111f4:	mov	r0, #0
   111f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111fc:	andeq	lr, r0, ip, lsr r0
   11200:	andeq	r0, r0, r8, asr r1
   11204:	strdeq	r4, [r0], -r8
   11208:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1120c:	lsr	r9, r1, #24
   11210:	ldr	r5, [r0]
   11214:	ubfx	r7, r1, #16, #8
   11218:	ubfx	r6, r1, #8, #8
   1121c:	mov	r8, r2
   11220:	cmp	r5, #0
   11224:	add	r3, r0, #28
   11228:	uxtb	r1, r1
   1122c:	beq	1136c <rpmMD5Update@@Base+0x1158>
   11230:	mov	ip, #0
   11234:	b	11248 <rpmMD5Update@@Base+0x1034>
   11238:	add	ip, ip, #1
   1123c:	add	r3, r3, #16
   11240:	cmp	ip, r5
   11244:	beq	1136c <rpmMD5Update@@Base+0x1158>
   11248:	ldrb	r4, [r3, #3]
   1124c:	cmp	r4, r1
   11250:	bne	11238 <rpmMD5Update@@Base+0x1024>
   11254:	ldrb	r4, [r3, #2]
   11258:	cmp	r4, r6
   1125c:	bne	11238 <rpmMD5Update@@Base+0x1024>
   11260:	ldrb	r2, [r3, #1]
   11264:	cmp	r2, r7
   11268:	bne	11238 <rpmMD5Update@@Base+0x1024>
   1126c:	ldrb	r2, [r3]
   11270:	cmp	r2, r9
   11274:	bne	11238 <rpmMD5Update@@Base+0x1024>
   11278:	cmp	r5, ip
   1127c:	bls	1136c <rpmMD5Update@@Base+0x1158>
   11280:	ldrb	r2, [r3, #4]
   11284:	cmp	r2, #0
   11288:	bne	1136c <rpmMD5Update@@Base+0x1158>
   1128c:	ldrb	r1, [r3, #5]
   11290:	cmp	r1, #0
   11294:	bne	1136c <rpmMD5Update@@Base+0x1158>
   11298:	ldrb	r5, [r3, #6]
   1129c:	cmp	r5, #0
   112a0:	bne	1136c <rpmMD5Update@@Base+0x1158>
   112a4:	ldrb	r2, [r3, #7]
   112a8:	cmp	r2, #4
   112ac:	bne	1136c <rpmMD5Update@@Base+0x1158>
   112b0:	ldrb	ip, [r3, #13]
   112b4:	ldrb	r5, [r3, #12]
   112b8:	ldrb	r2, [r3, #9]
   112bc:	lsl	ip, ip, #16
   112c0:	ldrb	r1, [r3, #15]
   112c4:	ldrb	r6, [r3, #14]
   112c8:	orr	r5, ip, r5, lsl #24
   112cc:	ldrb	ip, [r3, #8]
   112d0:	orr	r5, r5, r1
   112d4:	lsl	r2, r2, #16
   112d8:	ldrb	r1, [r3, #11]
   112dc:	ldrb	r4, [r3, #10]
   112e0:	orr	r5, r5, r6, lsl #8
   112e4:	orr	r3, r2, ip, lsl #24
   112e8:	ldr	r2, [r0, #4]
   112ec:	orr	r3, r3, r1
   112f0:	lsl	r7, r5, #2
   112f4:	orr	r3, r3, r4, lsl #8
   112f8:	add	r1, r7, r3
   112fc:	cmp	r1, r2
   11300:	bhi	1136c <rpmMD5Update@@Base+0x1158>
   11304:	cmp	r5, #0
   11308:	ldr	r4, [r0, #8]
   1130c:	mov	r1, #4
   11310:	movne	r0, r5
   11314:	moveq	r0, #1
   11318:	add	r4, r4, r3
   1131c:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
   11320:	cmp	r8, #0
   11324:	strne	r5, [r8]
   11328:	cmp	r5, #0
   1132c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   11330:	add	r7, r4, r7
   11334:	sub	r3, r0, #4
   11338:	ldrb	r2, [r4, #1]
   1133c:	add	r4, r4, #4
   11340:	ldrb	r6, [r4, #-4]
   11344:	ldrb	ip, [r4, #-1]
   11348:	ldrb	r1, [r4, #-2]
   1134c:	lsl	r2, r2, #16
   11350:	orr	r2, r2, r6, lsl #24
   11354:	cmp	r4, r7
   11358:	orr	r2, r2, ip
   1135c:	orr	r2, r2, r1, lsl #8
   11360:	str	r2, [r3, #4]!
   11364:	bne	11338 <rpmMD5Update@@Base+0x1124>
   11368:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1136c:	mov	r0, #0
   11370:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11374:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11378:	lsr	r9, r1, #24
   1137c:	ldr	r5, [r0]
   11380:	ubfx	r8, r1, #16, #8
   11384:	ubfx	r6, r1, #8, #8
   11388:	mov	r7, r2
   1138c:	cmp	r5, #0
   11390:	add	r3, r0, #28
   11394:	uxtb	r1, r1
   11398:	beq	114c4 <rpmMD5Update@@Base+0x12b0>
   1139c:	mov	ip, #0
   113a0:	b	113b4 <rpmMD5Update@@Base+0x11a0>
   113a4:	add	ip, ip, #1
   113a8:	add	r3, r3, #16
   113ac:	cmp	ip, r5
   113b0:	beq	114c4 <rpmMD5Update@@Base+0x12b0>
   113b4:	ldrb	r4, [r3, #3]
   113b8:	cmp	r4, r1
   113bc:	bne	113a4 <rpmMD5Update@@Base+0x1190>
   113c0:	ldrb	r4, [r3, #2]
   113c4:	cmp	r4, r6
   113c8:	bne	113a4 <rpmMD5Update@@Base+0x1190>
   113cc:	ldrb	r2, [r3, #1]
   113d0:	cmp	r2, r8
   113d4:	bne	113a4 <rpmMD5Update@@Base+0x1190>
   113d8:	ldrb	r2, [r3]
   113dc:	cmp	r2, r9
   113e0:	bne	113a4 <rpmMD5Update@@Base+0x1190>
   113e4:	cmp	ip, r5
   113e8:	bcs	114c4 <rpmMD5Update@@Base+0x12b0>
   113ec:	ldrb	r2, [r3, #4]
   113f0:	cmp	r2, #0
   113f4:	bne	114c4 <rpmMD5Update@@Base+0x12b0>
   113f8:	ldrb	r1, [r3, #5]
   113fc:	cmp	r1, #0
   11400:	bne	114c4 <rpmMD5Update@@Base+0x12b0>
   11404:	ldrb	r5, [r3, #6]
   11408:	cmp	r5, #0
   1140c:	bne	114c4 <rpmMD5Update@@Base+0x12b0>
   11410:	ldrb	r2, [r3, #7]
   11414:	cmp	r2, #3
   11418:	bne	114c4 <rpmMD5Update@@Base+0x12b0>
   1141c:	ldrb	ip, [r3, #13]
   11420:	ldrb	r5, [r3, #12]
   11424:	ldrb	r2, [r3, #9]
   11428:	lsl	ip, ip, #16
   1142c:	ldrb	r1, [r3, #15]
   11430:	ldrb	r6, [r3, #14]
   11434:	orr	r5, ip, r5, lsl #24
   11438:	ldrb	ip, [r3, #8]
   1143c:	orr	r5, r5, r1
   11440:	lsl	r2, r2, #16
   11444:	ldrb	r1, [r3, #11]
   11448:	ldrb	r4, [r3, #10]
   1144c:	orr	r6, r5, r6, lsl #8
   11450:	orr	r3, r2, ip, lsl #24
   11454:	ldr	r2, [r0, #4]
   11458:	orr	r3, r3, r1
   1145c:	lsl	r8, r6, #1
   11460:	orr	r3, r3, r4, lsl #8
   11464:	add	r1, r8, r3
   11468:	cmp	r1, r2
   1146c:	bhi	114c4 <rpmMD5Update@@Base+0x12b0>
   11470:	cmp	r6, #0
   11474:	ldr	r4, [r0, #8]
   11478:	mov	r1, #4
   1147c:	movne	r0, r6
   11480:	moveq	r0, #1
   11484:	add	r4, r4, r3
   11488:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
   1148c:	cmp	r7, #0
   11490:	strne	r6, [r7]
   11494:	cmp	r6, #0
   11498:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1149c:	add	ip, r4, r8
   114a0:	sub	r3, r0, #4
   114a4:	ldrb	r1, [r4]
   114a8:	add	r4, r4, #2
   114ac:	ldrb	r2, [r4, #-1]
   114b0:	cmp	r4, ip
   114b4:	orr	r2, r2, r1, lsl #8
   114b8:	str	r2, [r3, #4]!
   114bc:	bne	114a4 <rpmMD5Update@@Base+0x1290>
   114c0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   114c4:	mov	r0, #0
   114c8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   114cc:	push	{r4, r5, r6, r7}
   114d0:	add	r3, r0, #28
   114d4:	ldr	r4, [r0]
   114d8:	lsr	r7, r1, #24
   114dc:	ubfx	r6, r1, #16, #8
   114e0:	ubfx	r5, r1, #8, #8
   114e4:	cmp	r4, #0
   114e8:	uxtb	r1, r1
   114ec:	beq	115ac <rpmMD5Update@@Base+0x1398>
   114f0:	mov	r2, #0
   114f4:	b	11508 <rpmMD5Update@@Base+0x12f4>
   114f8:	add	r2, r2, #1
   114fc:	add	r3, r3, #16
   11500:	cmp	r2, r4
   11504:	beq	115a0 <rpmMD5Update@@Base+0x138c>
   11508:	ldrb	ip, [r3, #3]
   1150c:	cmp	ip, r1
   11510:	bne	114f8 <rpmMD5Update@@Base+0x12e4>
   11514:	ldrb	ip, [r3, #2]
   11518:	cmp	ip, r5
   1151c:	bne	114f8 <rpmMD5Update@@Base+0x12e4>
   11520:	ldrb	ip, [r3, #1]
   11524:	cmp	ip, r6
   11528:	bne	114f8 <rpmMD5Update@@Base+0x12e4>
   1152c:	ldrb	ip, [r3]
   11530:	cmp	ip, r7
   11534:	bne	114f8 <rpmMD5Update@@Base+0x12e4>
   11538:	cmp	r2, r4
   1153c:	bcs	115a0 <rpmMD5Update@@Base+0x138c>
   11540:	ldrb	r2, [r3, #4]
   11544:	cmp	r2, #0
   11548:	bne	115a0 <rpmMD5Update@@Base+0x138c>
   1154c:	ldrb	r1, [r3, #5]
   11550:	cmp	r1, #0
   11554:	bne	115b8 <rpmMD5Update@@Base+0x13a4>
   11558:	ldrb	r4, [r3, #6]
   1155c:	cmp	r4, #0
   11560:	bne	115c0 <rpmMD5Update@@Base+0x13ac>
   11564:	ldrb	r2, [r3, #7]
   11568:	cmp	r2, #6
   1156c:	bne	115ac <rpmMD5Update@@Base+0x1398>
   11570:	ldrb	ip, [r3, #9]
   11574:	ldrb	r4, [r3, #8]
   11578:	ldrb	r1, [r3, #11]
   1157c:	ldrb	r2, [r3, #10]
   11580:	lsl	ip, ip, #16
   11584:	orr	r3, ip, r4, lsl #24
   11588:	ldr	r0, [r0, #8]
   1158c:	orr	r3, r3, r1
   11590:	orr	r3, r3, r2, lsl #8
   11594:	add	r0, r0, r3
   11598:	pop	{r4, r5, r6, r7}
   1159c:	bx	lr
   115a0:	mov	r0, #0
   115a4:	pop	{r4, r5, r6, r7}
   115a8:	bx	lr
   115ac:	mov	r0, r4
   115b0:	pop	{r4, r5, r6, r7}
   115b4:	bx	lr
   115b8:	mov	r0, r2
   115bc:	b	115a4 <rpmMD5Update@@Base+0x1390>
   115c0:	mov	r0, r1
   115c4:	b	115a4 <rpmMD5Update@@Base+0x1390>
   115c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   115cc:	add	r3, r0, #28
   115d0:	ldr	r5, [r0]
   115d4:	lsr	sl, r1, #24
   115d8:	ubfx	r8, r1, #16, #8
   115dc:	ubfx	r6, r1, #8, #8
   115e0:	cmp	r5, #0
   115e4:	mov	r7, r0
   115e8:	mov	r9, r2
   115ec:	uxtb	r1, r1
   115f0:	beq	11744 <rpmMD5Update@@Base+0x1530>
   115f4:	mov	ip, #0
   115f8:	b	1160c <rpmMD5Update@@Base+0x13f8>
   115fc:	add	ip, ip, #1
   11600:	add	r3, r3, #16
   11604:	cmp	ip, r5
   11608:	beq	11724 <rpmMD5Update@@Base+0x1510>
   1160c:	ldrb	r4, [r3, #3]
   11610:	cmp	r4, r1
   11614:	bne	115fc <rpmMD5Update@@Base+0x13e8>
   11618:	ldrb	r0, [r3, #2]
   1161c:	cmp	r0, r6
   11620:	bne	115fc <rpmMD5Update@@Base+0x13e8>
   11624:	ldrb	r2, [r3, #1]
   11628:	cmp	r2, r8
   1162c:	bne	115fc <rpmMD5Update@@Base+0x13e8>
   11630:	ldrb	r2, [r3]
   11634:	cmp	r2, sl
   11638:	bne	115fc <rpmMD5Update@@Base+0x13e8>
   1163c:	cmp	ip, r5
   11640:	bcs	11724 <rpmMD5Update@@Base+0x1510>
   11644:	ldrb	r2, [r3, #4]
   11648:	cmp	r2, #0
   1164c:	bne	11724 <rpmMD5Update@@Base+0x1510>
   11650:	ldrb	r1, [r3, #5]
   11654:	cmp	r1, #0
   11658:	bne	11724 <rpmMD5Update@@Base+0x1510>
   1165c:	ldrb	r0, [r3, #6]
   11660:	cmp	r0, #0
   11664:	bne	11724 <rpmMD5Update@@Base+0x1510>
   11668:	ldrb	r2, [r3, #7]
   1166c:	cmp	r2, #8
   11670:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   11674:	ldrb	r2, [r3, #13]
   11678:	mov	r1, #4
   1167c:	ldrb	ip, [r3, #12]
   11680:	ldrb	r0, [r3, #15]
   11684:	lsl	r2, r2, #16
   11688:	ldrb	r8, [r3, #14]
   1168c:	ldrb	lr, [r3, #9]
   11690:	orr	r2, r2, ip, lsl #24
   11694:	orr	r2, r2, r0
   11698:	ldrb	r0, [r3, #8]
   1169c:	ldrb	ip, [r3, #11]
   116a0:	orrs	r8, r2, r8, lsl #8
   116a4:	ldrb	r4, [r3, #10]
   116a8:	lsl	r2, lr, #16
   116ac:	orr	r3, r2, r0, lsl #24
   116b0:	movne	r0, r8
   116b4:	moveq	r0, #1
   116b8:	orr	r3, r3, ip
   116bc:	orr	r4, r3, r4, lsl #8
   116c0:	bl	10ab8 <rpmMD5Update@@Base+0x8a4>
   116c4:	cmp	r9, #0
   116c8:	ldr	r3, [r7, #8]
   116cc:	strne	r8, [r9]
   116d0:	cmp	r8, #0
   116d4:	add	r4, r3, r4
   116d8:	mov	r5, r0
   116dc:	beq	11744 <rpmMD5Update@@Base+0x1530>
   116e0:	ldr	sl, [r7, #4]
   116e4:	sub	r9, r0, #4
   116e8:	mov	r6, #0
   116ec:	add	r6, r6, #1
   116f0:	mov	r0, r4
   116f4:	cmp	r8, r6
   116f8:	str	r4, [r9, #4]!
   116fc:	bls	1172c <rpmMD5Update@@Base+0x1518>
   11700:	bl	9890 <strlen@plt>
   11704:	ldr	r3, [r7, #8]
   11708:	add	r3, r3, sl
   1170c:	add	r0, r0, #1
   11710:	add	r4, r4, r0
   11714:	cmp	r4, r3
   11718:	bcc	116ec <rpmMD5Update@@Base+0x14d8>
   1171c:	mov	r0, r5
   11720:	bl	96d4 <free@plt>
   11724:	mov	r0, #0
   11728:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1172c:	ldr	r3, [r7, #8]
   11730:	add	r3, r3, sl
   11734:	cmp	r4, r3
   11738:	bcs	1171c <rpmMD5Update@@Base+0x1508>
   1173c:	cmp	r8, r6
   11740:	bne	116ec <rpmMD5Update@@Base+0x14d8>
   11744:	mov	r0, r5
   11748:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1174c:	push	{r4, r5, r6, r7, r8}
   11750:	add	r3, r0, #28
   11754:	ldr	r5, [r0]
   11758:	lsr	r8, r1, #24
   1175c:	ubfx	r7, r1, #16, #8
   11760:	ubfx	r6, r1, #8, #8
   11764:	cmp	r5, #0
   11768:	uxtb	r1, r1
   1176c:	beq	11854 <rpmMD5Update@@Base+0x1640>
   11770:	mov	ip, #0
   11774:	b	11788 <rpmMD5Update@@Base+0x1574>
   11778:	add	ip, ip, #1
   1177c:	add	r3, r3, #16
   11780:	cmp	ip, r5
   11784:	beq	11848 <rpmMD5Update@@Base+0x1634>
   11788:	ldrb	r4, [r3, #3]
   1178c:	cmp	r4, r1
   11790:	bne	11778 <rpmMD5Update@@Base+0x1564>
   11794:	ldrb	r4, [r3, #2]
   11798:	cmp	r4, r6
   1179c:	bne	11778 <rpmMD5Update@@Base+0x1564>
   117a0:	ldrb	r4, [r3, #1]
   117a4:	cmp	r4, r7
   117a8:	bne	11778 <rpmMD5Update@@Base+0x1564>
   117ac:	ldrb	r4, [r3]
   117b0:	cmp	r4, r8
   117b4:	bne	11778 <rpmMD5Update@@Base+0x1564>
   117b8:	cmp	ip, r5
   117bc:	bcs	11848 <rpmMD5Update@@Base+0x1634>
   117c0:	ldrb	r1, [r3, #4]
   117c4:	cmp	r1, #0
   117c8:	bne	11848 <rpmMD5Update@@Base+0x1634>
   117cc:	ldrb	ip, [r3, #5]
   117d0:	cmp	ip, #0
   117d4:	bne	11860 <rpmMD5Update@@Base+0x164c>
   117d8:	ldrb	r5, [r3, #6]
   117dc:	cmp	r5, #0
   117e0:	bne	11868 <rpmMD5Update@@Base+0x1654>
   117e4:	ldrb	r1, [r3, #7]
   117e8:	cmp	r1, #7
   117ec:	bne	11854 <rpmMD5Update@@Base+0x1640>
   117f0:	ldrb	r1, [r3, #13]
   117f4:	ldrb	r5, [r3, #12]
   117f8:	ldrb	r4, [r3, #15]
   117fc:	lsl	r1, r1, #16
   11800:	ldrb	ip, [r3, #14]
   11804:	orr	r1, r1, r5, lsl #24
   11808:	orr	r1, r1, r4
   1180c:	orr	r1, r1, ip, lsl #8
   11810:	cmp	r1, r2
   11814:	bne	11848 <rpmMD5Update@@Base+0x1634>
   11818:	ldrb	ip, [r3, #9]
   1181c:	ldrb	r4, [r3, #8]
   11820:	ldrb	r1, [r3, #11]
   11824:	ldrb	r2, [r3, #10]
   11828:	lsl	ip, ip, #16
   1182c:	orr	r3, ip, r4, lsl #24
   11830:	ldr	r0, [r0, #8]
   11834:	orr	r3, r3, r1
   11838:	orr	r3, r3, r2, lsl #8
   1183c:	add	r0, r0, r3
   11840:	pop	{r4, r5, r6, r7, r8}
   11844:	bx	lr
   11848:	mov	r0, #0
   1184c:	pop	{r4, r5, r6, r7, r8}
   11850:	bx	lr
   11854:	mov	r0, r5
   11858:	pop	{r4, r5, r6, r7, r8}
   1185c:	bx	lr
   11860:	mov	r0, r1
   11864:	b	1184c <rpmMD5Update@@Base+0x1638>
   11868:	mov	r0, ip
   1186c:	b	1184c <rpmMD5Update@@Base+0x1638>
   11870:	push	{r4, r5, r6, r7}
   11874:	add	r3, r0, #28
   11878:	ldr	r4, [r0]
   1187c:	lsr	r7, r1, #24
   11880:	ubfx	r6, r1, #16, #8
   11884:	ubfx	r5, r1, #8, #8
   11888:	cmp	r4, #0
   1188c:	uxtb	r1, r1
   11890:	beq	1190c <rpmMD5Update@@Base+0x16f8>
   11894:	mov	r2, #0
   11898:	b	118a8 <rpmMD5Update@@Base+0x1694>
   1189c:	cmp	r2, r4
   118a0:	add	r3, r3, #16
   118a4:	beq	11900 <rpmMD5Update@@Base+0x16ec>
   118a8:	ldrb	ip, [r3, #3]
   118ac:	add	r2, r2, #1
   118b0:	cmp	ip, r1
   118b4:	bne	1189c <rpmMD5Update@@Base+0x1688>
   118b8:	ldrb	r0, [r3, #2]
   118bc:	cmp	r0, r5
   118c0:	bne	1189c <rpmMD5Update@@Base+0x1688>
   118c4:	ldrb	r0, [r3, #1]
   118c8:	cmp	r0, r6
   118cc:	bne	1189c <rpmMD5Update@@Base+0x1688>
   118d0:	ldrb	r0, [r3]
   118d4:	cmp	r0, r7
   118d8:	bne	1189c <rpmMD5Update@@Base+0x1688>
   118dc:	ldrb	r1, [r3, #5]
   118e0:	ldrb	ip, [r3, #4]
   118e4:	ldrb	r2, [r3, #7]
   118e8:	ldrb	r0, [r3, #6]
   118ec:	lsl	r1, r1, #16
   118f0:	orr	r3, r1, ip, lsl #24
   118f4:	orr	r3, r3, r2
   118f8:	orr	r0, r3, r0, lsl #8
   118fc:	b	11904 <rpmMD5Update@@Base+0x16f0>
   11900:	mov	r0, #0
   11904:	pop	{r4, r5, r6, r7}
   11908:	bx	lr
   1190c:	mov	r0, r4
   11910:	b	11904 <rpmMD5Update@@Base+0x16f0>
   11914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11918:	mov	r5, r1
   1191c:	sub	sp, sp, #28
   11920:	movw	r1, #1027	; 0x403
   11924:	mov	r2, r5
   11928:	mov	r6, r0
   1192c:	bl	115c8 <rpmMD5Update@@Base+0x13b4>
   11930:	subs	r4, r0, #0
   11934:	movne	r0, r4
   11938:	beq	11944 <rpmMD5Update@@Base+0x1730>
   1193c:	add	sp, sp, #28
   11940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11944:	movw	r1, #1117	; 0x45d
   11948:	mov	r2, r5
   1194c:	mov	r0, r6
   11950:	bl	115c8 <rpmMD5Update@@Base+0x13b4>
   11954:	mov	r2, r4
   11958:	movw	r1, #1118	; 0x45e
   1195c:	str	r0, [sp, #12]
   11960:	mov	r0, r6
   11964:	bl	115c8 <rpmMD5Update@@Base+0x13b4>
   11968:	mov	r2, r4
   1196c:	movw	r1, #1116	; 0x45c
   11970:	mov	r7, r0
   11974:	mov	r0, r6
   11978:	bl	11208 <rpmMD5Update@@Base+0xff4>
   1197c:	ldr	r3, [sp, #12]
   11980:	cmp	r7, #0
   11984:	cmpne	r3, #0
   11988:	movne	r4, #0
   1198c:	moveq	r4, #1
   11990:	mov	fp, r0
   11994:	beq	11aac <rpmMD5Update@@Base+0x1898>
   11998:	cmp	r0, #0
   1199c:	beq	11aac <rpmMD5Update@@Base+0x1898>
   119a0:	ldr	r9, [r5]
   119a4:	cmp	r9, #0
   119a8:	lslle	r9, r9, #2
   119ac:	movle	r0, r4
   119b0:	ble	119f4 <rpmMD5Update@@Base+0x17e0>
   119b4:	ldr	sl, [sp, #12]
   119b8:	lsl	r9, r9, #2
   119bc:	mov	r6, r4
   119c0:	ldr	r3, [fp, r4]
   119c4:	add	r6, r6, #1
   119c8:	ldr	r0, [r7, r3, lsl #2]
   119cc:	bl	9890 <strlen@plt>
   119d0:	mov	r8, r0
   119d4:	ldr	r0, [sl, r4]
   119d8:	bl	9890 <strlen@plt>
   119dc:	add	r4, r4, #4
   119e0:	cmp	r4, r9
   119e4:	add	r6, r6, r8
   119e8:	add	r6, r6, r0
   119ec:	bne	119c0 <rpmMD5Update@@Base+0x17ac>
   119f0:	mov	r0, r6
   119f4:	add	r0, r0, r9
   119f8:	bl	10a64 <rpmMD5Update@@Base+0x850>
   119fc:	ldr	r4, [r5]
   11a00:	cmp	r4, #0
   11a04:	str	r0, [sp, #16]
   11a08:	add	r4, r0, r4, lsl #2
   11a0c:	ble	11a8c <rpmMD5Update@@Base+0x1878>
   11a10:	ldr	r3, [sp, #12]
   11a14:	sub	sl, fp, #4
   11a18:	ldr	ip, [pc, #152]	; 11ab8 <rpmMD5Update@@Base+0x18a4>
   11a1c:	mov	r6, #0
   11a20:	sub	r9, r3, #4
   11a24:	ldr	r3, [sp, #16]
   11a28:	add	ip, pc, ip
   11a2c:	str	fp, [sp, #20]
   11a30:	sub	r8, r3, #4
   11a34:	mov	fp, r5
   11a38:	mov	r5, ip
   11a3c:	ldr	lr, [sl, #4]!
   11a40:	mov	r1, #1
   11a44:	mov	r3, r5
   11a48:	mov	r0, r4
   11a4c:	mvn	r2, #0
   11a50:	add	r6, r6, r1
   11a54:	ldr	lr, [r7, lr, lsl #2]
   11a58:	str	lr, [sp]
   11a5c:	ldr	lr, [r9, #4]!
   11a60:	str	lr, [sp, #4]
   11a64:	bl	98d8 <__sprintf_chk@plt>
   11a68:	str	r4, [r8, #4]!
   11a6c:	mov	r0, r4
   11a70:	bl	9890 <strlen@plt>
   11a74:	ldr	r3, [fp]
   11a78:	cmp	r3, r6
   11a7c:	add	r0, r0, #1
   11a80:	add	r4, r4, r0
   11a84:	bgt	11a3c <rpmMD5Update@@Base+0x1828>
   11a88:	ldr	fp, [sp, #20]
   11a8c:	ldr	r0, [sp, #12]
   11a90:	bl	96d4 <free@plt>
   11a94:	mov	r0, r7
   11a98:	bl	96d4 <free@plt>
   11a9c:	mov	r0, fp
   11aa0:	bl	96d4 <free@plt>
   11aa4:	ldr	r0, [sp, #16]
   11aa8:	b	1193c <rpmMD5Update@@Base+0x1728>
   11aac:	mov	r0, #0
   11ab0:	str	r0, [r5]
   11ab4:	b	1193c <rpmMD5Update@@Base+0x1728>
   11ab8:	muleq	r0, ip, lr
   11abc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ac0:	sub	sp, sp, #52	; 0x34
   11ac4:	ldr	r9, [pc, #540]	; 11ce8 <rpmMD5Update@@Base+0x1ad4>
   11ac8:	add	r5, sp, #48	; 0x30
   11acc:	ldr	r2, [pc, #536]	; 11cec <rpmMD5Update@@Base+0x1ad8>
   11ad0:	mov	r3, #0
   11ad4:	add	r9, pc, r9
   11ad8:	mov	r1, #1000	; 0x3e8
   11adc:	mov	r4, r0
   11ae0:	ldr	sl, [r9, r2]
   11ae4:	str	r3, [r5, #-20]!	; 0xffffffec
   11ae8:	ldr	r3, [sl]
   11aec:	str	r3, [sp, #44]	; 0x2c
   11af0:	bl	114cc <rpmMD5Update@@Base+0x12b8>
   11af4:	movw	r1, #1001	; 0x3e9
   11af8:	mov	r7, r0
   11afc:	mov	r0, r4
   11b00:	bl	114cc <rpmMD5Update@@Base+0x12b8>
   11b04:	movw	r1, #1002	; 0x3ea
   11b08:	mov	r6, r0
   11b0c:	mov	r0, r4
   11b10:	bl	114cc <rpmMD5Update@@Base+0x12b8>
   11b14:	mov	r2, r5
   11b18:	movw	r1, #1003	; 0x3eb
   11b1c:	mov	r8, r0
   11b20:	mov	r0, r4
   11b24:	bl	11208 <rpmMD5Update@@Base+0xff4>
   11b28:	cmp	r6, #0
   11b2c:	cmpne	r7, #0
   11b30:	mov	r4, r0
   11b34:	beq	11cc0 <rpmMD5Update@@Base+0x1aac>
   11b38:	cmp	r8, #0
   11b3c:	beq	11cc0 <rpmMD5Update@@Base+0x1aac>
   11b40:	cmp	r0, #0
   11b44:	beq	11c64 <rpmMD5Update@@Base+0x1a50>
   11b48:	ldr	r3, [sp, #28]
   11b4c:	cmp	r3, #0
   11b50:	bne	11bcc <rpmMD5Update@@Base+0x19b8>
   11b54:	mov	r0, r7
   11b58:	bl	9890 <strlen@plt>
   11b5c:	mov	r9, r0
   11b60:	mov	r0, r6
   11b64:	bl	9890 <strlen@plt>
   11b68:	mov	r5, r0
   11b6c:	mov	r0, r8
   11b70:	bl	9890 <strlen@plt>
   11b74:	add	r0, r9, r0
   11b78:	add	r0, r0, #3
   11b7c:	add	r0, r0, r5
   11b80:	bl	10a64 <rpmMD5Update@@Base+0x850>
   11b84:	ldr	r3, [pc, #356]	; 11cf0 <rpmMD5Update@@Base+0x1adc>
   11b88:	str	r7, [sp]
   11b8c:	mov	r1, #1
   11b90:	str	r6, [sp, #4]
   11b94:	mvn	r2, #0
   11b98:	str	r8, [sp, #8]
   11b9c:	add	r3, pc, r3
   11ba0:	mov	r5, r0
   11ba4:	bl	98d8 <__sprintf_chk@plt>
   11ba8:	mov	r0, r4
   11bac:	bl	96d4 <free@plt>
   11bb0:	ldr	r2, [sp, #44]	; 0x2c
   11bb4:	mov	r0, r5
   11bb8:	ldr	r3, [sl]
   11bbc:	cmp	r2, r3
   11bc0:	bne	11cbc <rpmMD5Update@@Base+0x1aa8>
   11bc4:	add	sp, sp, #52	; 0x34
   11bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11bcc:	ldr	ip, [r0]
   11bd0:	add	r9, sp, #32
   11bd4:	ldr	r3, [pc, #280]	; 11cf4 <rpmMD5Update@@Base+0x1ae0>
   11bd8:	mov	r1, #1
   11bdc:	mov	r2, #11
   11be0:	mov	r0, r9
   11be4:	str	ip, [sp]
   11be8:	add	r3, pc, r3
   11bec:	bl	98d8 <__sprintf_chk@plt>
   11bf0:	mov	r0, r7
   11bf4:	bl	9890 <strlen@plt>
   11bf8:	mov	r3, r0
   11bfc:	mov	r0, r9
   11c00:	str	r3, [sp, #20]
   11c04:	bl	9890 <strlen@plt>
   11c08:	mov	fp, r0
   11c0c:	mov	r0, r6
   11c10:	bl	9890 <strlen@plt>
   11c14:	mov	r5, r0
   11c18:	mov	r0, r8
   11c1c:	bl	9890 <strlen@plt>
   11c20:	ldr	r3, [sp, #20]
   11c24:	add	r3, r3, fp
   11c28:	add	r3, r3, #4
   11c2c:	add	r5, r3, r5
   11c30:	add	r0, r5, r0
   11c34:	bl	10a64 <rpmMD5Update@@Base+0x850>
   11c38:	ldr	r3, [pc, #184]	; 11cf8 <rpmMD5Update@@Base+0x1ae4>
   11c3c:	str	r9, [sp, #4]
   11c40:	mov	r1, #1
   11c44:	str	r7, [sp]
   11c48:	mvn	r2, #0
   11c4c:	str	r6, [sp, #8]
   11c50:	add	r3, pc, r3
   11c54:	str	r8, [sp, #12]
   11c58:	mov	r5, r0
   11c5c:	bl	98d8 <__sprintf_chk@plt>
   11c60:	b	11ba8 <rpmMD5Update@@Base+0x1994>
   11c64:	mov	r0, r7
   11c68:	bl	9890 <strlen@plt>
   11c6c:	mov	r5, r0
   11c70:	mov	r0, r6
   11c74:	bl	9890 <strlen@plt>
   11c78:	mov	r4, r0
   11c7c:	mov	r0, r8
   11c80:	bl	9890 <strlen@plt>
   11c84:	add	r4, r5, r4
   11c88:	add	r4, r4, #3
   11c8c:	add	r0, r4, r0
   11c90:	bl	10a64 <rpmMD5Update@@Base+0x850>
   11c94:	ldr	r3, [pc, #96]	; 11cfc <rpmMD5Update@@Base+0x1ae8>
   11c98:	str	r7, [sp]
   11c9c:	mov	r1, #1
   11ca0:	str	r6, [sp, #4]
   11ca4:	mvn	r2, #0
   11ca8:	str	r8, [sp, #8]
   11cac:	add	r3, pc, r3
   11cb0:	mov	r5, r0
   11cb4:	bl	98d8 <__sprintf_chk@plt>
   11cb8:	b	11bb0 <rpmMD5Update@@Base+0x199c>
   11cbc:	bl	974c <__stack_chk_fail@plt>
   11cc0:	ldr	r3, [pc, #56]	; 11d00 <rpmMD5Update@@Base+0x1aec>
   11cc4:	mov	r1, #1
   11cc8:	ldr	r0, [pc, #52]	; 11d04 <rpmMD5Update@@Base+0x1af0>
   11ccc:	mov	r2, #27
   11cd0:	ldr	r3, [r9, r3]
   11cd4:	add	r0, pc, r0
   11cd8:	ldr	r3, [r3]
   11cdc:	bl	97d0 <fwrite@plt>
   11ce0:	mov	r0, #1
   11ce4:	bl	9878 <exit@plt>
   11ce8:	andeq	sp, r0, r0, asr #12
   11cec:	andeq	r0, r0, r0, asr #2
   11cf0:	andeq	r4, r0, ip, asr sp
   11cf4:	andeq	r4, r0, r0, lsl #26
   11cf8:	muleq	r0, ip, ip
   11cfc:	andeq	r4, r0, ip, asr #24
   11d00:	andeq	r0, r0, r8, asr r1
   11d04:	strdeq	r4, [r0], -r8
   11d08:	push	{r3, r4, r5, lr}
   11d0c:	sub	r2, r0, #1
   11d10:	ldr	r5, [pc, #116]	; 11d8c <rpmMD5Update@@Base+0x1b78>
   11d14:	add	r4, r0, #7
   11d18:	mov	r0, #0
   11d1c:	add	r5, pc, r5
   11d20:	ldrb	r3, [r2, #1]!
   11d24:	sub	r1, r3, #48	; 0x30
   11d28:	uxtb	ip, r1
   11d2c:	cmp	ip, #9
   11d30:	orrls	r0, r1, r0, lsl #4
   11d34:	bls	11d58 <rpmMD5Update@@Base+0x1b44>
   11d38:	sub	r1, r3, #97	; 0x61
   11d3c:	cmp	r1, #5
   11d40:	bls	11d50 <rpmMD5Update@@Base+0x1b3c>
   11d44:	sub	r1, r3, #65	; 0x41
   11d48:	cmp	r1, #5
   11d4c:	bhi	11d64 <rpmMD5Update@@Base+0x1b50>
   11d50:	sub	r3, r3, #87	; 0x57
   11d54:	orr	r0, r3, r0, lsl #4
   11d58:	cmp	r2, r4
   11d5c:	bne	11d20 <rpmMD5Update@@Base+0x1b0c>
   11d60:	pop	{r3, r4, r5, pc}
   11d64:	ldr	r3, [pc, #36]	; 11d90 <rpmMD5Update@@Base+0x1b7c>
   11d68:	mov	r1, #1
   11d6c:	ldr	r0, [pc, #32]	; 11d94 <rpmMD5Update@@Base+0x1b80>
   11d70:	mov	r2, #17
   11d74:	ldr	r3, [r5, r3]
   11d78:	add	r0, pc, r0
   11d7c:	ldr	r3, [r3]
   11d80:	bl	97d0 <fwrite@plt>
   11d84:	mov	r0, #1
   11d88:	bl	9878 <exit@plt>
   11d8c:	strdeq	sp, [r0], -r8
   11d90:	andeq	r0, r0, r8, asr r1
   11d94:	andeq	r3, r0, r8, ror lr
   11d98:	push	{r3, r4, r5, lr}
   11d9c:	movw	r2, #4148	; 0x1034
   11da0:	ldr	r3, [r0, #16]
   11da4:	add	r1, r0, #20
   11da8:	mov	r4, r0
   11dac:	ldr	r0, [r0, r2]
   11db0:	cmn	r3, #1
   11db4:	movne	r5, r3
   11db8:	moveq	r5, #0
   11dbc:	cmp	r0, r1
   11dc0:	beq	11dc8 <rpmMD5Update@@Base+0x1bb4>
   11dc4:	bl	96d4 <free@plt>
   11dc8:	mov	r0, r4
   11dcc:	bl	96d4 <free@plt>
   11dd0:	mov	r0, r5
   11dd4:	pop	{r3, r4, r5, pc}
   11dd8:	push	{r4, r5, r6, lr}
   11ddc:	mov	r4, r0
   11de0:	add	r0, r0, #4096	; 0x1000
   11de4:	add	r0, r0, #56	; 0x38
   11de8:	bl	9884 <inflateEnd@plt>
   11dec:	ldr	r3, [r4]
   11df0:	cmn	r3, #3
   11df4:	beq	11e44 <rpmMD5Update@@Base+0x1c30>
   11df8:	cmn	r3, #100	; 0x64
   11dfc:	beq	11e84 <rpmMD5Update@@Base+0x1c70>
   11e00:	movw	r3, #4156	; 0x103c
   11e04:	ldr	r5, [r4, r3]
   11e08:	ldr	r3, [r4, #16]
   11e0c:	movw	r1, #4148	; 0x1034
   11e10:	ldr	r1, [r4, r1]
   11e14:	add	r0, r4, #20
   11e18:	cmn	r3, #1
   11e1c:	moveq	r3, #0
   11e20:	cmp	r1, r0
   11e24:	add	r5, r3, r5
   11e28:	beq	11e34 <rpmMD5Update@@Base+0x1c20>
   11e2c:	mov	r0, r1
   11e30:	bl	96d4 <free@plt>
   11e34:	mov	r0, r4
   11e38:	bl	96d4 <free@plt>
   11e3c:	mov	r0, r5
   11e40:	pop	{r4, r5, r6, pc}
   11e44:	movw	r6, #4156	; 0x103c
   11e48:	ldr	r2, [r4, r6]
   11e4c:	cmp	r2, #0
   11e50:	moveq	r5, r2
   11e54:	beq	11e08 <rpmMD5Update@@Base+0x1bf4>
   11e58:	ldr	r0, [r4, #4]
   11e5c:	movw	r3, #4252	; 0x109c
   11e60:	movw	r1, #4152	; 0x1038
   11e64:	ldr	r1, [r4, r1]
   11e68:	ldr	r3, [r0, r3]
   11e6c:	blx	r3
   11e70:	ldr	r3, [r4]
   11e74:	cmn	r0, #1
   11e78:	movne	r2, #0
   11e7c:	strne	r2, [r4, r6]
   11e80:	b	11df8 <rpmMD5Update@@Base+0x1be4>
   11e84:	ldr	r0, [r4, #4]
   11e88:	movw	r3, #4248	; 0x1098
   11e8c:	ldr	r3, [r0, r3]
   11e90:	blx	r3
   11e94:	b	11e00 <rpmMD5Update@@Base+0x1bec>
   11e98:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11e9c:	movw	r7, #4144	; 0x1030
   11ea0:	ldr	r3, [r0, r7]
   11ea4:	mov	r4, r0
   11ea8:	mov	r6, r2
   11eac:	mov	r8, r1
   11eb0:	cmp	r2, r3
   11eb4:	movlt	r5, r2
   11eb8:	movge	r5, r3
   11ebc:	cmp	r5, #0
   11ec0:	bne	11f18 <rpmMD5Update@@Base+0x1d04>
   11ec4:	cmp	r3, #0
   11ec8:	bne	11ee4 <rpmMD5Update@@Base+0x1cd0>
   11ecc:	movw	r3, #4256	; 0x10a0
   11ed0:	movw	r2, #4240	; 0x1090
   11ed4:	ldr	r1, [r4, r3]
   11ed8:	mov	r0, #0
   11edc:	str	r0, [r4, r3]
   11ee0:	str	r1, [r4, r2]
   11ee4:	cmp	r6, #0
   11ee8:	bne	11ef4 <rpmMD5Update@@Base+0x1ce0>
   11eec:	mov	r0, r5
   11ef0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11ef4:	movw	r3, #4240	; 0x1090
   11ef8:	mov	r1, r8
   11efc:	mov	r2, r6
   11f00:	ldr	r3, [r4, r3]
   11f04:	mov	r0, r4
   11f08:	blx	r3
   11f0c:	cmn	r0, #1
   11f10:	addne	r0, r5, r0
   11f14:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11f18:	movw	r9, #4148	; 0x1034
   11f1c:	mov	r0, r1
   11f20:	mov	r2, r5
   11f24:	ldr	r1, [r4, r9]
   11f28:	bl	9704 <memcpy@plt>
   11f2c:	movw	r3, #4128	; 0x1020
   11f30:	ldr	r3, [r4, r3]
   11f34:	rsb	r6, r5, r6
   11f38:	ldr	r2, [r4, r7]
   11f3c:	add	r8, r8, r5
   11f40:	cmp	r3, #0
   11f44:	rsb	r2, r5, r2
   11f48:	str	r2, [r4, r7]
   11f4c:	beq	11f68 <rpmMD5Update@@Base+0x1d54>
   11f50:	movw	r2, #4124	; 0x101c
   11f54:	ldr	r1, [r4, r9]
   11f58:	ldr	r0, [r4, r2]
   11f5c:	mov	r2, r5
   11f60:	blx	r3
   11f64:	ldr	r2, [r4, r7]
   11f68:	movw	r3, #4140	; 0x102c
   11f6c:	cmp	r2, #0
   11f70:	ldr	r1, [r4, r3]
   11f74:	add	r1, r5, r1
   11f78:	str	r1, [r4, r3]
   11f7c:	bne	11fac <rpmMD5Update@@Base+0x1d98>
   11f80:	movw	r7, #4148	; 0x1034
   11f84:	add	r3, r4, #20
   11f88:	ldr	r0, [r4, r7]
   11f8c:	cmp	r0, r3
   11f90:	beq	11ecc <rpmMD5Update@@Base+0x1cb8>
   11f94:	bl	96d4 <free@plt>
   11f98:	movw	r3, #4144	; 0x1030
   11f9c:	ldr	r3, [r4, r3]
   11fa0:	mov	r2, #0
   11fa4:	str	r2, [r4, r7]
   11fa8:	b	11ec4 <rpmMD5Update@@Base+0x1cb0>
   11fac:	movw	r3, #4148	; 0x1034
   11fb0:	ldr	r0, [r4, r3]
   11fb4:	add	r1, r0, r5
   11fb8:	bl	96c8 <memmove@plt>
   11fbc:	movw	r3, #4144	; 0x1030
   11fc0:	ldr	r3, [r4, r3]
   11fc4:	cmp	r3, #0
   11fc8:	bne	11ee4 <rpmMD5Update@@Base+0x1cd0>
   11fcc:	b	11f80 <rpmMD5Update@@Base+0x1d6c>
   11fd0:	push	{r3, r4, r5, lr}
   11fd4:	subs	r4, r2, #0
   11fd8:	mov	r5, r0
   11fdc:	blt	120bc <rpmMD5Update@@Base+0x1ea8>
   11fe0:	ldr	r3, [r0, #16]
   11fe4:	cmn	r3, #1
   11fe8:	beq	11ff4 <rpmMD5Update@@Base+0x1de0>
   11fec:	cmp	r4, r3
   11ff0:	movcs	r4, r3
   11ff4:	cmp	r4, #0
   11ff8:	beq	12054 <rpmMD5Update@@Base+0x1e40>
   11ffc:	ldr	r0, [r5]
   12000:	cmn	r0, #5
   12004:	beq	120bc <rpmMD5Update@@Base+0x1ea8>
   12008:	ble	12064 <rpmMD5Update@@Base+0x1e50>
   1200c:	cmn	r0, #3
   12010:	beq	120f8 <rpmMD5Update@@Base+0x1ee4>
   12014:	blt	120c4 <rpmMD5Update@@Base+0x1eb0>
   12018:	cmn	r0, #2
   1201c:	bne	120e8 <rpmMD5Update@@Base+0x1ed4>
   12020:	cmn	r3, #1
   12024:	mov	r0, r1
   12028:	beq	12138 <rpmMD5Update@@Base+0x1f24>
   1202c:	mov	r1, r4
   12030:	mov	r2, #1
   12034:	ldr	r3, [r5, #4]
   12038:	bl	9800 <fread@plt>
   1203c:	cmp	r0, #1
   12040:	bne	120bc <rpmMD5Update@@Base+0x1ea8>
   12044:	ldr	r3, [r5, #16]
   12048:	cmn	r3, #1
   1204c:	rsbne	r3, r4, r3
   12050:	strne	r3, [r5, #16]
   12054:	movw	r3, #4116	; 0x1014
   12058:	mov	r0, r4
   1205c:	str	r4, [r5, r3]
   12060:	pop	{r3, r4, r5, pc}
   12064:	cmn	r0, #100	; 0x64
   12068:	beq	12088 <rpmMD5Update@@Base+0x1e74>
   1206c:	cmn	r0, #6
   12070:	moveq	r4, #0
   12074:	bne	120e8 <rpmMD5Update@@Base+0x1ed4>
   12078:	cmn	r3, #1
   1207c:	rsbne	r3, r4, r3
   12080:	strne	r3, [r5, #16]
   12084:	b	12054 <rpmMD5Update@@Base+0x1e40>
   12088:	ldr	r0, [r5, #4]
   1208c:	movw	r3, #4240	; 0x1090
   12090:	mov	r2, r4
   12094:	ldr	r3, [r0, r3]
   12098:	blx	r3
   1209c:	ldr	r3, [r5, #4]
   120a0:	movw	r2, #4144	; 0x1030
   120a4:	ldr	r2, [r3, r2]
   120a8:	cmp	r2, #0
   120ac:	mov	r4, r0
   120b0:	beq	12114 <rpmMD5Update@@Base+0x1f00>
   120b4:	cmp	r4, #0
   120b8:	bge	12044 <rpmMD5Update@@Base+0x1e30>
   120bc:	mvn	r0, #0
   120c0:	pop	{r3, r4, r5, pc}
   120c4:	mov	r0, r1
   120c8:	mov	r2, r4
   120cc:	ldr	r1, [r5, #4]
   120d0:	bl	9704 <memcpy@plt>
   120d4:	ldr	r2, [r5, #4]
   120d8:	ldr	r3, [r5, #16]
   120dc:	add	r2, r2, r4
   120e0:	str	r2, [r5, #4]
   120e4:	b	12078 <rpmMD5Update@@Base+0x1e64>
   120e8:	mov	r2, r4
   120ec:	bl	96b0 <read@plt>
   120f0:	mov	r4, r0
   120f4:	b	120b4 <rpmMD5Update@@Base+0x1ea0>
   120f8:	ldr	r0, [r5, #4]
   120fc:	movw	r3, #4240	; 0x1090
   12100:	mov	r2, r4
   12104:	ldr	r3, [r0, r3]
   12108:	blx	r3
   1210c:	mov	r4, r0
   12110:	b	120b4 <rpmMD5Update@@Base+0x1ea0>
   12114:	ldr	r1, [r3, #4]
   12118:	movw	ip, #4248	; 0x1098
   1211c:	ldr	r2, [r3]
   12120:	mov	r0, r3
   12124:	ldr	r3, [r3, ip]
   12128:	str	r1, [r5, #4]
   1212c:	str	r2, [r5]
   12130:	blx	r3
   12134:	b	120b4 <rpmMD5Update@@Base+0x1ea0>
   12138:	mov	r2, r4
   1213c:	mov	r1, #1
   12140:	ldr	r3, [r5, #4]
   12144:	bl	9800 <fread@plt>
   12148:	subs	r4, r0, #0
   1214c:	bne	120b4 <rpmMD5Update@@Base+0x1ea0>
   12150:	ldr	r0, [r5, #4]
   12154:	bl	96ec <ferror@plt>
   12158:	cmp	r0, #0
   1215c:	beq	12044 <rpmMD5Update@@Base+0x1e30>
   12160:	b	120bc <rpmMD5Update@@Base+0x1ea8>
   12164:	push	{r4, r5, r6, lr}
   12168:	mov	r5, r0
   1216c:	mov	r6, r1
   12170:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   12174:	cmn	r0, #1
   12178:	mov	r4, r0
   1217c:	beq	121a8 <rpmMD5Update@@Base+0x1f94>
   12180:	movw	r3, #4128	; 0x1020
   12184:	ldr	r3, [r5, r3]
   12188:	cmp	r3, #0
   1218c:	beq	12198 <rpmMD5Update@@Base+0x1f84>
   12190:	cmp	r0, #0
   12194:	bne	121b0 <rpmMD5Update@@Base+0x1f9c>
   12198:	movw	r3, #4140	; 0x102c
   1219c:	ldr	r2, [r5, r3]
   121a0:	add	r2, r4, r2
   121a4:	str	r2, [r5, r3]
   121a8:	mov	r0, r4
   121ac:	pop	{r4, r5, r6, pc}
   121b0:	movw	r2, #4124	; 0x101c
   121b4:	mov	r1, r6
   121b8:	ldr	r0, [r5, r2]
   121bc:	mov	r2, r4
   121c0:	blx	r3
   121c4:	b	12198 <rpmMD5Update@@Base+0x1f84>
   121c8:	push	{r4, r5, r6, lr}
   121cc:	mov	r4, r0
   121d0:	add	r0, r0, #4096	; 0x1000
   121d4:	add	r0, r0, #56	; 0x38
   121d8:	bl	98c0 <lzma_end@plt>
   121dc:	ldr	r3, [r4]
   121e0:	cmn	r3, #3
   121e4:	beq	1222c <rpmMD5Update@@Base+0x2018>
   121e8:	movw	r3, #4156	; 0x103c
   121ec:	ldr	r5, [r4, r3]
   121f0:	ldr	r3, [r4, #16]
   121f4:	movw	r1, #4148	; 0x1034
   121f8:	ldr	r1, [r4, r1]
   121fc:	add	r0, r4, #20
   12200:	cmn	r3, #1
   12204:	moveq	r3, #0
   12208:	cmp	r1, r0
   1220c:	add	r5, r3, r5
   12210:	beq	1221c <rpmMD5Update@@Base+0x2008>
   12214:	mov	r0, r1
   12218:	bl	96d4 <free@plt>
   1221c:	mov	r0, r4
   12220:	bl	96d4 <free@plt>
   12224:	mov	r0, r5
   12228:	pop	{r4, r5, r6, pc}
   1222c:	movw	r6, #4156	; 0x103c
   12230:	ldr	r2, [r4, r6]
   12234:	cmp	r2, #0
   12238:	moveq	r5, r2
   1223c:	beq	121f0 <rpmMD5Update@@Base+0x1fdc>
   12240:	ldr	r0, [r4, #4]
   12244:	movw	r3, #4252	; 0x109c
   12248:	movw	r1, #4152	; 0x1038
   1224c:	ldr	r1, [r4, r1]
   12250:	ldr	r3, [r0, r3]
   12254:	blx	r3
   12258:	cmn	r0, #1
   1225c:	movne	r5, #0
   12260:	ldreq	r5, [r4, r6]
   12264:	strne	r5, [r4, r6]
   12268:	b	121f0 <rpmMD5Update@@Base+0x1fdc>
   1226c:	push	{r3, r4, r5, lr}
   12270:	mov	r4, r0
   12274:	add	r0, r0, #4096	; 0x1000
   12278:	add	r0, r0, #56	; 0x38
   1227c:	bl	9794 <BZ2_bzDecompressEnd@plt>
   12280:	ldr	r3, [r4]
   12284:	cmn	r3, #3
   12288:	beq	122d0 <rpmMD5Update@@Base+0x20bc>
   1228c:	movw	r3, #4156	; 0x103c
   12290:	ldr	r2, [r4, r3]
   12294:	ldr	r3, [r4, #16]
   12298:	movw	r1, #4148	; 0x1034
   1229c:	ldr	r1, [r4, r1]
   122a0:	add	r0, r4, #20
   122a4:	cmn	r3, #1
   122a8:	moveq	r3, #0
   122ac:	cmp	r1, r0
   122b0:	add	r5, r3, r2
   122b4:	beq	122c0 <rpmMD5Update@@Base+0x20ac>
   122b8:	mov	r0, r1
   122bc:	bl	96d4 <free@plt>
   122c0:	mov	r0, r4
   122c4:	bl	96d4 <free@plt>
   122c8:	mov	r0, r5
   122cc:	pop	{r3, r4, r5, pc}
   122d0:	movw	r5, #4156	; 0x103c
   122d4:	ldr	r2, [r4, r5]
   122d8:	cmp	r2, #0
   122dc:	beq	12294 <rpmMD5Update@@Base+0x2080>
   122e0:	ldr	r0, [r4, #4]
   122e4:	movw	r3, #4252	; 0x109c
   122e8:	movw	r1, #4152	; 0x1038
   122ec:	ldr	r1, [r4, r1]
   122f0:	ldr	r3, [r0, r3]
   122f4:	blx	r3
   122f8:	cmn	r0, #1
   122fc:	movne	r2, #0
   12300:	ldreq	r2, [r4, r5]
   12304:	strne	r2, [r4, r5]
   12308:	b	12294 <rpmMD5Update@@Base+0x2080>
   1230c:	push	{r4, r5, r6, r7, lr}
   12310:	sub	sp, sp, #100	; 0x64
   12314:	add	r5, r0, #4096	; 0x1000
   12318:	add	r6, sp, #8
   1231c:	add	r5, r5, #56	; 0x38
   12320:	mov	r1, #0
   12324:	mov	r2, #88	; 0x58
   12328:	mov	r4, r0
   1232c:	mov	r0, r6
   12330:	mov	r7, r1
   12334:	bl	98e4 <memset@plt>
   12338:	mov	r1, r6
   1233c:	mov	r2, #88	; 0x58
   12340:	mov	r0, r5
   12344:	bl	9704 <memcpy@plt>
   12348:	mov	r2, #33554432	; 0x2000000
   1234c:	mov	r0, r5
   12350:	str	r7, [sp]
   12354:	mov	r3, #0
   12358:	bl	97f4 <lzma_auto_decoder@plt>
   1235c:	subs	r2, r0, #0
   12360:	bne	1239c <rpmMD5Update@@Base+0x2188>
   12364:	movw	r3, #4116	; 0x1014
   12368:	movw	ip, #4156	; 0x103c
   1236c:	ldr	r3, [r4, r3]
   12370:	movw	r5, #4120	; 0x1018
   12374:	movw	r1, #4152	; 0x1038
   12378:	mov	r0, r4
   1237c:	cmn	r3, #1
   12380:	str	r2, [r4, r5]
   12384:	moveq	r3, #0
   12388:	str	r3, [r4, ip]
   1238c:	add	r3, r4, #20
   12390:	str	r3, [r4, r1]
   12394:	add	sp, sp, #100	; 0x64
   12398:	pop	{r4, r5, r6, r7, pc}
   1239c:	mov	r0, r4
   123a0:	bl	96d4 <free@plt>
   123a4:	mov	r0, r7
   123a8:	b	12394 <rpmMD5Update@@Base+0x2180>
   123ac:	push	{r4, lr}
   123b0:	mov	r4, r0
   123b4:	ldr	r0, [r0]
   123b8:	cmp	r0, #0
   123bc:	popeq	{r4, pc}
   123c0:	ldr	r1, [r1]
   123c4:	bl	9770 <realloc@plt>
   123c8:	cmp	r0, #0
   123cc:	strne	r0, [r4]
   123d0:	pop	{r4, pc}
   123d4:	push	{r3, r4, r5, lr}
   123d8:	movw	r2, #4140	; 0x102c
   123dc:	ldr	r3, [r0]
   123e0:	mov	r4, r0
   123e4:	ldr	r5, [r0, r2]
   123e8:	cmn	r3, #5
   123ec:	beq	12400 <rpmMD5Update@@Base+0x21ec>
   123f0:	mov	r0, r4
   123f4:	bl	96d4 <free@plt>
   123f8:	mov	r0, r5
   123fc:	pop	{r3, r4, r5, pc}
   12400:	add	r1, r0, #4096	; 0x1000
   12404:	ldr	r0, [r0, #4]
   12408:	add	r1, r1, #44	; 0x2c
   1240c:	bl	123ac <rpmMD5Update@@Base+0x2198>
   12410:	b	123f0 <rpmMD5Update@@Base+0x21dc>
   12414:	cmp	r1, #0
   12418:	cmneq	r2, #2
   1241c:	push	{r4, r5, r6, r7, r8, lr}
   12420:	mov	r5, r2
   12424:	mov	r6, r1
   12428:	mov	r4, r0
   1242c:	beq	124d8 <rpmMD5Update@@Base+0x22c4>
   12430:	cmp	r2, #0
   12434:	blt	12568 <rpmMD5Update@@Base+0x2354>
   12438:	beq	124d0 <rpmMD5Update@@Base+0x22bc>
   1243c:	cmp	r3, #0
   12440:	bne	124e4 <rpmMD5Update@@Base+0x22d0>
   12444:	movw	r2, #4144	; 0x1030
   12448:	movw	r3, #4148	; 0x1034
   1244c:	ldr	r7, [r0, r2]
   12450:	ldr	r0, [r0, r3]
   12454:	cmp	r0, #0
   12458:	beq	12468 <rpmMD5Update@@Base+0x2254>
   1245c:	add	r3, r4, #20
   12460:	cmp	r0, r3
   12464:	bne	12508 <rpmMD5Update@@Base+0x22f4>
   12468:	add	r0, r5, r7
   1246c:	bl	983c <malloc@plt>
   12470:	subs	r8, r0, #0
   12474:	beq	12568 <rpmMD5Update@@Base+0x2354>
   12478:	cmp	r7, #0
   1247c:	bne	12550 <rpmMD5Update@@Base+0x233c>
   12480:	mov	r1, r6
   12484:	mov	r2, r5
   12488:	mov	r0, r8
   1248c:	movw	r6, #4148	; 0x1034
   12490:	bl	9704 <memcpy@plt>
   12494:	movw	r1, #4240	; 0x1090
   12498:	ldr	r0, [pc, #208]	; 12570 <rpmMD5Update@@Base+0x235c>
   1249c:	movw	r3, #4144	; 0x1030
   124a0:	ldr	r2, [r4, r1]
   124a4:	ldr	ip, [r4, r3]
   124a8:	add	r0, pc, r0
   124ac:	cmp	r2, r0
   124b0:	str	r8, [r4, r6]
   124b4:	add	r5, r5, ip
   124b8:	str	r5, [r4, r3]
   124bc:	addne	r3, r3, #112	; 0x70
   124c0:	strne	r0, [r4, r1]
   124c4:	mov	r0, #0
   124c8:	strne	r2, [r4, r3]
   124cc:	pop	{r4, r5, r6, r7, r8, pc}
   124d0:	mov	r0, r2
   124d4:	pop	{r4, r5, r6, r7, r8, pc}
   124d8:	movw	r3, #4144	; 0x1030
   124dc:	ldr	r0, [r0, r3]
   124e0:	pop	{r4, r5, r6, r7, r8, pc}
   124e4:	movw	r3, #4148	; 0x1034
   124e8:	ldr	r0, [r0, r3]
   124ec:	movw	r3, #4144	; 0x1030
   124f0:	ldr	r7, [r4, r3]
   124f4:	cmp	r0, #0
   124f8:	beq	1253c <rpmMD5Update@@Base+0x2328>
   124fc:	add	r3, r4, #20
   12500:	cmp	r0, r3
   12504:	beq	1253c <rpmMD5Update@@Base+0x2328>
   12508:	add	r1, r5, r7
   1250c:	bl	9770 <realloc@plt>
   12510:	subs	r8, r0, #0
   12514:	movwne	r3, #4144	; 0x1030
   12518:	ldrne	r7, [r4, r3]
   1251c:	beq	12568 <rpmMD5Update@@Base+0x2354>
   12520:	cmp	r7, #0
   12524:	beq	12480 <rpmMD5Update@@Base+0x226c>
   12528:	mov	r2, r7
   1252c:	add	r0, r8, r5
   12530:	mov	r1, r8
   12534:	bl	96c8 <memmove@plt>
   12538:	b	12480 <rpmMD5Update@@Base+0x226c>
   1253c:	rsb	r3, r7, #4096	; 0x1000
   12540:	cmp	r5, r3
   12544:	addls	r8, r4, #20
   12548:	bls	12520 <rpmMD5Update@@Base+0x230c>
   1254c:	b	12454 <rpmMD5Update@@Base+0x2240>
   12550:	mov	r2, r7
   12554:	add	r1, r4, #20
   12558:	bl	9704 <memcpy@plt>
   1255c:	movw	r3, #4144	; 0x1030
   12560:	ldr	r7, [r4, r3]
   12564:	b	12520 <rpmMD5Update@@Base+0x230c>
   12568:	mvn	r0, #0
   1256c:	pop	{r4, r5, r6, r7, r8, pc}
   12570:			; <UNDEFINED> instruction: 0xfffff9e8
   12574:	mov	r3, #0
   12578:	b	12414 <rpmMD5Update@@Base+0x2200>
   1257c:	mov	r3, #0
   12580:	b	12414 <rpmMD5Update@@Base+0x2200>
   12584:	mov	r3, #0
   12588:	b	12414 <rpmMD5Update@@Base+0x2200>
   1258c:	mov	r3, #1
   12590:	b	12414 <rpmMD5Update@@Base+0x2200>
   12594:	movw	r3, #4120	; 0x1018
   12598:	ldr	r3, [r0, r3]
   1259c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125a0:	cmp	r3, #0
   125a4:	sub	sp, sp, #12
   125a8:	mov	r4, r0
   125ac:	movne	r0, #0
   125b0:	str	r2, [sp, #4]
   125b4:	bne	127d0 <rpmMD5Update@@Base+0x25bc>
   125b8:	ldr	r3, [sp, #4]
   125bc:	add	r9, r4, #4096	; 0x1000
   125c0:	movw	r0, #4168	; 0x1048
   125c4:	movw	r2, #4164	; 0x1044
   125c8:	add	sl, r4, #20
   125cc:	add	r9, r9, #56	; 0x38
   125d0:	str	r3, [r4, r0]
   125d4:	movw	fp, #4156	; 0x103c
   125d8:	movw	r8, #4116	; 0x1014
   125dc:	str	r1, [r4, r2]
   125e0:	b	12668 <rpmMD5Update@@Base+0x2454>
   125e4:	mov	r0, r9
   125e8:	mov	r1, #0
   125ec:	bl	96a4 <inflate@plt>
   125f0:	cmp	r0, #1
   125f4:	mov	r5, r0
   125f8:	bhi	127d8 <rpmMD5Update@@Base+0x25c4>
   125fc:	ldr	r2, [r4, fp]
   12600:	subs	r6, r6, r2
   12604:	beq	12634 <rpmMD5Update@@Base+0x2420>
   12608:	movw	r2, #4128	; 0x1020
   1260c:	ldr	ip, [r4, r2]
   12610:	cmp	ip, #0
   12614:	beq	12634 <rpmMD5Update@@Base+0x2420>
   12618:	add	r2, r2, #24
   1261c:	movw	r0, #4124	; 0x101c
   12620:	ldr	r0, [r4, r0]
   12624:	ldr	r1, [r4, r2]
   12628:	mov	r2, r6
   1262c:	rsb	r1, r6, r1
   12630:	blx	ip
   12634:	movw	r7, #4140	; 0x102c
   12638:	cmp	r5, #1
   1263c:	ldr	r2, [r4, r7]
   12640:	add	r6, r6, r2
   12644:	str	r6, [r4, r7]
   12648:	beq	126ac <rpmMD5Update@@Base+0x2498>
   1264c:	movw	r2, #4168	; 0x1048
   12650:	ldr	r2, [r4, r2]
   12654:	cmp	r2, #0
   12658:	beq	127e4 <rpmMD5Update@@Base+0x25d0>
   1265c:	ldr	r2, [r4, r8]
   12660:	cmp	r2, #0
   12664:	beq	127d8 <rpmMD5Update@@Base+0x25c4>
   12668:	ldr	r6, [r4, fp]
   1266c:	cmp	r6, #0
   12670:	bne	125e4 <rpmMD5Update@@Base+0x23d0>
   12674:	ldr	r6, [r4, r8]
   12678:	cmp	r6, #0
   1267c:	beq	125e4 <rpmMD5Update@@Base+0x23d0>
   12680:	mov	r0, r4
   12684:	mov	r1, sl
   12688:	mov	r2, #4096	; 0x1000
   1268c:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   12690:	cmn	r0, #1
   12694:	beq	127d8 <rpmMD5Update@@Base+0x25c4>
   12698:	ldr	r6, [r4, r8]
   1269c:	movw	r2, #4152	; 0x1038
   126a0:	str	sl, [r4, r2]
   126a4:	str	r6, [r4, fp]
   126a8:	b	125e4 <rpmMD5Update@@Base+0x23d0>
   126ac:	movw	r8, #4156	; 0x103c
   126b0:	movw	r3, #4120	; 0x1018
   126b4:	ldr	r2, [r4, r8]
   126b8:	str	r5, [r4, r3]
   126bc:	cmp	r2, #7
   126c0:	bhi	127f0 <rpmMD5Update@@Base+0x25dc>
   126c4:	cmp	r2, #0
   126c8:	streq	r6, [r4, r7]
   126cc:	beq	1272c <rpmMD5Update@@Base+0x2518>
   126d0:	add	r3, r3, #8
   126d4:	ldr	r3, [r4, r3]
   126d8:	cmp	r3, #0
   126dc:	beq	12814 <rpmMD5Update@@Base+0x2600>
   126e0:	movw	r0, #4124	; 0x101c
   126e4:	movw	r1, #4152	; 0x1038
   126e8:	ldr	r0, [r4, r0]
   126ec:	ldr	r1, [r4, r1]
   126f0:	blx	r3
   126f4:	ldr	r2, [r4, r8]
   126f8:	ldr	r3, [r4, r7]
   126fc:	cmp	r2, #0
   12700:	add	r3, r2, r3
   12704:	str	r3, [r4, r7]
   12708:	beq	1272c <rpmMD5Update@@Base+0x2518>
   1270c:	movw	r3, #4152	; 0x1038
   12710:	add	r0, r4, #20
   12714:	ldr	r1, [r4, r3]
   12718:	cmp	r0, r1
   1271c:	beq	12724 <rpmMD5Update@@Base+0x2510>
   12720:	bl	96c8 <memmove@plt>
   12724:	movw	r3, #4156	; 0x103c
   12728:	ldr	r2, [r4, r3]
   1272c:	rsb	r5, r2, #8
   12730:	add	r1, r4, r2
   12734:	add	r1, r1, #20
   12738:	mov	r0, r4
   1273c:	mov	r2, r5
   12740:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   12744:	cmp	r5, r0
   12748:	bne	127d8 <rpmMD5Update@@Base+0x25c4>
   1274c:	add	r6, r4, #28
   12750:	movw	r2, #4152	; 0x1038
   12754:	movw	r3, #4156	; 0x103c
   12758:	str	r6, [r4, r2]
   1275c:	mov	r1, r6
   12760:	mov	r2, #0
   12764:	str	r2, [r4, r3]
   12768:	movw	r3, #4128	; 0x1020
   1276c:	ldr	r3, [r4, r3]
   12770:	cmp	r3, #0
   12774:	beq	12794 <rpmMD5Update@@Base+0x2580>
   12778:	movw	r2, #4124	; 0x101c
   1277c:	rsb	r1, r5, r1
   12780:	ldr	r0, [r4, r2]
   12784:	mov	r2, r5
   12788:	blx	r3
   1278c:	movw	r3, #4152	; 0x1038
   12790:	ldr	r1, [r4, r3]
   12794:	cmp	r6, r1
   12798:	beq	127b0 <rpmMD5Update@@Base+0x259c>
   1279c:	rsb	r0, r5, r4
   127a0:	rsb	r1, r5, r1
   127a4:	add	r0, r0, #28
   127a8:	mov	r2, r5
   127ac:	bl	96c8 <memmove@plt>
   127b0:	movw	r3, #4140	; 0x102c
   127b4:	movw	r1, #4168	; 0x1048
   127b8:	ldr	r2, [r4, r3]
   127bc:	ldr	r0, [r4, r1]
   127c0:	add	r5, r5, r2
   127c4:	str	r5, [r4, r3]
   127c8:	ldr	r3, [sp, #4]
   127cc:	rsb	r0, r0, r3
   127d0:	add	sp, sp, #12
   127d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127d8:	mvn	r0, #0
   127dc:	add	sp, sp, #12
   127e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127e4:	ldr	r0, [sp, #4]
   127e8:	add	sp, sp, #12
   127ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127f0:	movw	r3, #4152	; 0x1038
   127f4:	mov	r5, #8
   127f8:	ldr	r1, [r4, r3]
   127fc:	sub	r2, r2, #8
   12800:	add	r6, r4, #28
   12804:	str	r2, [r4, r8]
   12808:	add	r1, r1, r5
   1280c:	str	r1, [r4, r3]
   12810:	b	12768 <rpmMD5Update@@Base+0x2554>
   12814:	add	r6, r6, r2
   12818:	str	r6, [r4, r7]
   1281c:	b	1270c <rpmMD5Update@@Base+0x24f8>
   12820:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12824:	movw	r3, #4120	; 0x1018
   12828:	ldr	r3, [r0, r3]
   1282c:	mov	r4, r0
   12830:	mov	sl, r2
   12834:	cmp	r3, #0
   12838:	bne	1292c <rpmMD5Update@@Base+0x2718>
   1283c:	add	r8, r0, #4096	; 0x1000
   12840:	movw	r2, #4172	; 0x104c
   12844:	movw	r3, #4168	; 0x1048
   12848:	str	sl, [r0, r2]
   1284c:	add	r9, r0, #20
   12850:	add	r8, r8, #56	; 0x38
   12854:	movw	fp, #4156	; 0x103c
   12858:	movw	r7, #4116	; 0x1014
   1285c:	str	r1, [r0, r3]
   12860:	b	128e8 <rpmMD5Update@@Base+0x26d4>
   12864:	mov	r0, r8
   12868:	mov	r1, #0
   1286c:	bl	968c <lzma_code@plt>
   12870:	cmp	r0, #1
   12874:	mov	r5, r0
   12878:	bhi	12934 <rpmMD5Update@@Base+0x2720>
   1287c:	ldr	r2, [r4, fp]
   12880:	subs	r6, r6, r2
   12884:	beq	128b4 <rpmMD5Update@@Base+0x26a0>
   12888:	movw	r3, #4128	; 0x1020
   1288c:	ldr	r3, [r4, r3]
   12890:	cmp	r3, #0
   12894:	beq	128b4 <rpmMD5Update@@Base+0x26a0>
   12898:	movw	r2, #4152	; 0x1038
   1289c:	movw	r0, #4124	; 0x101c
   128a0:	ldr	r1, [r4, r2]
   128a4:	mov	r2, r6
   128a8:	ldr	r0, [r4, r0]
   128ac:	rsb	r1, r6, r1
   128b0:	blx	r3
   128b4:	movw	r3, #4140	; 0x102c
   128b8:	cmp	r5, #1
   128bc:	ldr	r2, [r4, r3]
   128c0:	add	r6, r6, r2
   128c4:	str	r6, [r4, r3]
   128c8:	beq	1293c <rpmMD5Update@@Base+0x2728>
   128cc:	movw	r3, #4172	; 0x104c
   128d0:	ldr	r3, [r4, r3]
   128d4:	cmp	r3, #0
   128d8:	beq	12954 <rpmMD5Update@@Base+0x2740>
   128dc:	ldr	r3, [r4, r7]
   128e0:	cmp	r3, #0
   128e4:	beq	12934 <rpmMD5Update@@Base+0x2720>
   128e8:	ldr	r6, [r4, fp]
   128ec:	cmp	r6, #0
   128f0:	bne	12864 <rpmMD5Update@@Base+0x2650>
   128f4:	ldr	r6, [r4, r7]
   128f8:	cmp	r6, #0
   128fc:	beq	12864 <rpmMD5Update@@Base+0x2650>
   12900:	mov	r0, r4
   12904:	mov	r1, r9
   12908:	mov	r2, #4096	; 0x1000
   1290c:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   12910:	cmn	r0, #1
   12914:	beq	12934 <rpmMD5Update@@Base+0x2720>
   12918:	ldr	r6, [r4, r7]
   1291c:	movw	r3, #4152	; 0x1038
   12920:	str	r9, [r4, r3]
   12924:	str	r6, [r4, fp]
   12928:	b	12864 <rpmMD5Update@@Base+0x2650>
   1292c:	mov	r0, #0
   12930:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12934:	mvn	r0, #0
   12938:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1293c:	movw	r2, #4172	; 0x104c
   12940:	movw	r3, #4120	; 0x1018
   12944:	ldr	r0, [r4, r2]
   12948:	str	r5, [r4, r3]
   1294c:	rsb	r0, r0, sl
   12950:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12954:	mov	r0, sl
   12958:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1295c:	push	{r3, r4, r5, r6, r7, lr}
   12960:	subs	r4, r2, #0
   12964:	mov	r5, r0
   12968:	mov	r6, r1
   1296c:	beq	12a88 <rpmMD5Update@@Base+0x2874>
   12970:	ldr	r3, [r0, #16]
   12974:	cmn	r3, #1
   12978:	beq	12984 <rpmMD5Update@@Base+0x2770>
   1297c:	cmp	r3, r4
   12980:	bcc	12af4 <rpmMD5Update@@Base+0x28e0>
   12984:	ldr	r0, [r5]
   12988:	add	r3, r0, #6
   1298c:	cmp	r3, #4
   12990:	addls	pc, pc, r3, lsl #2
   12994:	b	12afc <rpmMD5Update@@Base+0x28e8>
   12998:	b	12a2c <rpmMD5Update@@Base+0x2818>
   1299c:	b	129ac <rpmMD5Update@@Base+0x2798>
   129a0:	b	12ad4 <rpmMD5Update@@Base+0x28c0>
   129a4:	b	12ab4 <rpmMD5Update@@Base+0x28a0>
   129a8:	b	12a90 <rpmMD5Update@@Base+0x287c>
   129ac:	movw	r3, #4140	; 0x102c
   129b0:	ldr	r7, [r5, #4]
   129b4:	ldr	r3, [r5, r3]
   129b8:	adds	r2, r4, r3
   129bc:	bcs	12aac <rpmMD5Update@@Base+0x2898>
   129c0:	cmp	r3, #0
   129c4:	beq	12b10 <rpmMD5Update@@Base+0x28fc>
   129c8:	sub	r1, r2, #1
   129cc:	sub	r0, r3, #1
   129d0:	eor	r1, r1, r0
   129d4:	bic	r1, r1, #8128	; 0x1fc0
   129d8:	bic	r1, r1, #63	; 0x3f
   129dc:	cmp	r1, #0
   129e0:	beq	12b30 <rpmMD5Update@@Base+0x291c>
   129e4:	add	r1, r2, #8128	; 0x1fc0
   129e8:	add	r1, r1, #63	; 0x3f
   129ec:	bic	r1, r1, #8128	; 0x1fc0
   129f0:	bic	r1, r1, #63	; 0x3f
   129f4:	cmp	r2, r1
   129f8:	bhi	12aac <rpmMD5Update@@Base+0x2898>
   129fc:	ldr	r0, [r7]
   12a00:	bl	9770 <realloc@plt>
   12a04:	cmp	r0, #0
   12a08:	beq	12aac <rpmMD5Update@@Base+0x2898>
   12a0c:	movw	r3, #4140	; 0x102c
   12a10:	mov	r2, r0
   12a14:	ldr	r3, [r5, r3]
   12a18:	str	r0, [r7]
   12a1c:	add	r0, r2, r3
   12a20:	mov	r1, r6
   12a24:	mov	r2, r4
   12a28:	bl	9704 <memcpy@plt>
   12a2c:	cmn	r4, #1
   12a30:	beq	12aac <rpmMD5Update@@Base+0x2898>
   12a34:	ldr	r3, [r5, #16]
   12a38:	cmn	r3, #1
   12a3c:	rsbne	r3, r4, r3
   12a40:	strne	r3, [r5, #16]
   12a44:	cmp	r4, #0
   12a48:	beq	12a70 <rpmMD5Update@@Base+0x285c>
   12a4c:	movw	r3, #4128	; 0x1020
   12a50:	ldr	r3, [r5, r3]
   12a54:	cmp	r3, #0
   12a58:	beq	12a70 <rpmMD5Update@@Base+0x285c>
   12a5c:	movw	r2, #4124	; 0x101c
   12a60:	mov	r1, r6
   12a64:	ldr	r0, [r5, r2]
   12a68:	mov	r2, r4
   12a6c:	blx	r3
   12a70:	movw	r3, #4140	; 0x102c
   12a74:	mov	r0, r4
   12a78:	ldr	r2, [r5, r3]
   12a7c:	add	r4, r4, r2
   12a80:	str	r4, [r5, r3]
   12a84:	pop	{r3, r4, r5, r6, r7, pc}
   12a88:	mov	r0, r4
   12a8c:	pop	{r3, r4, r5, r6, r7, pc}
   12a90:	mov	r0, r6
   12a94:	mov	r1, r4
   12a98:	mov	r2, #1
   12a9c:	ldr	r3, [r5, #4]
   12aa0:	bl	97d0 <fwrite@plt>
   12aa4:	cmp	r0, #1
   12aa8:	beq	12a2c <rpmMD5Update@@Base+0x2818>
   12aac:	mvn	r0, #0
   12ab0:	pop	{r3, r4, r5, r6, r7, pc}
   12ab4:	ldr	r0, [r5, #4]
   12ab8:	movw	r3, #4244	; 0x1094
   12abc:	mov	r2, r4
   12ac0:	mov	r1, r6
   12ac4:	ldr	r3, [r0, r3]
   12ac8:	blx	r3
   12acc:	mov	r4, r0
   12ad0:	b	12a2c <rpmMD5Update@@Base+0x2818>
   12ad4:	ldr	r0, [r5, #4]
   12ad8:	mov	r1, r6
   12adc:	mov	r2, r4
   12ae0:	bl	9704 <memcpy@plt>
   12ae4:	ldr	r3, [r5, #4]
   12ae8:	add	r3, r3, r4
   12aec:	str	r3, [r5, #4]
   12af0:	b	12a2c <rpmMD5Update@@Base+0x2818>
   12af4:	mov	r0, #0
   12af8:	pop	{r3, r4, r5, r6, r7, pc}
   12afc:	mov	r2, r4
   12b00:	mov	r1, r6
   12b04:	bl	9914 <write@plt>
   12b08:	mov	r4, r0
   12b0c:	b	12a2c <rpmMD5Update@@Base+0x2818>
   12b10:	add	r0, r4, #8128	; 0x1fc0
   12b14:	add	r0, r0, #63	; 0x3f
   12b18:	bic	r0, r0, #8128	; 0x1fc0
   12b1c:	bic	r0, r0, #63	; 0x3f
   12b20:	cmp	r2, r0
   12b24:	bhi	12aac <rpmMD5Update@@Base+0x2898>
   12b28:	bl	983c <malloc@plt>
   12b2c:	b	12a04 <rpmMD5Update@@Base+0x27f0>
   12b30:	ldr	r2, [r7]
   12b34:	b	12a1c <rpmMD5Update@@Base+0x2808>
   12b38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b3c:	sub	sp, sp, #12
   12b40:	add	r3, r0, #4096	; 0x1000
   12b44:	movw	r1, #4156	; 0x103c
   12b48:	movw	r2, #4152	; 0x1038
   12b4c:	str	r3, [sp, #4]
   12b50:	add	r8, r3, #56	; 0x38
   12b54:	mov	r4, r0
   12b58:	mov	r3, #0
   12b5c:	add	r6, r0, #20
   12b60:	str	r3, [r0, r1]
   12b64:	movw	r7, #4172	; 0x104c
   12b68:	mov	sl, #4096	; 0x1000
   12b6c:	movw	r9, #4168	; 0x1048
   12b70:	str	r3, [r0, r2]
   12b74:	b	12ba0 <rpmMD5Update@@Base+0x298c>
   12b78:	ldr	r5, [r4, r7]
   12b7c:	rsb	r5, r5, #4096	; 0x1000
   12b80:	cmp	r5, #0
   12b84:	mov	r2, r5
   12b88:	ble	12b98 <rpmMD5Update@@Base+0x2984>
   12b8c:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12b90:	cmp	r5, r0
   12b94:	bne	12bc8 <rpmMD5Update@@Base+0x29b4>
   12b98:	cmp	fp, #1
   12b9c:	beq	12bd4 <rpmMD5Update@@Base+0x29c0>
   12ba0:	str	sl, [r4, r7]
   12ba4:	mov	r1, #3
   12ba8:	mov	r0, r8
   12bac:	str	r6, [r4, r9]
   12bb0:	bl	968c <lzma_code@plt>
   12bb4:	mov	r1, r6
   12bb8:	mov	fp, r0
   12bbc:	cmp	fp, #1
   12bc0:	mov	r0, r4
   12bc4:	bls	12b78 <rpmMD5Update@@Base+0x2964>
   12bc8:	mvn	r0, #0
   12bcc:	add	sp, sp, #12
   12bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bd4:	mov	r0, r8
   12bd8:	bl	98c0 <lzma_end@plt>
   12bdc:	ldr	r3, [r4]
   12be0:	cmn	r3, #5
   12be4:	beq	12c04 <rpmMD5Update@@Base+0x29f0>
   12be8:	movw	r3, #4140	; 0x102c
   12bec:	mov	r0, r4
   12bf0:	ldr	r4, [r4, r3]
   12bf4:	bl	96d4 <free@plt>
   12bf8:	mov	r0, r4
   12bfc:	add	sp, sp, #12
   12c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c04:	ldr	r3, [sp, #4]
   12c08:	ldr	r0, [r4, #4]
   12c0c:	add	r1, r3, #44	; 0x2c
   12c10:	bl	123ac <rpmMD5Update@@Base+0x2198>
   12c14:	b	12be8 <rpmMD5Update@@Base+0x29d4>
   12c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c1c:	cmp	r2, #0
   12c20:	sub	sp, sp, #12
   12c24:	mov	r4, r0
   12c28:	str	r2, [sp, #4]
   12c2c:	ble	12ccc <rpmMD5Update@@Base+0x2ab8>
   12c30:	add	r7, r0, #4096	; 0x1000
   12c34:	add	r5, r0, #20
   12c38:	ldr	r0, [sp, #4]
   12c3c:	movw	r3, #4156	; 0x103c
   12c40:	movw	r2, #4152	; 0x1038
   12c44:	add	r7, r7, #56	; 0x38
   12c48:	mov	sl, r3
   12c4c:	movw	r6, #4172	; 0x104c
   12c50:	str	r0, [r4, r3]
   12c54:	mov	r9, #4096	; 0x1000
   12c58:	movw	r8, #4168	; 0x1048
   12c5c:	str	r1, [r4, r2]
   12c60:	b	12c90 <rpmMD5Update@@Base+0x2a7c>
   12c64:	ldr	r3, [r4, r6]
   12c68:	rsb	fp, r3, #4096	; 0x1000
   12c6c:	cmp	fp, #0
   12c70:	mov	r2, fp
   12c74:	ble	12c84 <rpmMD5Update@@Base+0x2a70>
   12c78:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12c7c:	cmp	fp, r0
   12c80:	bne	12cb4 <rpmMD5Update@@Base+0x2aa0>
   12c84:	ldr	r3, [r4, sl]
   12c88:	cmp	r3, #0
   12c8c:	beq	12cc0 <rpmMD5Update@@Base+0x2aac>
   12c90:	str	r9, [r4, r6]
   12c94:	mov	r1, #0
   12c98:	mov	r0, r7
   12c9c:	str	r5, [r4, r8]
   12ca0:	bl	968c <lzma_code@plt>
   12ca4:	mov	r1, r5
   12ca8:	cmp	r0, #0
   12cac:	mov	r0, r4
   12cb0:	beq	12c64 <rpmMD5Update@@Base+0x2a50>
   12cb4:	mvn	r0, #0
   12cb8:	add	sp, sp, #12
   12cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cc0:	ldr	r0, [sp, #4]
   12cc4:	add	sp, sp, #12
   12cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ccc:	moveq	r0, #0
   12cd0:	mvnne	r0, #0
   12cd4:	add	sp, sp, #12
   12cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ce0:	sub	sp, sp, #12
   12ce4:	add	r3, r0, #4096	; 0x1000
   12ce8:	mov	r4, r0
   12cec:	str	r3, [sp, #4]
   12cf0:	add	r8, r3, #56	; 0x38
   12cf4:	add	r6, r0, #20
   12cf8:	movw	r7, #4168	; 0x1048
   12cfc:	mov	sl, #4096	; 0x1000
   12d00:	movw	r9, #4164	; 0x1044
   12d04:	b	12d30 <rpmMD5Update@@Base+0x2b1c>
   12d08:	ldr	r5, [r4, r7]
   12d0c:	rsb	r5, r5, #4096	; 0x1000
   12d10:	cmp	r5, #0
   12d14:	mov	r2, r5
   12d18:	ble	12d28 <rpmMD5Update@@Base+0x2b14>
   12d1c:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12d20:	cmp	r5, r0
   12d24:	bne	12d58 <rpmMD5Update@@Base+0x2b44>
   12d28:	cmp	fp, #1
   12d2c:	beq	12d64 <rpmMD5Update@@Base+0x2b50>
   12d30:	str	sl, [r4, r7]
   12d34:	mov	r1, #4
   12d38:	mov	r0, r8
   12d3c:	str	r6, [r4, r9]
   12d40:	bl	97a0 <deflate@plt>
   12d44:	mov	r1, r6
   12d48:	mov	fp, r0
   12d4c:	cmp	fp, #1
   12d50:	mov	r0, r4
   12d54:	bls	12d08 <rpmMD5Update@@Base+0x2af4>
   12d58:	mvn	r0, #0
   12d5c:	add	sp, sp, #12
   12d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d64:	mov	r0, r8
   12d68:	bl	9920 <deflateEnd@plt>
   12d6c:	movw	r2, #4132	; 0x1024
   12d70:	movw	r3, #4136	; 0x1028
   12d74:	ldr	ip, [r4, r2]
   12d78:	ldr	r3, [r4, r3]
   12d7c:	mov	r2, #8
   12d80:	mov	r1, r6
   12d84:	mov	r0, r4
   12d88:	lsr	r5, ip, r2
   12d8c:	lsr	lr, ip, #16
   12d90:	strb	ip, [r4, #20]
   12d94:	lsr	ip, ip, #24
   12d98:	strb	lr, [r4, #22]
   12d9c:	lsr	lr, r3, r2
   12da0:	strb	r3, [r4, #24]
   12da4:	strb	ip, [r4, #23]
   12da8:	lsr	ip, r3, #16
   12dac:	strb	r5, [r4, #21]
   12db0:	lsr	r3, r3, #24
   12db4:	strb	lr, [r4, #25]
   12db8:	strb	ip, [r4, #26]
   12dbc:	strb	r3, [r4, #27]
   12dc0:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12dc4:	cmp	r0, #8
   12dc8:	bne	12d58 <rpmMD5Update@@Base+0x2b44>
   12dcc:	ldr	r3, [r4]
   12dd0:	cmn	r3, #5
   12dd4:	beq	12df4 <rpmMD5Update@@Base+0x2be0>
   12dd8:	movw	r3, #4140	; 0x102c
   12ddc:	mov	r0, r4
   12de0:	ldr	r4, [r4, r3]
   12de4:	bl	96d4 <free@plt>
   12de8:	mov	r0, r4
   12dec:	add	sp, sp, #12
   12df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12df4:	ldr	r3, [sp, #4]
   12df8:	ldr	r0, [r4, #4]
   12dfc:	add	r1, r3, #44	; 0x2c
   12e00:	bl	123ac <rpmMD5Update@@Base+0x2198>
   12e04:	b	12dd8 <rpmMD5Update@@Base+0x2bc4>
   12e08:	b	1295c <rpmMD5Update@@Base+0x2748>
   12e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e10:	cmp	r2, #0
   12e14:	sub	sp, sp, #12
   12e18:	mov	r4, r0
   12e1c:	str	r2, [sp, #4]
   12e20:	ble	12ec0 <rpmMD5Update@@Base+0x2cac>
   12e24:	add	r7, r0, #4096	; 0x1000
   12e28:	add	r5, r0, #20
   12e2c:	ldr	r0, [sp, #4]
   12e30:	movw	r3, #4156	; 0x103c
   12e34:	movw	r2, #4152	; 0x1038
   12e38:	add	r7, r7, #56	; 0x38
   12e3c:	mov	sl, r3
   12e40:	movw	r6, #4172	; 0x104c
   12e44:	str	r0, [r4, r3]
   12e48:	mov	r9, #4096	; 0x1000
   12e4c:	movw	r8, #4168	; 0x1048
   12e50:	str	r1, [r4, r2]
   12e54:	b	12e84 <rpmMD5Update@@Base+0x2c70>
   12e58:	ldr	r3, [r4, r6]
   12e5c:	rsb	fp, r3, #4096	; 0x1000
   12e60:	cmp	fp, #0
   12e64:	mov	r2, fp
   12e68:	ble	12e78 <rpmMD5Update@@Base+0x2c64>
   12e6c:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12e70:	cmp	fp, r0
   12e74:	bne	12ea8 <rpmMD5Update@@Base+0x2c94>
   12e78:	ldr	r3, [r4, sl]
   12e7c:	cmp	r3, #0
   12e80:	beq	12eb4 <rpmMD5Update@@Base+0x2ca0>
   12e84:	str	r9, [r4, r6]
   12e88:	mov	r1, #0
   12e8c:	mov	r0, r7
   12e90:	str	r5, [r4, r8]
   12e94:	bl	989c <BZ2_bzCompress@plt>
   12e98:	mov	r1, r5
   12e9c:	cmp	r0, #1
   12ea0:	mov	r0, r4
   12ea4:	beq	12e58 <rpmMD5Update@@Base+0x2c44>
   12ea8:	mvn	r0, #0
   12eac:	add	sp, sp, #12
   12eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12eb4:	ldr	r0, [sp, #4]
   12eb8:	add	sp, sp, #12
   12ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ec0:	moveq	r0, #0
   12ec4:	mvnne	r0, #0
   12ec8:	add	sp, sp, #12
   12ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ed4:	sub	sp, sp, #12
   12ed8:	add	r3, r0, #4096	; 0x1000
   12edc:	movw	r1, #4156	; 0x103c
   12ee0:	movw	r2, #4152	; 0x1038
   12ee4:	str	r3, [sp, #4]
   12ee8:	add	r8, r3, #56	; 0x38
   12eec:	mov	r4, r0
   12ef0:	mov	r3, #0
   12ef4:	add	r6, r0, #20
   12ef8:	str	r3, [r0, r1]
   12efc:	movw	r7, #4172	; 0x104c
   12f00:	mov	sl, #4096	; 0x1000
   12f04:	movw	r9, #4168	; 0x1048
   12f08:	str	r3, [r0, r2]
   12f0c:	b	12f38 <rpmMD5Update@@Base+0x2d24>
   12f10:	ldr	r5, [r4, r7]
   12f14:	rsb	r5, r5, #4096	; 0x1000
   12f18:	cmp	r5, #0
   12f1c:	mov	r2, r5
   12f20:	ble	12f30 <rpmMD5Update@@Base+0x2d1c>
   12f24:	bl	1295c <rpmMD5Update@@Base+0x2748>
   12f28:	cmp	r5, r0
   12f2c:	bne	12f64 <rpmMD5Update@@Base+0x2d50>
   12f30:	cmp	fp, #4
   12f34:	beq	12f70 <rpmMD5Update@@Base+0x2d5c>
   12f38:	str	sl, [r4, r7]
   12f3c:	mov	r1, #2
   12f40:	mov	r0, r8
   12f44:	str	r6, [r4, r9]
   12f48:	bl	989c <BZ2_bzCompress@plt>
   12f4c:	mov	r1, r6
   12f50:	mov	fp, r0
   12f54:	sub	r2, fp, #3
   12f58:	cmp	r2, #1
   12f5c:	mov	r0, r4
   12f60:	bls	12f10 <rpmMD5Update@@Base+0x2cfc>
   12f64:	mvn	r0, #0
   12f68:	add	sp, sp, #12
   12f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f70:	mov	r0, r8
   12f74:	bl	9830 <BZ2_bzCompressEnd@plt>
   12f78:	ldr	r3, [r4]
   12f7c:	cmn	r3, #5
   12f80:	beq	12fa0 <rpmMD5Update@@Base+0x2d8c>
   12f84:	movw	r3, #4140	; 0x102c
   12f88:	mov	r0, r4
   12f8c:	ldr	r4, [r4, r3]
   12f90:	bl	96d4 <free@plt>
   12f94:	mov	r0, r4
   12f98:	add	sp, sp, #12
   12f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fa0:	ldr	r3, [sp, #4]
   12fa4:	ldr	r0, [r4, #4]
   12fa8:	add	r1, r3, #44	; 0x2c
   12fac:	bl	123ac <rpmMD5Update@@Base+0x2198>
   12fb0:	b	12f84 <rpmMD5Update@@Base+0x2d70>
   12fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fb8:	cmp	r2, #0
   12fbc:	sub	sp, sp, #12
   12fc0:	mov	fp, r0
   12fc4:	str	r2, [sp]
   12fc8:	str	r1, [sp, #4]
   12fcc:	ble	130a0 <rpmMD5Update@@Base+0x2e8c>
   12fd0:	ldr	r3, [sp]
   12fd4:	movw	r2, #4156	; 0x103c
   12fd8:	add	r6, r0, #4096	; 0x1000
   12fdc:	movw	r1, #4152	; 0x1038
   12fe0:	add	r6, r6, #56	; 0x38
   12fe4:	add	r4, r0, #20
   12fe8:	str	r3, [r0, r2]
   12fec:	mov	r9, r2
   12ff0:	ldr	r3, [sp, #4]
   12ff4:	movw	r5, #4168	; 0x1048
   12ff8:	mov	r8, #4096	; 0x1000
   12ffc:	movw	r7, #4164	; 0x1044
   13000:	str	r3, [r0, r1]
   13004:	b	13034 <rpmMD5Update@@Base+0x2e20>
   13008:	ldr	ip, [fp, r5]
   1300c:	rsb	sl, ip, #4096	; 0x1000
   13010:	cmp	sl, #0
   13014:	mov	r2, sl
   13018:	ble	13028 <rpmMD5Update@@Base+0x2e14>
   1301c:	bl	1295c <rpmMD5Update@@Base+0x2748>
   13020:	cmp	sl, r0
   13024:	bne	13058 <rpmMD5Update@@Base+0x2e44>
   13028:	ldr	r2, [fp, r9]
   1302c:	cmp	r2, #0
   13030:	beq	13068 <rpmMD5Update@@Base+0x2e54>
   13034:	str	r8, [fp, r5]
   13038:	mov	r1, #0
   1303c:	mov	r0, r6
   13040:	str	r4, [fp, r7]
   13044:	bl	97a0 <deflate@plt>
   13048:	mov	r1, r4
   1304c:	cmp	r0, #0
   13050:	mov	r0, fp
   13054:	beq	13008 <rpmMD5Update@@Base+0x2df4>
   13058:	mvn	sl, #0
   1305c:	mov	r0, sl
   13060:	add	sp, sp, #12
   13064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13068:	movw	ip, #4136	; 0x1028
   1306c:	ldr	r2, [sp]
   13070:	ldr	lr, [fp, ip]
   13074:	movw	r4, #4132	; 0x1024
   13078:	ldr	r0, [fp, r4]
   1307c:	add	lr, r2, lr
   13080:	ldr	r1, [sp, #4]
   13084:	str	lr, [fp, ip]
   13088:	bl	96e0 <crc32@plt>
   1308c:	ldr	sl, [sp]
   13090:	str	r0, [fp, r4]
   13094:	mov	r0, sl
   13098:	add	sp, sp, #12
   1309c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130a0:	moveq	sl, #0
   130a4:	mvnne	sl, #0
   130a8:	mov	r0, sl
   130ac:	add	sp, sp, #12
   130b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130b4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130b8:	movw	r3, #4120	; 0x1018
   130bc:	ldr	r3, [r0, r3]
   130c0:	mov	r4, r0
   130c4:	mov	r9, r2
   130c8:	cmp	r3, #0
   130cc:	bne	131bc <rpmMD5Update@@Base+0x2fa8>
   130d0:	add	r7, r0, #4096	; 0x1000
   130d4:	movw	r2, #4172	; 0x104c
   130d8:	movw	r3, #4168	; 0x1048
   130dc:	str	r9, [r0, r2]
   130e0:	add	r8, r0, #20
   130e4:	add	r7, r7, #56	; 0x38
   130e8:	movw	sl, #4156	; 0x103c
   130ec:	movw	fp, #4116	; 0x1014
   130f0:	str	r1, [r0, r3]
   130f4:	b	13178 <rpmMD5Update@@Base+0x2f64>
   130f8:	mov	r0, r7
   130fc:	bl	992c <BZ2_bzDecompress@plt>
   13100:	bics	r3, r0, #4
   13104:	mov	r6, r0
   13108:	bne	131c4 <rpmMD5Update@@Base+0x2fb0>
   1310c:	ldr	r3, [r4, sl]
   13110:	subs	r5, r5, r3
   13114:	beq	13144 <rpmMD5Update@@Base+0x2f30>
   13118:	movw	r3, #4128	; 0x1020
   1311c:	ldr	r3, [r4, r3]
   13120:	cmp	r3, #0
   13124:	beq	13144 <rpmMD5Update@@Base+0x2f30>
   13128:	movw	r2, #4152	; 0x1038
   1312c:	movw	r0, #4124	; 0x101c
   13130:	ldr	r1, [r4, r2]
   13134:	mov	r2, r5
   13138:	ldr	r0, [r4, r0]
   1313c:	rsb	r1, r5, r1
   13140:	blx	r3
   13144:	movw	r3, #4140	; 0x102c
   13148:	cmp	r6, #4
   1314c:	ldr	r2, [r4, r3]
   13150:	add	r5, r5, r2
   13154:	str	r5, [r4, r3]
   13158:	beq	131cc <rpmMD5Update@@Base+0x2fb8>
   1315c:	movw	r3, #4172	; 0x104c
   13160:	ldr	r3, [r4, r3]
   13164:	cmp	r3, #0
   13168:	beq	131e8 <rpmMD5Update@@Base+0x2fd4>
   1316c:	ldr	r3, [r4, fp]
   13170:	cmp	r3, #0
   13174:	beq	131c4 <rpmMD5Update@@Base+0x2fb0>
   13178:	ldr	r5, [r4, sl]
   1317c:	cmp	r5, #0
   13180:	bne	130f8 <rpmMD5Update@@Base+0x2ee4>
   13184:	ldr	r3, [r4, fp]
   13188:	cmp	r3, #0
   1318c:	beq	130f8 <rpmMD5Update@@Base+0x2ee4>
   13190:	mov	r0, r4
   13194:	mov	r1, r8
   13198:	mov	r2, #4096	; 0x1000
   1319c:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   131a0:	cmn	r0, #1
   131a4:	beq	131c4 <rpmMD5Update@@Base+0x2fb0>
   131a8:	ldr	r5, [r4, fp]
   131ac:	movw	r3, #4152	; 0x1038
   131b0:	str	r8, [r4, r3]
   131b4:	str	r5, [r4, sl]
   131b8:	b	130f8 <rpmMD5Update@@Base+0x2ee4>
   131bc:	mov	r0, #0
   131c0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131c4:	mvn	r0, #0
   131c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131cc:	movw	r2, #4172	; 0x104c
   131d0:	movw	r3, #4120	; 0x1018
   131d4:	ldr	r0, [r4, r2]
   131d8:	mov	r2, #1
   131dc:	str	r2, [r4, r3]
   131e0:	rsb	r0, r0, r9
   131e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131e8:	mov	r0, r9
   131ec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131f0:	ldr	ip, [pc, #2572]	; 13c04 <rpmMD5Update@@Base+0x39f0>
   131f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131f8:	mov	r6, r0
   131fc:	ldr	r0, [pc, #2564]	; 13c08 <rpmMD5Update@@Base+0x39f4>
   13200:	add	ip, pc, ip
   13204:	mov	fp, r3
   13208:	subs	r3, r6, #119	; 0x77
   1320c:	rsbs	r9, r3, #0
   13210:	mov	r7, r1
   13214:	ldr	r5, [ip, r0]
   13218:	adcs	r9, r9, r3
   1321c:	subs	r4, fp, #255	; 0xff
   13220:	mov	r1, ip
   13224:	rsbs	sl, r4, #0
   13228:	sub	sp, sp, #228	; 0xe4
   1322c:	adcs	sl, sl, r4
   13230:	ldr	r1, [r5]
   13234:	tst	sl, r9
   13238:	mov	r8, r2
   1323c:	ldr	ip, [sp, #268]	; 0x10c
   13240:	ldr	r2, [sp, #272]	; 0x110
   13244:	str	r1, [sp, #220]	; 0xdc
   13248:	bne	133ec <rpmMD5Update@@Base+0x31d8>
   1324c:	cmp	r6, #119	; 0x77
   13250:	cmpne	r6, #114	; 0x72
   13254:	bne	133ec <rpmMD5Update@@Base+0x31d8>
   13258:	cmn	r7, #99	; 0x63
   1325c:	beq	13324 <rpmMD5Update@@Base+0x3110>
   13260:	movw	r0, #4264	; 0x10a8
   13264:	str	r2, [sp, #24]
   13268:	str	ip, [sp, #20]
   1326c:	bl	983c <malloc@plt>
   13270:	ldr	r2, [sp, #24]
   13274:	ldr	ip, [sp, #20]
   13278:	subs	r4, r0, #0
   1327c:	beq	133ec <rpmMD5Update@@Base+0x31d8>
   13280:	ldr	r3, [sp, #264]	; 0x108
   13284:	cmn	r7, #5
   13288:	movw	r0, #4140	; 0x102c
   1328c:	str	r7, [r4]
   13290:	str	r8, [r4, #4]
   13294:	movne	r1, #0
   13298:	str	r3, [r4, #16]
   1329c:	moveq	r1, #1
   132a0:	movw	r7, #4144	; 0x1030
   132a4:	tst	r9, r1
   132a8:	mov	r1, #0
   132ac:	str	r1, [r4, r0]
   132b0:	add	r0, r0, #8
   132b4:	str	r1, [r4, r7]
   132b8:	add	r7, r7, #112	; 0x70
   132bc:	str	r1, [r4, r0]
   132c0:	movw	r0, #4128	; 0x1020
   132c4:	str	r1, [r4, r7]
   132c8:	movw	r7, #4124	; 0x101c
   132cc:	str	ip, [r4, r0]
   132d0:	movw	r0, #4116	; 0x1014
   132d4:	str	r2, [r4, r7]
   132d8:	mvn	r2, #0
   132dc:	str	r2, [r4, r0]
   132e0:	strne	r1, [r8]
   132e4:	cmp	sl, #0
   132e8:	bne	13408 <rpmMD5Update@@Base+0x31f4>
   132ec:	uxtb	r3, fp
   132f0:	ubfx	fp, fp, #8, #8
   132f4:	str	r3, [r4, #8]
   132f8:	str	fp, [r4, #12]
   132fc:	cmp	r3, #6
   13300:	addls	pc, pc, r3, lsl #2
   13304:	b	133e4 <rpmMD5Update@@Base+0x31d0>
   13308:	b	136c4 <rpmMD5Update@@Base+0x34b0>
   1330c:	b	13344 <rpmMD5Update@@Base+0x3130>
   13310:	b	13624 <rpmMD5Update@@Base+0x3410>
   13314:	b	13344 <rpmMD5Update@@Base+0x3130>
   13318:	b	133e4 <rpmMD5Update@@Base+0x31d0>
   1331c:	b	13554 <rpmMD5Update@@Base+0x3340>
   13320:	b	13494 <rpmMD5Update@@Base+0x3280>
   13324:	ldr	r7, [r8]
   13328:	mov	r4, r8
   1332c:	ldr	r8, [r8, #4]
   13330:	b	13280 <rpmMD5Update@@Base+0x306c>
   13334:	mov	r2, #1
   13338:	mov	r3, #0
   1333c:	str	r2, [r4, #8]
   13340:	str	r3, [r4, #12]
   13344:	cmp	r6, #114	; 0x72
   13348:	movw	r0, #4184	; 0x1058
   1334c:	movw	r1, #4188	; 0x105c
   13350:	movw	r2, #4192	; 0x1060
   13354:	mov	r3, #0
   13358:	str	r3, [r4, r0]
   1335c:	str	r3, [r4, r1]
   13360:	str	r3, [r4, r2]
   13364:	beq	13940 <rpmMD5Update@@Base+0x372c>
   13368:	cmp	r9, #0
   1336c:	movw	r1, #4240	; 0x1090
   13370:	movw	r2, #4252	; 0x109c
   13374:	str	r3, [r4, r1]
   13378:	str	r3, [r4, r2]
   1337c:	movweq	r3, #4244	; 0x1094
   13380:	streq	r9, [r4, r3]
   13384:	ldrne	r2, [pc, #2176]	; 13c0c <rpmMD5Update@@Base+0x39f8>
   13388:	movwne	r3, #4244	; 0x1094
   1338c:	addne	r2, pc, r2
   13390:	strne	r2, [r4, r3]
   13394:	ldr	ip, [pc, #2164]	; 13c10 <rpmMD5Update@@Base+0x39fc>
   13398:	movw	r3, #4248	; 0x1098
   1339c:	mov	r0, #0
   133a0:	add	ip, pc, ip
   133a4:	mov	r1, r0
   133a8:	mov	r2, r0
   133ac:	str	ip, [r4, r3]
   133b0:	bl	96e0 <crc32@plt>
   133b4:	ldr	r1, [r4, #12]
   133b8:	movw	r3, #4132	; 0x1024
   133bc:	movw	r2, #4136	; 0x1028
   133c0:	cmp	r1, #0
   133c4:	mov	r1, #0
   133c8:	str	r1, [r4, r2]
   133cc:	str	r0, [r4, r3]
   133d0:	moveq	r3, #9
   133d4:	streq	r3, [r4, #12]
   133d8:	ldr	r3, [r4, #8]
   133dc:	cmp	r3, #3
   133e0:	bne	13714 <rpmMD5Update@@Base+0x3500>
   133e4:	mov	r0, r4
   133e8:	bl	96d4 <free@plt>
   133ec:	mov	r0, #0
   133f0:	ldr	r2, [sp, #220]	; 0xdc
   133f4:	ldr	r3, [r5]
   133f8:	cmp	r2, r3
   133fc:	bne	13c00 <rpmMD5Update@@Base+0x39ec>
   13400:	add	sp, sp, #228	; 0xe4
   13404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13408:	ldr	r2, [sp, #264]	; 0x108
   1340c:	cmp	r2, #1
   13410:	bls	136b8 <rpmMD5Update@@Base+0x34a4>
   13414:	mov	r0, r4
   13418:	add	r1, r4, #20
   1341c:	mov	r2, #4096	; 0x1000
   13420:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   13424:	cmn	r0, #1
   13428:	beq	133e4 <rpmMD5Update@@Base+0x31d0>
   1342c:	ldrh	r3, [r4, #20]
   13430:	movw	r2, #23106	; 0x5a42
   13434:	cmp	r3, r2
   13438:	beq	13614 <rpmMD5Update@@Base+0x3400>
   1343c:	movw	r2, #35615	; 0x8b1f
   13440:	cmp	r3, r2
   13444:	beq	13334 <rpmMD5Update@@Base+0x3120>
   13448:	ldr	r1, [r4, #20]
   1344c:	movw	r3, #19711	; 0x4cff
   13450:	movt	r3, #90	; 0x5a
   13454:	bic	r2, r1, #-16777216	; 0xff000000
   13458:	cmp	r2, r3
   1345c:	beq	13544 <rpmMD5Update@@Base+0x3330>
   13460:	cmp	r2, #93	; 0x5d
   13464:	beq	13544 <rpmMD5Update@@Base+0x3330>
   13468:	movw	r3, #14333	; 0x37fd
   1346c:	movt	r3, #22650	; 0x587a
   13470:	cmp	r1, r3
   13474:	bne	136b8 <rpmMD5Update@@Base+0x34a4>
   13478:	ldrb	r3, [r4, #24]
   1347c:	cmp	r3, #90	; 0x5a
   13480:	bne	136b8 <rpmMD5Update@@Base+0x34a4>
   13484:	mov	fp, #0
   13488:	mov	r3, #6
   1348c:	str	fp, [r4, #12]
   13490:	str	r3, [r4, #8]
   13494:	cmp	r6, #114	; 0x72
   13498:	movw	r1, #4184	; 0x1058
   1349c:	movw	r2, #4188	; 0x105c
   134a0:	mov	r3, #0
   134a4:	str	r3, [r4, r1]
   134a8:	str	r3, [r4, r2]
   134ac:	beq	13b34 <rpmMD5Update@@Base+0x3920>
   134b0:	cmp	r9, #0
   134b4:	movw	r1, #4240	; 0x1090
   134b8:	movw	r2, #4252	; 0x109c
   134bc:	str	r3, [r4, r1]
   134c0:	str	r3, [r4, r2]
   134c4:	movweq	r3, #4244	; 0x1094
   134c8:	streq	r9, [r4, r3]
   134cc:	ldrne	r2, [pc, #1856]	; 13c14 <rpmMD5Update@@Base+0x3a00>
   134d0:	movwne	r3, #4244	; 0x1094
   134d4:	addne	r2, pc, r2
   134d8:	strne	r2, [r4, r3]
   134dc:	ldr	ip, [pc, #1844]	; 13c18 <rpmMD5Update@@Base+0x3a04>
   134e0:	add	r6, sp, #120	; 0x78
   134e4:	movw	r3, #4248	; 0x1098
   134e8:	mov	r1, #0
   134ec:	add	ip, pc, ip
   134f0:	mov	r0, r6
   134f4:	mov	r2, #88	; 0x58
   134f8:	str	ip, [r4, r3]
   134fc:	bl	98e4 <memset@plt>
   13500:	cmp	fp, #0
   13504:	moveq	r7, #3
   13508:	streq	r7, [r4, #12]
   1350c:	bne	137e0 <rpmMD5Update@@Base+0x35cc>
   13510:	add	r3, r4, #4096	; 0x1000
   13514:	mov	r1, r6
   13518:	add	r3, r3, #56	; 0x38
   1351c:	mov	r2, #88	; 0x58
   13520:	mov	r0, r3
   13524:	bl	9704 <memcpy@plt>
   13528:	mov	r1, r7
   1352c:	mov	r2, #10
   13530:	bl	9740 <lzma_easy_encoder@plt>
   13534:	cmp	r0, #0
   13538:	mov	r0, r4
   1353c:	beq	133f0 <rpmMD5Update@@Base+0x31dc>
   13540:	b	133e8 <rpmMD5Update@@Base+0x31d4>
   13544:	mov	fp, #0
   13548:	mov	r3, #5
   1354c:	str	fp, [r4, #12]
   13550:	str	r3, [r4, #8]
   13554:	cmp	r6, #114	; 0x72
   13558:	movw	r1, #4184	; 0x1058
   1355c:	movw	r2, #4188	; 0x105c
   13560:	mov	r3, #0
   13564:	str	r3, [r4, r1]
   13568:	str	r3, [r4, r2]
   1356c:	beq	138fc <rpmMD5Update@@Base+0x36e8>
   13570:	cmp	r9, #0
   13574:	movw	r1, #4240	; 0x1090
   13578:	movw	r2, #4252	; 0x109c
   1357c:	str	r3, [r4, r1]
   13580:	str	r3, [r4, r2]
   13584:	movweq	r3, #4244	; 0x1094
   13588:	streq	r9, [r4, r3]
   1358c:	ldrne	r2, [pc, #1672]	; 13c1c <rpmMD5Update@@Base+0x3a08>
   13590:	movwne	r3, #4244	; 0x1094
   13594:	addne	r2, pc, r2
   13598:	strne	r2, [r4, r3]
   1359c:	ldr	ip, [pc, #1660]	; 13c20 <rpmMD5Update@@Base+0x3a0c>
   135a0:	add	r7, sp, #32
   135a4:	movw	r3, #4248	; 0x1098
   135a8:	mov	r1, #0
   135ac:	add	ip, pc, ip
   135b0:	mov	r0, r7
   135b4:	mov	r2, #88	; 0x58
   135b8:	str	ip, [r4, r3]
   135bc:	bl	98e4 <memset@plt>
   135c0:	cmp	fp, #0
   135c4:	moveq	r8, #2
   135c8:	streq	r8, [r4, #12]
   135cc:	bne	137d8 <rpmMD5Update@@Base+0x35c4>
   135d0:	add	r6, r4, #4096	; 0x1000
   135d4:	mov	r1, r7
   135d8:	add	r6, r6, #56	; 0x38
   135dc:	add	r7, sp, #120	; 0x78
   135e0:	mov	r2, #88	; 0x58
   135e4:	mov	r0, r6
   135e8:	bl	9704 <memcpy@plt>
   135ec:	mov	r1, r8
   135f0:	mov	r0, r7
   135f4:	bl	9998 <lzma_lzma_preset@plt>
   135f8:	mov	r0, r6
   135fc:	mov	r1, r7
   13600:	bl	995c <lzma_alone_encoder@plt>
   13604:	cmp	r0, #0
   13608:	mov	r0, r4
   1360c:	beq	133f0 <rpmMD5Update@@Base+0x31dc>
   13610:	b	133e8 <rpmMD5Update@@Base+0x31d4>
   13614:	mov	fp, #0
   13618:	mov	r3, #2
   1361c:	str	fp, [r4, #12]
   13620:	str	r3, [r4, #8]
   13624:	cmp	r6, #114	; 0x72
   13628:	movw	r1, #4188	; 0x105c
   1362c:	movw	r2, #4192	; 0x1060
   13630:	movw	r3, #4196	; 0x1064
   13634:	mov	r6, #0
   13638:	str	r6, [r4, r1]
   1363c:	str	r6, [r4, r2]
   13640:	str	r6, [r4, r3]
   13644:	beq	13874 <rpmMD5Update@@Base+0x3660>
   13648:	cmp	r9, #0
   1364c:	movw	r3, #4252	; 0x109c
   13650:	movw	r2, #4240	; 0x1090
   13654:	str	r6, [r4, r2]
   13658:	str	r6, [r4, r3]
   1365c:	movweq	r3, #4244	; 0x1094
   13660:	streq	r9, [r4, r3]
   13664:	ldrne	r2, [pc, #1464]	; 13c24 <rpmMD5Update@@Base+0x3a10>
   13668:	movwne	r3, #4244	; 0x1094
   1366c:	addne	r2, pc, r2
   13670:	strne	r2, [r4, r3]
   13674:	cmp	fp, #0
   13678:	ldr	r2, [pc, #1448]	; 13c28 <rpmMD5Update@@Base+0x3a14>
   1367c:	movw	r3, #4248	; 0x1098
   13680:	add	r2, pc, r2
   13684:	moveq	r1, #9
   13688:	str	r2, [r4, r3]
   1368c:	streq	r1, [r4, #12]
   13690:	bne	137e8 <rpmMD5Update@@Base+0x35d4>
   13694:	add	r0, r4, #4096	; 0x1000
   13698:	mov	r2, #0
   1369c:	add	r0, r0, #56	; 0x38
   136a0:	mov	r3, #30
   136a4:	bl	97dc <BZ2_bzCompressInit@plt>
   136a8:	cmp	r0, #0
   136ac:	mov	r0, r4
   136b0:	beq	133f0 <rpmMD5Update@@Base+0x31dc>
   136b4:	b	133e8 <rpmMD5Update@@Base+0x31d4>
   136b8:	mov	r3, #0
   136bc:	str	r3, [r4, #8]
   136c0:	str	r3, [r4, #12]
   136c4:	cmp	r6, #114	; 0x72
   136c8:	beq	137f0 <rpmMD5Update@@Base+0x35dc>
   136cc:	cmp	r9, #0
   136d0:	movw	r1, #4240	; 0x1090
   136d4:	movw	r2, #4252	; 0x109c
   136d8:	mov	r3, #0
   136dc:	str	r3, [r4, r1]
   136e0:	str	r3, [r4, r2]
   136e4:	movweq	r3, #4244	; 0x1094
   136e8:	streq	r9, [r4, r3]
   136ec:	ldrne	r2, [pc, #1336]	; 13c2c <rpmMD5Update@@Base+0x3a18>
   136f0:	movwne	r3, #4244	; 0x1094
   136f4:	addne	r2, pc, r2
   136f8:	strne	r2, [r4, r3]
   136fc:	ldr	r2, [pc, #1324]	; 13c30 <rpmMD5Update@@Base+0x3a1c>
   13700:	movw	r3, #4248	; 0x1098
   13704:	mov	r0, r4
   13708:	add	r2, pc, r2
   1370c:	str	r2, [r4, r3]
   13710:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   13714:	ldr	r3, [pc, #1304]	; 13c34 <rpmMD5Update@@Base+0x3a20>
   13718:	mov	r6, #8
   1371c:	add	r0, r4, #4096	; 0x1000
   13720:	ldr	r1, [r4, #12]
   13724:	add	r3, pc, r3
   13728:	mov	ip, #0
   1372c:	str	r3, [sp, #8]
   13730:	mov	r2, r6
   13734:	mov	r3, #56	; 0x38
   13738:	str	r6, [sp]
   1373c:	str	r3, [sp, #12]
   13740:	add	r0, r0, #56	; 0x38
   13744:	str	ip, [sp, #4]
   13748:	mvn	r3, #14
   1374c:	bl	9818 <deflateInit2_@plt>
   13750:	cmp	r0, #0
   13754:	bne	133e4 <rpmMD5Update@@Base+0x31d0>
   13758:	ldr	r3, [r4, #12]
   1375c:	movw	r7, #4156	; 0x103c
   13760:	movw	lr, #4152	; 0x1038
   13764:	strb	r6, [r4, #22]
   13768:	cmp	r3, #9
   1376c:	strb	r0, [r4, #23]
   13770:	strb	r0, [r4, #27]
   13774:	add	r1, r4, #20
   13778:	strb	r0, [r4, #26]
   1377c:	mov	ip, #31
   13780:	strb	r0, [r4, #25]
   13784:	mvn	r2, #116	; 0x74
   13788:	strb	r0, [r4, #24]
   1378c:	moveq	r3, #2
   13790:	str	r0, [r4, r7]
   13794:	str	r1, [r4, lr]
   13798:	strb	ip, [r4, #20]
   1379c:	strb	r2, [r4, #21]
   137a0:	beq	137b0 <rpmMD5Update@@Base+0x359c>
   137a4:	cmp	r3, #1
   137a8:	movle	r3, #4
   137ac:	movgt	r3, #0
   137b0:	strb	r3, [r4, #28]
   137b4:	mov	r0, r4
   137b8:	mov	r3, #3
   137bc:	mov	r2, #10
   137c0:	strb	r3, [r4, #29]
   137c4:	bl	1295c <rpmMD5Update@@Base+0x2748>
   137c8:	cmp	r0, #10
   137cc:	mov	r0, r4
   137d0:	beq	133f0 <rpmMD5Update@@Base+0x31dc>
   137d4:	b	133e8 <rpmMD5Update@@Base+0x31d4>
   137d8:	ldr	r8, [r4, #12]
   137dc:	b	135d0 <rpmMD5Update@@Base+0x33bc>
   137e0:	ldr	r7, [r4, #12]
   137e4:	b	13510 <rpmMD5Update@@Base+0x32fc>
   137e8:	ldr	r1, [r4, #12]
   137ec:	b	13694 <rpmMD5Update@@Base+0x3480>
   137f0:	movw	r3, #4116	; 0x1014
   137f4:	ldr	r2, [pc, #1084]	; 13c38 <rpmMD5Update@@Base+0x3a24>
   137f8:	ldr	r1, [r4, r3]
   137fc:	add	r3, r3, #124	; 0x7c
   13800:	ldr	r8, [pc, #1076]	; 13c3c <rpmMD5Update@@Base+0x3a28>
   13804:	movw	ip, #4252	; 0x109c
   13808:	add	r0, r1, #1
   1380c:	ldr	r7, [pc, #1068]	; 13c40 <rpmMD5Update@@Base+0x3a2c>
   13810:	cmp	r0, #1
   13814:	movw	r6, #4248	; 0x1098
   13818:	movw	r0, #4244	; 0x1094
   1381c:	add	r2, pc, r2
   13820:	add	r8, pc, r8
   13824:	str	r2, [r4, r3]
   13828:	add	r7, pc, r7
   1382c:	str	r8, [r4, ip]
   13830:	mov	ip, #0
   13834:	str	r7, [r4, r6]
   13838:	str	ip, [r4, r0]
   1383c:	movls	r0, r4
   13840:	bls	133f0 <rpmMD5Update@@Base+0x31dc>
   13844:	ldr	r0, [pc, #1016]	; 13c44 <rpmMD5Update@@Base+0x3a30>
   13848:	movw	r6, #4148	; 0x1034
   1384c:	movw	r8, #4144	; 0x1030
   13850:	movw	ip, #4256	; 0x10a0
   13854:	str	r1, [r4, r8]
   13858:	add	r0, pc, r0
   1385c:	add	r7, r4, #20
   13860:	str	r0, [r4, r3]
   13864:	str	r7, [r4, r6]
   13868:	mov	r0, r4
   1386c:	str	r2, [r4, ip]
   13870:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   13874:	ldr	r8, [pc, #972]	; 13c48 <rpmMD5Update@@Base+0x3a34>
   13878:	movw	r1, #4252	; 0x109c
   1387c:	ldr	lr, [pc, #968]	; 13c4c <rpmMD5Update@@Base+0x3a38>
   13880:	movw	r2, #4248	; 0x1098
   13884:	ldr	ip, [pc, #964]	; 13c50 <rpmMD5Update@@Base+0x3a3c>
   13888:	movw	r3, #4244	; 0x1094
   1388c:	movw	r7, #4240	; 0x1090
   13890:	add	r0, r4, #4096	; 0x1000
   13894:	add	lr, pc, lr
   13898:	add	ip, pc, ip
   1389c:	add	r8, pc, r8
   138a0:	add	r0, r0, #56	; 0x38
   138a4:	str	r8, [r4, r7]
   138a8:	str	lr, [r4, r1]
   138ac:	mov	r1, r6
   138b0:	str	ip, [r4, r2]
   138b4:	mov	r2, r6
   138b8:	str	r6, [r4, r3]
   138bc:	bl	977c <BZ2_bzDecompressInit@plt>
   138c0:	cmp	r0, #0
   138c4:	bne	13bf8 <rpmMD5Update@@Base+0x39e4>
   138c8:	movw	r3, #4116	; 0x1014
   138cc:	movw	r1, #4120	; 0x1018
   138d0:	ldr	r3, [r4, r3]
   138d4:	movw	ip, #4156	; 0x103c
   138d8:	movw	r2, #4152	; 0x1038
   138dc:	str	r0, [r4, r1]
   138e0:	cmn	r3, #1
   138e4:	add	r1, r4, #20
   138e8:	mov	r0, r4
   138ec:	moveq	r3, #0
   138f0:	str	r3, [r4, ip]
   138f4:	str	r1, [r4, r2]
   138f8:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   138fc:	ldr	r7, [pc, #848]	; 13c54 <rpmMD5Update@@Base+0x3a40>
   13900:	movw	r6, #4240	; 0x1090
   13904:	ldr	lr, [pc, #844]	; 13c58 <rpmMD5Update@@Base+0x3a44>
   13908:	movw	r0, #4252	; 0x109c
   1390c:	ldr	ip, [pc, #840]	; 13c5c <rpmMD5Update@@Base+0x3a48>
   13910:	add	r7, pc, r7
   13914:	add	lr, pc, lr
   13918:	add	ip, pc, ip
   1391c:	movw	r1, #4248	; 0x1098
   13920:	movw	r2, #4244	; 0x1094
   13924:	str	r7, [r4, r6]
   13928:	str	lr, [r4, r0]
   1392c:	mov	r0, r4
   13930:	str	ip, [r4, r1]
   13934:	str	r3, [r4, r2]
   13938:	bl	1230c <rpmMD5Update@@Base+0x20f8>
   1393c:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   13940:	movw	r6, #4116	; 0x1014
   13944:	ldr	r9, [pc, #788]	; 13c60 <rpmMD5Update@@Base+0x3a4c>
   13948:	ldr	r2, [r4, r6]
   1394c:	movw	r8, #4240	; 0x1090
   13950:	ldr	r7, [pc, #780]	; 13c64 <rpmMD5Update@@Base+0x3a50>
   13954:	movw	lr, #4252	; 0x109c
   13958:	ldr	ip, [pc, #776]	; 13c68 <rpmMD5Update@@Base+0x3a54>
   1395c:	cmn	r2, #1
   13960:	movw	r0, #4248	; 0x1098
   13964:	movw	r1, #4244	; 0x1094
   13968:	add	r9, pc, r9
   1396c:	add	r7, pc, r7
   13970:	str	r9, [r4, r8]
   13974:	add	ip, pc, ip
   13978:	str	r7, [r4, lr]
   1397c:	str	ip, [r4, r0]
   13980:	str	r3, [r4, r1]
   13984:	beq	13bcc <rpmMD5Update@@Base+0x39b8>
   13988:	cmp	r2, #9
   1398c:	ble	133e4 <rpmMD5Update@@Base+0x31d0>
   13990:	ldr	r1, [r4, #20]
   13994:	movw	r3, #35615	; 0x8b1f
   13998:	ldrb	r6, [r4, #23]
   1399c:	movt	r3, #8
   139a0:	bic	r1, r1, #-16777216	; 0xff000000
   139a4:	cmp	r1, r3
   139a8:	mov	sl, r6
   139ac:	bne	133e4 <rpmMD5Update@@Base+0x31d0>
   139b0:	tst	r6, #224	; 0xe0
   139b4:	bne	133e4 <rpmMD5Update@@Base+0x31d0>
   139b8:	movw	r3, #4128	; 0x1020
   139bc:	ldr	r3, [r4, r3]
   139c0:	cmp	r3, #0
   139c4:	beq	139e4 <rpmMD5Update@@Base+0x37d0>
   139c8:	movw	r2, #4124	; 0x101c
   139cc:	add	r1, r4, #20
   139d0:	ldr	r0, [r4, r2]
   139d4:	mov	r2, #10
   139d8:	blx	r3
   139dc:	movw	r3, #4116	; 0x1014
   139e0:	ldr	r2, [r4, r3]
   139e4:	movw	r3, #4140	; 0x102c
   139e8:	cmp	r6, #0
   139ec:	ldr	r0, [r4, r3]
   139f0:	movw	ip, #4156	; 0x103c
   139f4:	movw	r1, #4152	; 0x1038
   139f8:	sub	r2, r2, #10
   139fc:	add	r0, r0, #10
   13a00:	str	r2, [r4, ip]
   13a04:	str	r0, [r4, r3]
   13a08:	add	r3, r4, #30
   13a0c:	str	r3, [r4, r1]
   13a10:	beq	13b58 <rpmMD5Update@@Base+0x3944>
   13a14:	tst	r6, #2
   13a18:	mov	r3, #0
   13a1c:	eorne	sl, r6, #98	; 0x62
   13a20:	str	r3, [sp, #28]
   13a24:	tst	sl, #4
   13a28:	mov	r6, #1
   13a2c:	orrne	sl, sl, #3
   13a30:	movw	r8, #4156	; 0x103c
   13a34:	and	r7, sl, #1
   13a38:	movw	fp, #4140	; 0x102c
   13a3c:	movw	r9, #4152	; 0x1038
   13a40:	b	13a70 <rpmMD5Update@@Base+0x385c>
   13a44:	cmp	r6, #64	; 0x40
   13a48:	beq	13adc <rpmMD5Update@@Base+0x38c8>
   13a4c:	cmp	r6, #4
   13a50:	beq	13ba8 <rpmMD5Update@@Base+0x3994>
   13a54:	ldrb	r3, [r1]
   13a58:	cmp	r3, #0
   13a5c:	bne	13a70 <rpmMD5Update@@Base+0x385c>
   13a60:	lsl	r6, r6, #1
   13a64:	cmp	r6, #64	; 0x40
   13a68:	beq	13b58 <rpmMD5Update@@Base+0x3944>
   13a6c:	and	r7, r6, sl
   13a70:	cmp	r7, #0
   13a74:	beq	13a60 <rpmMD5Update@@Base+0x384c>
   13a78:	ldr	r3, [r4, r8]
   13a7c:	cmp	r3, #0
   13a80:	beq	13af4 <rpmMD5Update@@Base+0x38e0>
   13a84:	ldr	r1, [r4, r9]
   13a88:	movw	r2, #4128	; 0x1020
   13a8c:	ldr	r3, [r4, r2]
   13a90:	cmp	r3, #0
   13a94:	beq	13aac <rpmMD5Update@@Base+0x3898>
   13a98:	movw	r2, #4124	; 0x101c
   13a9c:	ldr	r0, [r4, r2]
   13aa0:	mov	r2, #1
   13aa4:	blx	r3
   13aa8:	ldr	r1, [r4, r9]
   13aac:	sub	r3, r6, #1
   13ab0:	ldr	r2, [r4, fp]
   13ab4:	cmp	r6, #32
   13ab8:	cmpne	r3, #1
   13abc:	ldr	r3, [r4, r8]
   13ac0:	add	r2, r2, #1
   13ac4:	str	r2, [r4, fp]
   13ac8:	sub	r3, r3, #1
   13acc:	str	r3, [r4, r8]
   13ad0:	add	r3, r1, #1
   13ad4:	str	r3, [r4, r9]
   13ad8:	bhi	13a44 <rpmMD5Update@@Base+0x3830>
   13adc:	ldrb	r3, [r1]
   13ae0:	ldr	r2, [sp, #28]
   13ae4:	lsl	r3, r3, #8
   13ae8:	orr	r2, r3, r2, asr #8
   13aec:	str	r2, [sp, #28]
   13af0:	b	13a60 <rpmMD5Update@@Base+0x384c>
   13af4:	add	ip, r4, #20
   13af8:	mov	r0, r4
   13afc:	mov	r2, #4096	; 0x1000
   13b00:	str	ip, [sp, #20]
   13b04:	mov	r1, ip
   13b08:	str	r3, [sp, #24]
   13b0c:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   13b10:	ldr	ip, [sp, #20]
   13b14:	cmn	r0, #1
   13b18:	beq	13be4 <rpmMD5Update@@Base+0x39d0>
   13b1c:	movw	r3, #4116	; 0x1014
   13b20:	str	ip, [r4, r9]
   13b24:	ldr	r3, [r4, r3]
   13b28:	mov	r1, ip
   13b2c:	str	r3, [r4, r8]
   13b30:	b	13a88 <rpmMD5Update@@Base+0x3874>
   13b34:	ldr	r7, [pc, #304]	; 13c6c <rpmMD5Update@@Base+0x3a58>
   13b38:	movw	r6, #4240	; 0x1090
   13b3c:	ldr	lr, [pc, #300]	; 13c70 <rpmMD5Update@@Base+0x3a5c>
   13b40:	movw	r0, #4252	; 0x109c
   13b44:	ldr	ip, [pc, #296]	; 13c74 <rpmMD5Update@@Base+0x3a60>
   13b48:	add	r7, pc, r7
   13b4c:	add	lr, pc, lr
   13b50:	add	ip, pc, ip
   13b54:	b	1391c <rpmMD5Update@@Base+0x3708>
   13b58:	movw	r1, #4120	; 0x1018
   13b5c:	movw	r3, #4168	; 0x1048
   13b60:	movw	r2, #4164	; 0x1044
   13b64:	mov	r6, #0
   13b68:	str	r6, [r4, r1]
   13b6c:	add	r0, r4, #4096	; 0x1000
   13b70:	str	r6, [r4, r3]
   13b74:	add	r0, r0, #56	; 0x38
   13b78:	str	r6, [r4, r2]
   13b7c:	mvn	r1, #14
   13b80:	ldr	r2, [pc, #240]	; 13c78 <rpmMD5Update@@Base+0x3a64>
   13b84:	mov	r3, #56	; 0x38
   13b88:	add	r2, pc, r2
   13b8c:	bl	998c <inflateInit2_@plt>
   13b90:	cmp	r0, r6
   13b94:	mov	r0, r4
   13b98:	beq	133f0 <rpmMD5Update@@Base+0x31dc>
   13b9c:	bl	96d4 <free@plt>
   13ba0:	mov	r0, r6
   13ba4:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   13ba8:	ldr	r3, [sp, #28]
   13bac:	cmp	r3, #0
   13bb0:	mvneq	r3, #0
   13bb4:	streq	r3, [sp, #28]
   13bb8:	beq	13a54 <rpmMD5Update@@Base+0x3840>
   13bbc:	ldr	r3, [sp, #28]
   13bc0:	sub	r3, r3, #1
   13bc4:	str	r3, [sp, #28]
   13bc8:	b	13a70 <rpmMD5Update@@Base+0x385c>
   13bcc:	mov	r2, #4096	; 0x1000
   13bd0:	mov	r0, r4
   13bd4:	add	r1, r4, #20
   13bd8:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   13bdc:	ldr	r2, [r4, r6]
   13be0:	b	13988 <rpmMD5Update@@Base+0x3774>
   13be4:	mov	r0, r4
   13be8:	bl	96d4 <free@plt>
   13bec:	ldr	r3, [sp, #24]
   13bf0:	mov	r0, r3
   13bf4:	b	133f0 <rpmMD5Update@@Base+0x31dc>
   13bf8:	mov	r0, r4
   13bfc:	b	13b9c <rpmMD5Update@@Base+0x3988>
   13c00:	bl	974c <__stack_chk_fail@plt>
   13c04:	andeq	fp, r0, r4, lsl pc
   13c08:	andeq	r0, r0, r0, asr #2
   13c0c:			; <UNDEFINED> instruction: 0xfffffc20
   13c10:			; <UNDEFINED> instruction: 0xfffff934
   13c14:			; <UNDEFINED> instruction: 0xfffff73c
   13c18:			; <UNDEFINED> instruction: 0xfffff644
   13c1c:			; <UNDEFINED> instruction: 0xfffff67c
   13c20:			; <UNDEFINED> instruction: 0xfffff584
   13c24:			; <UNDEFINED> instruction: 0xfffff798
   13c28:			; <UNDEFINED> instruction: 0xfffff848
   13c2c:			; <UNDEFINED> instruction: 0xfffff70c
   13c30:			; <UNDEFINED> instruction: 0xffffecc4
   13c34:	andeq	r2, r0, ip, asr #22
   13c38:			; <UNDEFINED> instruction: 0xffffe940
   13c3c:			; <UNDEFINED> instruction: 0xffffed64
   13c40:			; <UNDEFINED> instruction: 0xffffe568
   13c44:			; <UNDEFINED> instruction: 0xffffe638
   13c48:			; <UNDEFINED> instruction: 0xfffff810
   13c4c:			; <UNDEFINED> instruction: 0xffffece0
   13c50:			; <UNDEFINED> instruction: 0xffffe9cc
   13c54:			; <UNDEFINED> instruction: 0xffffef08
   13c58:			; <UNDEFINED> instruction: 0xffffec58
   13c5c:			; <UNDEFINED> instruction: 0xffffe8a8
   13c60:			; <UNDEFINED> instruction: 0xffffec24
   13c64:			; <UNDEFINED> instruction: 0xffffec10
   13c68:			; <UNDEFINED> instruction: 0xffffe45c
   13c6c:			; <UNDEFINED> instruction: 0xffffecd0
   13c70:			; <UNDEFINED> instruction: 0xffffea20
   13c74:			; <UNDEFINED> instruction: 0xffffe670
   13c78:	andeq	r2, r0, r8, ror #13
   13c7c:	ldr	r3, [pc, #1348]	; 141c8 <rpmMD5Update@@Base+0x3fb4>
   13c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c84:	sub	sp, sp, #8384	; 0x20c0
   13c88:	ldr	r1, [pc, #1340]	; 141cc <rpmMD5Update@@Base+0x3fb8>
   13c8c:	sub	sp, sp, #52	; 0x34
   13c90:	add	r3, pc, r3
   13c94:	ldr	r2, [r0, #8]
   13c98:	str	r0, [sp, #36]	; 0x24
   13c9c:	add	r0, sp, #8192	; 0x2000
   13ca0:	ldr	r1, [r3, r1]
   13ca4:	cmp	r2, #1
   13ca8:	ldr	r3, [r1]
   13cac:	str	r1, [sp, #56]	; 0x38
   13cb0:	str	r3, [r0, #236]	; 0xec
   13cb4:	movne	r0, #0
   13cb8:	beq	13ce0 <rpmMD5Update@@Base+0x3acc>
   13cbc:	ldr	r6, [sp, #56]	; 0x38
   13cc0:	add	r1, sp, #8192	; 0x2000
   13cc4:	ldr	r2, [r1, #236]	; 0xec
   13cc8:	ldr	r3, [r6]
   13ccc:	cmp	r2, r3
   13cd0:	bne	140e4 <rpmMD5Update@@Base+0x3ed0>
   13cd4:	add	sp, sp, #8384	; 0x20c0
   13cd8:	add	sp, sp, #52	; 0x34
   13cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ce0:	ldr	r6, [sp, #36]	; 0x24
   13ce4:	movw	r5, #4156	; 0x103c
   13ce8:	ldr	r0, [r6, r5]
   13cec:	add	r0, r0, #4096	; 0x1000
   13cf0:	bl	983c <malloc@plt>
   13cf4:	subs	r8, r0, #0
   13cf8:	beq	140dc <rpmMD5Update@@Base+0x3ec8>
   13cfc:	ldr	r6, [pc, #1228]	; 141d0 <rpmMD5Update@@Base+0x3fbc>
   13d00:	add	r4, sp, #68	; 0x44
   13d04:	mvn	r1, #14
   13d08:	mov	r3, #56	; 0x38
   13d0c:	add	r6, pc, r6
   13d10:	mov	r0, r4
   13d14:	mov	ip, #0
   13d18:	str	ip, [r4, #32]
   13d1c:	mov	r2, r6
   13d20:	str	ip, [r4, #36]	; 0x24
   13d24:	str	ip, [r4, #40]	; 0x28
   13d28:	bl	998c <inflateInit2_@plt>
   13d2c:	add	r7, sp, #112	; 0x70
   13d30:	mov	sl, r4
   13d34:	str	r7, [sp, #44]	; 0x2c
   13d38:	subs	lr, r0, #0
   13d3c:	bne	141b8 <rpmMD5Update@@Base+0x3fa4>
   13d40:	add	fp, sp, #124	; 0x7c
   13d44:	mov	r3, #8
   13d48:	str	lr, [sp, #4]
   13d4c:	mov	r2, r3
   13d50:	str	r3, [sp]
   13d54:	mov	r0, fp
   13d58:	str	r6, [sp, #8]
   13d5c:	mov	r3, #56	; 0x38
   13d60:	mov	r1, #9
   13d64:	str	r3, [sp, #12]
   13d68:	mvn	r3, #14
   13d6c:	str	lr, [fp, #32]
   13d70:	str	lr, [fp, #36]	; 0x24
   13d74:	str	lr, [fp, #40]	; 0x28
   13d78:	bl	9818 <deflateInit2_@plt>
   13d7c:	cmp	r0, #0
   13d80:	bne	141b0 <rpmMD5Update@@Base+0x3f9c>
   13d84:	ldr	ip, [sp, #36]	; 0x24
   13d88:	ldr	r6, [ip, r5]
   13d8c:	cmp	r6, #0
   13d90:	str	r6, [r4, #4]
   13d94:	bne	140e8 <rpmMD5Update@@Base+0x3ed4>
   13d98:	add	r5, sp, #4288	; 0x10c0
   13d9c:	movw	r7, #57228	; 0xdf8c
   13da0:	add	r5, r5, #48	; 0x30
   13da4:	movt	r7, #65535	; 0xffff
   13da8:	sub	r5, r5, #4
   13dac:	str	r7, [sp, #24]
   13db0:	mov	r7, r6
   13db4:	add	r3, sp, #236	; 0xec
   13db8:	mov	r4, #0
   13dbc:	str	r3, [sp, #20]
   13dc0:	mov	ip, #1
   13dc4:	movw	r3, #57172	; 0xdf54
   13dc8:	str	r4, [sp, #40]	; 0x28
   13dcc:	movt	r3, #65535	; 0xffff
   13dd0:	str	ip, [sp, #32]
   13dd4:	str	r3, [sp, #60]	; 0x3c
   13dd8:	cmp	r7, #0
   13ddc:	strne	r7, [sp, #48]	; 0x30
   13de0:	movne	r3, #0
   13de4:	strne	r3, [sp, #52]	; 0x34
   13de8:	beq	13fb8 <rpmMD5Update@@Base+0x3da4>
   13dec:	ldr	r7, [sp, #48]	; 0x30
   13df0:	cmp	r7, #0
   13df4:	blt	13ff4 <rpmMD5Update@@Base+0x3de0>
   13df8:	ldr	ip, [sp, #40]	; 0x28
   13dfc:	add	r6, r8, ip
   13e00:	ldr	r3, [sp, #48]	; 0x30
   13e04:	add	ip, sp, #8384	; 0x20c0
   13e08:	ldr	r7, [sp, #60]	; 0x3c
   13e0c:	add	ip, ip, #48	; 0x30
   13e10:	mov	r2, r3
   13e14:	cmp	r2, #0
   13e18:	str	r3, [sl, #4]
   13e1c:	mov	r3, #0
   13e20:	str	r6, [ip, r7]
   13e24:	mov	r7, #4096	; 0x1000
   13e28:	str	r3, [sp, #28]
   13e2c:	beq	13f4c <rpmMD5Update@@Base+0x3d38>
   13e30:	ldr	r6, [sp, #28]
   13e34:	cmp	r6, #0
   13e38:	bne	13fac <rpmMD5Update@@Base+0x3d98>
   13e3c:	ldr	r6, [sp, #20]
   13e40:	add	r2, sl, #16
   13e44:	str	r7, [sl, #16]
   13e48:	ldr	r1, [sp, #28]
   13e4c:	str	r6, [sl, #12]
   13e50:	add	sl, sp, #68	; 0x44
   13e54:	str	r2, [sp, #16]
   13e58:	mov	r0, sl
   13e5c:	bl	96a4 <inflate@plt>
   13e60:	ldr	r2, [sp, #16]
   13e64:	cmp	r0, #1
   13e68:	mov	r6, r0
   13e6c:	bhi	13fac <rpmMD5Update@@Base+0x3d98>
   13e70:	ldr	r2, [r2]
   13e74:	cmp	r2, #4096	; 0x1000
   13e78:	beq	13f30 <rpmMD5Update@@Base+0x3d1c>
   13e7c:	ldr	r2, [sp, #28]
   13e80:	mov	r9, fp
   13e84:	tst	r2, #1
   13e88:	mov	r1, r2
   13e8c:	bne	13f28 <rpmMD5Update@@Base+0x3d14>
   13e90:	cmp	r1, #0
   13e94:	bne	13fa4 <rpmMD5Update@@Base+0x3d90>
   13e98:	ldr	r2, [sl, #16]
   13e9c:	add	r0, sp, #8384	; 0x20c0
   13ea0:	ldr	r3, [sp, #20]
   13ea4:	add	r0, r0, #48	; 0x30
   13ea8:	rsb	r2, r2, #4096	; 0x1000
   13eac:	ldr	ip, [sp, #24]
   13eb0:	cmp	r2, #0
   13eb4:	str	r2, [r9, #4]
   13eb8:	str	r3, [r0, ip]
   13ebc:	beq	13f1c <rpmMD5Update@@Base+0x3d08>
   13ec0:	cmp	r6, #1
   13ec4:	mov	r0, r9
   13ec8:	str	r7, [r9, #16]
   13ecc:	moveq	r1, #4
   13ed0:	movne	r1, #0
   13ed4:	str	r5, [r9, #12]
   13ed8:	bl	97a0 <deflate@plt>
   13edc:	cmp	r0, #1
   13ee0:	bhi	13f90 <rpmMD5Update@@Base+0x3d7c>
   13ee4:	ldr	r2, [r9, #16]
   13ee8:	cmp	r2, #4096	; 0x1000
   13eec:	beq	13f10 <rpmMD5Update@@Base+0x3cfc>
   13ef0:	rsb	fp, r2, #4096	; 0x1000
   13ef4:	add	r0, r8, r4
   13ef8:	mov	r1, r5
   13efc:	mov	r2, fp
   13f00:	bl	9734 <memcmp@plt>
   13f04:	cmp	r0, #0
   13f08:	bne	13f90 <rpmMD5Update@@Base+0x3d7c>
   13f0c:	add	r4, r4, fp
   13f10:	ldr	r2, [r9, #4]
   13f14:	cmp	r2, #0
   13f18:	bne	13ec0 <rpmMD5Update@@Base+0x3cac>
   13f1c:	mov	r1, #1
   13f20:	tst	r2, #1
   13f24:	beq	13e90 <rpmMD5Update@@Base+0x3c7c>
   13f28:	mov	fp, r9
   13f2c:	str	r2, [sp, #28]
   13f30:	cmp	r6, #1
   13f34:	ldr	r2, [sl, #4]
   13f38:	ldr	r3, [sp, #28]
   13f3c:	moveq	r3, #1
   13f40:	cmp	r2, #0
   13f44:	str	r3, [sp, #28]
   13f48:	bne	13e30 <rpmMD5Update@@Base+0x3c1c>
   13f4c:	ldr	r7, [sp, #40]	; 0x28
   13f50:	ldr	ip, [sp, #48]	; 0x30
   13f54:	ldr	r6, [sp, #52]	; 0x34
   13f58:	add	r7, r7, ip
   13f5c:	str	r7, [sp, #40]	; 0x28
   13f60:	ldr	r7, [sp, #28]
   13f64:	orrs	r6, r6, r7
   13f68:	bne	1400c <rpmMD5Update@@Base+0x3df8>
   13f6c:	ldr	ip, [sp, #40]	; 0x28
   13f70:	mov	r0, r8
   13f74:	add	r1, ip, #4096	; 0x1000
   13f78:	bl	9770 <realloc@plt>
   13f7c:	cmp	r0, #0
   13f80:	beq	14058 <rpmMD5Update@@Base+0x3e44>
   13f84:	mov	r8, r0
   13f88:	ldr	r7, [sl, #4]
   13f8c:	b	13dd8 <rpmMD5Update@@Base+0x3bc4>
   13f90:	mov	ip, #3
   13f94:	mov	r2, #1
   13f98:	str	ip, [sp, #32]
   13f9c:	mov	r1, #1
   13fa0:	b	13f20 <rpmMD5Update@@Base+0x3d0c>
   13fa4:	mov	fp, r9
   13fa8:	b	13f30 <rpmMD5Update@@Base+0x3d1c>
   13fac:	mov	r3, #1
   13fb0:	str	r3, [sp, #28]
   13fb4:	b	13f4c <rpmMD5Update@@Base+0x3d38>
   13fb8:	ldr	ip, [sp, #40]	; 0x28
   13fbc:	mov	r2, #4096	; 0x1000
   13fc0:	ldr	r0, [sp, #36]	; 0x24
   13fc4:	add	r6, r8, ip
   13fc8:	mov	r1, r6
   13fcc:	bl	11fd0 <rpmMD5Update@@Base+0x1dbc>
   13fd0:	cmp	r0, #4096	; 0x1000
   13fd4:	str	r0, [sp, #48]	; 0x30
   13fd8:	strge	r7, [sp, #52]	; 0x34
   13fdc:	bge	13e00 <rpmMD5Update@@Base+0x3bec>
   13fe0:	ldr	r7, [sp, #48]	; 0x30
   13fe4:	mov	r6, #1
   13fe8:	str	r6, [sp, #52]	; 0x34
   13fec:	cmp	r7, #0
   13ff0:	bge	13df8 <rpmMD5Update@@Base+0x3be4>
   13ff4:	mov	r3, #0
   13ff8:	str	r3, [sp, #28]
   13ffc:	ldr	r6, [sp, #52]	; 0x34
   14000:	ldr	r7, [sp, #28]
   14004:	orrs	r6, r6, r7
   14008:	beq	13f6c <rpmMD5Update@@Base+0x3d58>
   1400c:	mov	r0, fp
   14010:	bl	9920 <deflateEnd@plt>
   14014:	mov	r0, sl
   14018:	bl	9884 <inflateEnd@plt>
   1401c:	ldr	r6, [sp, #40]	; 0x28
   14020:	ldr	ip, [sp, #36]	; 0x24
   14024:	movw	r1, #4116	; 0x1014
   14028:	ldr	r7, [sp, #32]
   1402c:	cmp	r6, #0
   14030:	movw	r3, #4156	; 0x103c
   14034:	mvn	r0, #0
   14038:	mov	r2, #0
   1403c:	str	r7, [ip, #8]
   14040:	str	r0, [ip, r1]
   14044:	str	r2, [ip, r3]
   14048:	bne	14094 <rpmMD5Update@@Base+0x3e80>
   1404c:	mov	r0, r8
   14050:	bl	96d4 <free@plt>
   14054:	b	14188 <rpmMD5Update@@Base+0x3f74>
   14058:	mov	r6, r0
   1405c:	mov	r0, fp
   14060:	bl	9920 <deflateEnd@plt>
   14064:	mov	r0, sl
   14068:	bl	9884 <inflateEnd@plt>
   1406c:	ldr	r7, [sp, #36]	; 0x24
   14070:	movw	r1, #4116	; 0x1014
   14074:	movw	r2, #4156	; 0x103c
   14078:	mvn	r3, #0
   1407c:	str	r3, [sp, #32]
   14080:	str	r3, [r7, r1]
   14084:	str	r6, [r7, r2]
   14088:	ldr	r6, [sp, #40]	; 0x28
   1408c:	cmp	r6, #0
   14090:	beq	1404c <rpmMD5Update@@Base+0x3e38>
   14094:	ldr	r7, [sp, #36]	; 0x24
   14098:	ldr	r1, [r7]
   1409c:	cmn	r1, #100	; 0x64
   140a0:	cmnne	r1, #3
   140a4:	movne	r0, #0
   140a8:	moveq	r0, #1
   140ac:	bne	14100 <rpmMD5Update@@Base+0x3eec>
   140b0:	ldr	r0, [r7, #4]
   140b4:	movw	r3, #4252	; 0x109c
   140b8:	mov	r1, r8
   140bc:	mov	r2, r6
   140c0:	ldr	r3, [r0, r3]
   140c4:	blx	r3
   140c8:	cmp	r0, #0
   140cc:	mov	r0, r8
   140d0:	beq	141bc <rpmMD5Update@@Base+0x3fa8>
   140d4:	bl	96d4 <free@plt>
   140d8:	b	14170 <rpmMD5Update@@Base+0x3f5c>
   140dc:	mvn	r0, #0
   140e0:	b	13cbc <rpmMD5Update@@Base+0x3aa8>
   140e4:	bl	974c <__stack_chk_fail@plt>
   140e8:	movw	r3, #4152	; 0x1038
   140ec:	mov	r0, r8
   140f0:	ldr	r1, [ip, r3]
   140f4:	mov	r2, r6
   140f8:	bl	9704 <memcpy@plt>
   140fc:	b	13d98 <rpmMD5Update@@Base+0x3b84>
   14100:	ldr	ip, [sp, #36]	; 0x24
   14104:	mov	r3, r0
   14108:	mvn	r4, #0
   1410c:	ldr	r2, [ip, #4]
   14110:	str	r0, [sp, #4]
   14114:	str	r0, [sp, #8]
   14118:	mov	r0, #114	; 0x72
   1411c:	str	r4, [sp]
   14120:	bl	131f0 <rpmMD5Update@@Base+0x2fdc>
   14124:	subs	r3, r0, #0
   14128:	beq	141a0 <rpmMD5Update@@Base+0x3f8c>
   1412c:	movw	r2, #4240	; 0x1090
   14130:	ldr	r6, [sp, #36]	; 0x24
   14134:	ldr	r4, [r3, r2]
   14138:	movw	ip, #4256	; 0x10a0
   1413c:	ldr	r7, [sp, #36]	; 0x24
   14140:	movw	r0, #4148	; 0x1034
   14144:	ldr	r5, [pc, #136]	; 141d4 <rpmMD5Update@@Base+0x3fc0>
   14148:	movw	r1, #4144	; 0x1030
   1414c:	str	r3, [r6, #4]
   14150:	mvn	r6, #99	; 0x63
   14154:	add	r5, pc, r5
   14158:	str	r6, [r7]
   1415c:	str	r5, [r3, r2]
   14160:	str	r4, [r3, ip]
   14164:	ldr	ip, [sp, #40]	; 0x28
   14168:	str	r8, [r3, r0]
   1416c:	str	ip, [r3, r1]
   14170:	ldr	r6, [sp, #36]	; 0x24
   14174:	ldr	r3, [r6, #16]
   14178:	cmn	r3, #1
   1417c:	ldrne	r7, [sp, #40]	; 0x28
   14180:	addne	r3, r7, r3
   14184:	strne	r3, [r6, #16]
   14188:	ldr	ip, [sp, #32]
   1418c:	cmn	ip, #1
   14190:	movne	r0, #0
   14194:	moveq	r0, #1
   14198:	rsb	r0, r0, #0
   1419c:	b	13cbc <rpmMD5Update@@Base+0x3aa8>
   141a0:	mov	r0, r8
   141a4:	bl	96d4 <free@plt>
   141a8:	mov	r0, r4
   141ac:	b	13cbc <rpmMD5Update@@Base+0x3aa8>
   141b0:	mov	r0, r4
   141b4:	bl	9884 <inflateEnd@plt>
   141b8:	mov	r0, r8
   141bc:	bl	96d4 <free@plt>
   141c0:	mvn	r0, #0
   141c4:	b	13cbc <rpmMD5Update@@Base+0x3aa8>
   141c8:	andeq	fp, r0, r4, lsl #9
   141cc:	andeq	r0, r0, r0, asr #2
   141d0:	andeq	r2, r0, r4, ror #10
   141d4:			; <UNDEFINED> instruction: 0xffffdd3c
   141d8:	ldr	r3, [pc, #320]	; 14320 <rpmMD5Update@@Base+0x410c>
   141dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141e0:	mov	r5, r0
   141e4:	ldr	r0, [pc, #312]	; 14324 <rpmMD5Update@@Base+0x4110>
   141e8:	add	r3, pc, r3
   141ec:	sub	sp, sp, #8192	; 0x2000
   141f0:	mov	sl, r2
   141f4:	sub	sp, sp, #12
   141f8:	cmp	r1, #0
   141fc:	cmpne	r5, #0
   14200:	ldr	fp, [r3, r0]
   14204:	add	r2, sp, #8192	; 0x2000
   14208:	mov	r6, r1
   1420c:	ldr	r3, [fp]
   14210:	str	r3, [r2, #4]
   14214:	beq	14314 <rpmMD5Update@@Base+0x4100>
   14218:	add	r7, sp, #4
   1421c:	movw	r8, #4240	; 0x1090
   14220:	movw	r9, #4244	; 0x1094
   14224:	b	14244 <rpmMD5Update@@Base+0x4030>
   14228:	ldr	r3, [r6, r9]
   1422c:	mov	r0, r6
   14230:	mov	r1, r7
   14234:	mov	r2, r4
   14238:	blx	r3
   1423c:	cmp	r4, r0
   14240:	bne	142a4 <rpmMD5Update@@Base+0x4090>
   14244:	ldr	r3, [r5, r8]
   14248:	mov	r0, r5
   1424c:	mov	r1, r7
   14250:	mov	r2, #8192	; 0x2000
   14254:	blx	r3
   14258:	subs	r4, r0, #0
   1425c:	bgt	14228 <rpmMD5Update@@Base+0x4014>
   14260:	cmn	r4, #1
   14264:	beq	142a4 <rpmMD5Update@@Base+0x4090>
   14268:	tst	sl, #1
   1426c:	mov	r4, #0
   14270:	andeq	sl, sl, #2
   14274:	bne	142b4 <rpmMD5Update@@Base+0x40a0>
   14278:	cmp	sl, #0
   1427c:	moveq	r0, r4
   14280:	bne	142e4 <rpmMD5Update@@Base+0x40d0>
   14284:	add	r3, sp, #8192	; 0x2000
   14288:	ldr	r2, [r3, #4]
   1428c:	ldr	r3, [fp]
   14290:	cmp	r2, r3
   14294:	bne	1431c <rpmMD5Update@@Base+0x4108>
   14298:	add	sp, sp, #8192	; 0x2000
   1429c:	add	sp, sp, #12
   142a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142a4:	tst	sl, #1
   142a8:	mvn	r4, #0
   142ac:	andeq	sl, sl, #2
   142b0:	beq	14278 <rpmMD5Update@@Base+0x4064>
   142b4:	movw	r3, #4248	; 0x1098
   142b8:	mov	r0, r5
   142bc:	ldr	r3, [r5, r3]
   142c0:	blx	r3
   142c4:	cmp	r0, #0
   142c8:	andeq	sl, sl, #2
   142cc:	bne	14300 <rpmMD5Update@@Base+0x40ec>
   142d0:	cmn	r4, #1
   142d4:	movne	r4, r0
   142d8:	cmp	sl, #0
   142dc:	moveq	r0, r4
   142e0:	beq	14284 <rpmMD5Update@@Base+0x4070>
   142e4:	movw	r3, #4248	; 0x1098
   142e8:	mov	r0, r6
   142ec:	ldr	r3, [r6, r3]
   142f0:	blx	r3
   142f4:	cmn	r4, #1
   142f8:	mvneq	r0, #0
   142fc:	b	14284 <rpmMD5Update@@Base+0x4070>
   14300:	ands	sl, sl, #2
   14304:	mvnne	r0, #0
   14308:	cmn	r4, #1
   1430c:	movne	r4, r0
   14310:	b	142d8 <rpmMD5Update@@Base+0x40c4>
   14314:	mvn	r0, #0
   14318:	b	14284 <rpmMD5Update@@Base+0x4070>
   1431c:	bl	974c <__stack_chk_fail@plt>
   14320:	andeq	sl, r0, ip, lsr #30
   14324:	andeq	r0, r0, r0, asr #2
   14328:	push	{r4, r5, lr}
   1432c:	ubfx	r4, r0, #8, #8
   14330:	cmp	r4, #0
   14334:	sub	sp, sp, #12
   14338:	bne	14364 <rpmMD5Update@@Base+0x4150>
   1433c:	cmp	r0, #6
   14340:	addls	pc, pc, r0, lsl #2
   14344:	b	14400 <rpmMD5Update@@Base+0x41ec>
   14348:	b	143f0 <rpmMD5Update@@Base+0x41dc>
   1434c:	b	143a0 <rpmMD5Update@@Base+0x418c>
   14350:	b	143b0 <rpmMD5Update@@Base+0x419c>
   14354:	b	143c0 <rpmMD5Update@@Base+0x41ac>
   14358:	b	14400 <rpmMD5Update@@Base+0x41ec>
   1435c:	b	143d0 <rpmMD5Update@@Base+0x41bc>
   14360:	b	143e0 <rpmMD5Update@@Base+0x41cc>
   14364:	uxtb	r0, r0
   14368:	ldr	r5, [pc, #160]	; 14410 <rpmMD5Update@@Base+0x41fc>
   1436c:	bl	14328 <rpmMD5Update@@Base+0x4114>
   14370:	ldr	r3, [pc, #156]	; 14414 <rpmMD5Update@@Base+0x4200>
   14374:	add	r5, pc, r5
   14378:	str	r4, [sp, #4]
   1437c:	mov	r1, #1
   14380:	mov	r2, #64	; 0x40
   14384:	add	r3, pc, r3
   14388:	str	r0, [sp]
   1438c:	mov	r0, r5
   14390:	bl	98d8 <__sprintf_chk@plt>
   14394:	mov	r0, r5
   14398:	add	sp, sp, #12
   1439c:	pop	{r4, r5, pc}
   143a0:	ldr	r0, [pc, #112]	; 14418 <rpmMD5Update@@Base+0x4204>
   143a4:	add	r0, pc, r0
   143a8:	add	sp, sp, #12
   143ac:	pop	{r4, r5, pc}
   143b0:	ldr	r0, [pc, #100]	; 1441c <rpmMD5Update@@Base+0x4208>
   143b4:	add	r0, pc, r0
   143b8:	add	sp, sp, #12
   143bc:	pop	{r4, r5, pc}
   143c0:	ldr	r0, [pc, #88]	; 14420 <rpmMD5Update@@Base+0x420c>
   143c4:	add	r0, pc, r0
   143c8:	add	sp, sp, #12
   143cc:	pop	{r4, r5, pc}
   143d0:	ldr	r0, [pc, #76]	; 14424 <rpmMD5Update@@Base+0x4210>
   143d4:	add	r0, pc, r0
   143d8:	add	sp, sp, #12
   143dc:	pop	{r4, r5, pc}
   143e0:	ldr	r0, [pc, #64]	; 14428 <rpmMD5Update@@Base+0x4214>
   143e4:	add	r0, pc, r0
   143e8:	add	sp, sp, #12
   143ec:	pop	{r4, r5, pc}
   143f0:	ldr	r0, [pc, #52]	; 1442c <rpmMD5Update@@Base+0x4218>
   143f4:	add	r0, pc, r0
   143f8:	add	sp, sp, #12
   143fc:	pop	{r4, r5, pc}
   14400:	ldr	r0, [pc, #40]	; 14430 <rpmMD5Update@@Base+0x421c>
   14404:	add	r0, pc, r0
   14408:	add	sp, sp, #12
   1440c:	pop	{r4, r5, pc}
   14410:			; <UNDEFINED> instruction: 0x0000afbc
   14414:			; <UNDEFINED> instruction: 0x000025b0
   14418:	andeq	r2, r0, r8, ror #10
   1441c:	andeq	r2, r0, r0, ror r5
   14420:	andeq	r2, r0, r0, asr r5
   14424:	andeq	r2, r0, r8, ror #3
   14428:	andeq	r2, r0, r8, asr #10
   1442c:	andeq	r2, r0, r0, lsl r5
   14430:	andeq	r2, r0, ip, lsr #10
   14434:	uxtb	r0, r0
   14438:	sub	r3, r0, #1
   1443c:	cmp	r3, #2
   14440:	movls	r3, #9
   14444:	movhi	r3, #0
   14448:	cmp	r1, #0
   1444c:	cmpne	r1, r3
   14450:	orrne	r0, r0, r1, lsl #8
   14454:	bx	lr
   14458:	cmp	r2, #0
   1445c:	beq	144b8 <rpmMD5Update@@Base+0x42a4>
   14460:	cmp	r1, #0
   14464:	movne	r3, #4
   14468:	moveq	r3, #0
   1446c:	add	r2, r0, r3
   14470:	ldrb	r3, [r0, r3]
   14474:	cmp	r3, #0
   14478:	beq	14484 <rpmMD5Update@@Base+0x4270>
   1447c:	mvn	r0, #0
   14480:	bx	lr
   14484:	ldrb	r3, [r2, #1]
   14488:	cmp	r3, #0
   1448c:	bne	1447c <rpmMD5Update@@Base+0x4268>
   14490:	ldrb	r3, [r2, #2]
   14494:	cmp	r3, #0
   14498:	bne	1447c <rpmMD5Update@@Base+0x4268>
   1449c:	ldrb	r3, [r2, #3]
   144a0:	cmp	r3, #0
   144a4:	bne	1447c <rpmMD5Update@@Base+0x4268>
   144a8:	cmp	r1, #0
   144ac:	moveq	r0, #4
   144b0:	mvnne	r0, #3
   144b4:	add	r0, r2, r0
   144b8:	cmp	r1, #0
   144bc:	bne	144e4 <rpmMD5Update@@Base+0x42d0>
   144c0:	ldrb	r1, [r0, #1]
   144c4:	ldrb	ip, [r0]
   144c8:	ldrb	r2, [r0, #3]
   144cc:	ldrb	r3, [r0, #2]
   144d0:	lsl	r1, r1, #16
   144d4:	orr	r0, r1, ip, lsl #24
   144d8:	orr	r0, r0, r2
   144dc:	orr	r0, r0, r3, lsl #8
   144e0:	bx	lr
   144e4:	ldrb	r1, [r0, #2]
   144e8:	ldrb	ip, [r0, #1]
   144ec:	ldrb	r2, [r0]
   144f0:	ldrb	r3, [r0, #3]
   144f4:	lsl	r1, r1, #16
   144f8:	orr	r0, r1, ip, lsl #8
   144fc:	orr	r0, r0, r2
   14500:	orr	r0, r0, r3, lsl #24
   14504:	bx	lr
   14508:	cmp	r1, #0
   1450c:	bne	14534 <rpmMD5Update@@Base+0x4320>
   14510:	ldrb	r1, [r0, #1]
   14514:	ldrb	ip, [r0]
   14518:	ldrb	r2, [r0, #3]
   1451c:	ldrb	r3, [r0, #2]
   14520:	lsl	r1, r1, #16
   14524:	orr	r0, r1, ip, lsl #24
   14528:	orr	r0, r0, r2
   1452c:	orr	r0, r0, r3, lsl #8
   14530:	bx	lr
   14534:	ldrb	r1, [r0, #2]
   14538:	ldrb	ip, [r0, #1]
   1453c:	ldrb	r2, [r0]
   14540:	ldrb	r3, [r0, #3]
   14544:	lsl	r1, r1, #16
   14548:	orr	r0, r1, ip, lsl #8
   1454c:	orr	r0, r0, r2
   14550:	orr	r0, r0, r3, lsl #24
   14554:	bx	lr
   14558:	cmp	r2, #51	; 0x33
   1455c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14560:	mov	r4, r0
   14564:	sub	sp, sp, #12
   14568:	ble	14578 <rpmMD5Update@@Base+0x4364>
   1456c:	ldrb	r3, [r1]
   14570:	cmp	r3, #127	; 0x7f
   14574:	beq	14584 <rpmMD5Update@@Base+0x4370>
   14578:	mov	r0, #0
   1457c:	add	sp, sp, #12
   14580:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14584:	ldrb	r3, [r1, #1]
   14588:	cmp	r3, #69	; 0x45
   1458c:	bne	14578 <rpmMD5Update@@Base+0x4364>
   14590:	ldrb	r3, [r1, #2]
   14594:	cmp	r3, #76	; 0x4c
   14598:	bne	14578 <rpmMD5Update@@Base+0x4364>
   1459c:	ldrb	r3, [r1, #3]
   145a0:	cmp	r3, #70	; 0x46
   145a4:	bne	14578 <rpmMD5Update@@Base+0x4364>
   145a8:	ldrb	r3, [r1, #4]
   145ac:	ldrb	r6, [r1, #5]
   145b0:	subs	r0, r3, #2
   145b4:	rsbs	r5, r0, #0
   145b8:	adcs	r5, r5, r0
   145bc:	cmp	r2, #63	; 0x3f
   145c0:	cmple	r3, #2
   145c4:	beq	14578 <rpmMD5Update@@Base+0x4364>
   145c8:	subs	r6, r6, #2
   145cc:	movne	r6, #1
   145d0:	cmp	r5, #0
   145d4:	beq	14824 <rpmMD5Update@@Base+0x4610>
   145d8:	add	r0, r1, #40	; 0x28
   145dc:	lsl	r2, r6, #2
   145e0:	add	r3, r0, r2
   145e4:	ldrb	r2, [r0, r2]
   145e8:	cmp	r2, #0
   145ec:	bne	14578 <rpmMD5Update@@Base+0x4364>
   145f0:	ldrb	r2, [r3, #1]
   145f4:	cmp	r2, #0
   145f8:	bne	14578 <rpmMD5Update@@Base+0x4364>
   145fc:	ldrb	r2, [r3, #2]
   14600:	cmp	r2, #0
   14604:	bne	14578 <rpmMD5Update@@Base+0x4364>
   14608:	ldrb	r2, [r3, #3]
   1460c:	cmp	r2, #0
   14610:	bne	14578 <rpmMD5Update@@Base+0x4364>
   14614:	cmp	r6, #0
   14618:	moveq	r2, #4
   1461c:	mvnne	r2, #3
   14620:	add	r3, r3, r2
   14624:	cmp	r6, #0
   14628:	bne	1482c <rpmMD5Update@@Base+0x4618>
   1462c:	ldrb	r0, [r3, #1]
   14630:	ldrb	ip, [r3]
   14634:	ldrb	r2, [r3, #3]
   14638:	ldrb	sl, [r3, #2]
   1463c:	lsl	r0, r0, #16
   14640:	orr	r3, r0, ip, lsl #24
   14644:	orr	r3, r3, r2
   14648:	orr	sl, r3, sl, lsl #8
   1464c:	cmn	sl, #1
   14650:	beq	14578 <rpmMD5Update@@Base+0x4364>
   14654:	cmp	r5, #0
   14658:	moveq	r2, #46	; 0x2e
   1465c:	movne	r2, #58	; 0x3a
   14660:	cmp	r6, #0
   14664:	add	r0, r1, r2
   14668:	ldrbeq	r7, [r1, r2]
   1466c:	ldrbne	r7, [r0, #1]
   14670:	ldrbne	r3, [r1, r2]
   14674:	ldrbeq	r3, [r0, #1]
   14678:	cmp	r5, #0
   1467c:	orr	r7, r3, r7, lsl #8
   14680:	moveq	r2, #40	; 0x28
   14684:	movne	r2, #64	; 0x40
   14688:	cmp	r2, r7
   1468c:	bgt	14578 <rpmMD5Update@@Base+0x4364>
   14690:	cmp	r7, #32768	; 0x8000
   14694:	bge	14578 <rpmMD5Update@@Base+0x4364>
   14698:	cmp	r5, #0
   1469c:	moveq	r3, #48	; 0x30
   146a0:	movne	r3, #60	; 0x3c
   146a4:	cmp	r6, #0
   146a8:	add	r2, r1, r3
   146ac:	ldrbeq	r9, [r1, r3]
   146b0:	ldrbne	r9, [r2, #1]
   146b4:	ldrbeq	r3, [r2, #1]
   146b8:	ldrbne	r3, [r1, r3]
   146bc:	cmp	r5, #0
   146c0:	orr	r9, r3, r9, lsl #8
   146c4:	moveq	r3, #50	; 0x32
   146c8:	movne	r3, #62	; 0x3e
   146cc:	cmp	r6, #0
   146d0:	add	r2, r1, r3
   146d4:	ldrbeq	fp, [r1, r3]
   146d8:	ldrbne	fp, [r2, #1]
   146dc:	ldrbne	r3, [r1, r3]
   146e0:	ldrbeq	r3, [r2, #1]
   146e4:	orr	fp, r3, fp, lsl #8
   146e8:	cmp	r9, fp
   146ec:	ble	14578 <rpmMD5Update@@Base+0x4364>
   146f0:	mul	ip, r9, r7
   146f4:	mov	r0, ip
   146f8:	str	ip, [sp]
   146fc:	bl	983c <malloc@plt>
   14700:	ldr	ip, [sp]
   14704:	subs	r8, r0, #0
   14708:	beq	14578 <rpmMD5Update@@Base+0x4364>
   1470c:	mov	r2, ip
   14710:	mov	r3, sl
   14714:	mov	r0, r4
   14718:	mov	r1, r8
   1471c:	bl	9728 <pread@plt>
   14720:	ldr	ip, [sp]
   14724:	cmp	ip, r0
   14728:	bne	14850 <rpmMD5Update@@Base+0x463c>
   1472c:	mla	sl, fp, r7, r8
   14730:	mov	r1, r6
   14734:	add	r0, sl, #4
   14738:	bl	14508 <rpmMD5Update@@Base+0x42f4>
   1473c:	cmp	r0, #3
   14740:	bne	14850 <rpmMD5Update@@Base+0x463c>
   14744:	cmp	r5, #0
   14748:	beq	14874 <rpmMD5Update@@Base+0x4660>
   1474c:	add	r0, sl, #24
   14750:	mov	r1, r6
   14754:	mov	r2, #1
   14758:	bl	14458 <rpmMD5Update@@Base+0x4244>
   1475c:	mov	fp, r0
   14760:	add	r0, sl, #32
   14764:	mov	r2, r5
   14768:	mov	r1, r6
   1476c:	bl	14458 <rpmMD5Update@@Base+0x4244>
   14770:	cmn	fp, #1
   14774:	mov	sl, r0
   14778:	beq	14850 <rpmMD5Update@@Base+0x463c>
   1477c:	cmp	r0, #0
   14780:	blt	14850 <rpmMD5Update@@Base+0x463c>
   14784:	bl	983c <malloc@plt>
   14788:	subs	r5, r0, #0
   1478c:	beq	14850 <rpmMD5Update@@Base+0x463c>
   14790:	mov	r0, r4
   14794:	mov	r3, fp
   14798:	mov	r1, r5
   1479c:	mov	r2, sl
   147a0:	bl	9728 <pread@plt>
   147a4:	cmp	sl, r0
   147a8:	bne	1485c <rpmMD5Update@@Base+0x4648>
   147ac:	ldr	r3, [pc, #220]	; 14890 <rpmMD5Update@@Base+0x467c>
   147b0:	mov	fp, r8
   147b4:	mov	r4, #0
   147b8:	add	r3, pc, r3
   147bc:	str	r3, [sp, #4]
   147c0:	mov	r0, fp
   147c4:	mov	r1, r6
   147c8:	bl	14508 <rpmMD5Update@@Base+0x42f4>
   147cc:	add	fp, fp, r7
   147d0:	cmp	sl, r0
   147d4:	add	ip, r0, #18
   147d8:	bcc	147fc <rpmMD5Update@@Base+0x45e8>
   147dc:	cmp	sl, ip
   147e0:	add	r0, r5, r0
   147e4:	ldr	r1, [sp, #4]
   147e8:	mov	r2, #18
   147ec:	bcc	147fc <rpmMD5Update@@Base+0x45e8>
   147f0:	bl	9734 <memcmp@plt>
   147f4:	cmp	r0, #0
   147f8:	beq	14808 <rpmMD5Update@@Base+0x45f4>
   147fc:	add	r4, r4, #1
   14800:	cmp	r4, r9
   14804:	blt	147c0 <rpmMD5Update@@Base+0x45ac>
   14808:	mov	r0, r5
   1480c:	bl	96d4 <free@plt>
   14810:	mov	r0, r8
   14814:	bl	96d4 <free@plt>
   14818:	subs	r0, r4, r9
   1481c:	movne	r0, #1
   14820:	b	1457c <rpmMD5Update@@Base+0x4368>
   14824:	add	r3, r1, #32
   14828:	b	14624 <rpmMD5Update@@Base+0x4410>
   1482c:	ldrb	r0, [r3, #2]
   14830:	ldrb	ip, [r3, #1]
   14834:	ldrb	r2, [r3]
   14838:	ldrb	sl, [r3, #3]
   1483c:	lsl	r0, r0, #16
   14840:	orr	r3, r0, ip, lsl #8
   14844:	orr	r3, r3, r2
   14848:	orr	sl, r3, sl, lsl #24
   1484c:	b	1464c <rpmMD5Update@@Base+0x4438>
   14850:	mov	r0, r8
   14854:	bl	96d4 <free@plt>
   14858:	b	14578 <rpmMD5Update@@Base+0x4364>
   1485c:	mov	r0, r8
   14860:	bl	96d4 <free@plt>
   14864:	mov	r0, r5
   14868:	bl	96d4 <free@plt>
   1486c:	mov	r0, #0
   14870:	b	1457c <rpmMD5Update@@Base+0x4368>
   14874:	add	r0, sl, #16
   14878:	mov	r1, r6
   1487c:	mov	r2, r5
   14880:	bl	14458 <rpmMD5Update@@Base+0x4244>
   14884:	mov	fp, r0
   14888:	add	r0, sl, #20
   1488c:	b	14764 <rpmMD5Update@@Base+0x4550>
   14890:	andeq	r2, r0, r4, lsl #3
   14894:	push	{r4, r5, r6, r7, r8, lr}
   14898:	sub	sp, sp, #144	; 0x90
   1489c:	ldr	r4, [pc, #388]	; 14a28 <rpmMD5Update@@Base+0x4814>
   148a0:	mov	r8, r0
   148a4:	ldr	r3, [pc, #384]	; 14a2c <rpmMD5Update@@Base+0x4818>
   148a8:	mov	r0, #3
   148ac:	add	r4, pc, r4
   148b0:	ldr	r5, [pc, #376]	; 14a30 <rpmMD5Update@@Base+0x481c>
   148b4:	add	r2, sp, #24
   148b8:	ldr	r7, [r4, r3]
   148bc:	add	r5, pc, r5
   148c0:	mov	r1, r5
   148c4:	ldr	r3, [r7]
   148c8:	str	r3, [sp, #140]	; 0x8c
   148cc:	bl	97b8 <__xstat@plt>
   148d0:	cmp	r0, #0
   148d4:	bne	149f8 <rpmMD5Update@@Base+0x47e4>
   148d8:	ldr	lr, [pc, #340]	; 14a34 <rpmMD5Update@@Base+0x4820>
   148dc:	add	ip, sp, #116	; 0x74
   148e0:	add	lr, pc, lr
   148e4:	mov	r6, ip
   148e8:	ldm	lr!, {r0, r1, r2, r3}
   148ec:	stmia	ip!, {r0, r1, r2, r3}
   148f0:	ldm	lr, {r0, r1}
   148f4:	str	r0, [ip], #4
   148f8:	mov	r0, r6
   148fc:	strb	r1, [ip]
   14900:	bl	98b4 <mkstemp@plt>
   14904:	cmn	r0, #1
   14908:	beq	149e4 <rpmMD5Update@@Base+0x47d0>
   1490c:	bl	99b0 <close@plt>
   14910:	bl	9968 <fork@plt>
   14914:	cmn	r0, #1
   14918:	mov	r4, r0
   1491c:	beq	149d0 <rpmMD5Update@@Base+0x47bc>
   14920:	cmp	r0, #0
   14924:	addne	r5, sp, #20
   14928:	beq	14990 <rpmMD5Update@@Base+0x477c>
   1492c:	mov	r0, r4
   14930:	mov	r1, r5
   14934:	mov	r2, #0
   14938:	bl	97e8 <waitpid@plt>
   1493c:	cmn	r0, #1
   14940:	beq	1492c <rpmMD5Update@@Base+0x4718>
   14944:	mov	r0, r6
   14948:	mov	r1, #0
   1494c:	bl	986c <open@plt>
   14950:	mov	r4, r0
   14954:	cmn	r4, #1
   14958:	mov	r0, r6
   1495c:	beq	14984 <rpmMD5Update@@Base+0x4770>
   14960:	bl	9758 <unlink@plt>
   14964:	ldr	r2, [sp, #140]	; 0x8c
   14968:	ldr	r3, [r7]
   1496c:	mov	r0, r4
   14970:	cmp	r2, r3
   14974:	bne	14980 <rpmMD5Update@@Base+0x476c>
   14978:	add	sp, sp, #144	; 0x90
   1497c:	pop	{r4, r5, r6, r7, r8, pc}
   14980:	bl	974c <__stack_chk_fail@plt>
   14984:	bl	97ac <perror@plt>
   14988:	mov	r0, #1
   1498c:	bl	9878 <exit@plt>
   14990:	ldr	r2, [pc, #160]	; 14a38 <rpmMD5Update@@Base+0x4824>
   14994:	mov	r3, r6
   14998:	ldr	r1, [pc, #156]	; 14a3c <rpmMD5Update@@Base+0x4828>
   1499c:	mov	r0, r5
   149a0:	add	r2, pc, r2
   149a4:	str	r2, [sp]
   149a8:	ldr	r2, [pc, #144]	; 14a40 <rpmMD5Update@@Base+0x482c>
   149ac:	add	r1, pc, r1
   149b0:	str	r8, [sp, #4]
   149b4:	add	r2, pc, r2
   149b8:	str	r4, [sp, #8]
   149bc:	bl	9974 <execl@plt>
   149c0:	mov	r0, r5
   149c4:	bl	97ac <perror@plt>
   149c8:	mov	r0, #1
   149cc:	bl	96f8 <_exit@plt>
   149d0:	ldr	r0, [pc, #108]	; 14a44 <rpmMD5Update@@Base+0x4830>
   149d4:	add	r0, pc, r0
   149d8:	bl	97ac <perror@plt>
   149dc:	mov	r0, #1
   149e0:	bl	9878 <exit@plt>
   149e4:	ldr	r0, [pc, #92]	; 14a48 <rpmMD5Update@@Base+0x4834>
   149e8:	add	r0, pc, r0
   149ec:	bl	97ac <perror@plt>
   149f0:	mov	r0, #1
   149f4:	bl	9878 <exit@plt>
   149f8:	mov	r0, r5
   149fc:	bl	97ac <perror@plt>
   14a00:	ldr	r3, [pc, #68]	; 14a4c <rpmMD5Update@@Base+0x4838>
   14a04:	ldr	r0, [pc, #68]	; 14a50 <rpmMD5Update@@Base+0x483c>
   14a08:	mov	r1, #1
   14a0c:	mov	r2, #45	; 0x2d
   14a10:	ldr	r3, [r4, r3]
   14a14:	add	r0, pc, r0
   14a18:	ldr	r3, [r3]
   14a1c:	bl	97d0 <fwrite@plt>
   14a20:	mov	r0, #1
   14a24:	bl	9878 <exit@plt>
   14a28:	andeq	sl, r0, r8, ror #16
   14a2c:	andeq	r0, r0, r0, asr #2
   14a30:	muleq	r0, r4, r0
   14a34:	andeq	r2, r0, ip, asr #1
   14a38:	andeq	r2, r0, r8
   14a3c:	strdeq	r1, [r0], -r0
   14a40:	strdeq	r1, [r0], -r0
   14a44:	andeq	r1, r0, r0, asr r7
   14a48:	andeq	r1, r0, ip, lsr #31
   14a4c:	andeq	r0, r0, r8, asr r1
   14a50:	andeq	r1, r0, r0, asr pc
   14a54:	subs	r2, r1, #1
   14a58:	bxeq	lr
   14a5c:	bcc	14c34 <rpmMD5Update@@Base+0x4a20>
   14a60:	cmp	r0, r1
   14a64:	bls	14c18 <rpmMD5Update@@Base+0x4a04>
   14a68:	tst	r1, r2
   14a6c:	beq	14c24 <rpmMD5Update@@Base+0x4a10>
   14a70:	clz	r3, r0
   14a74:	clz	r2, r1
   14a78:	sub	r3, r2, r3
   14a7c:	rsbs	r3, r3, #31
   14a80:	addne	r3, r3, r3, lsl #1
   14a84:	mov	r2, #0
   14a88:	addne	pc, pc, r3, lsl #2
   14a8c:	nop	{0}
   14a90:	cmp	r0, r1, lsl #31
   14a94:	adc	r2, r2, r2
   14a98:	subcs	r0, r0, r1, lsl #31
   14a9c:	cmp	r0, r1, lsl #30
   14aa0:	adc	r2, r2, r2
   14aa4:	subcs	r0, r0, r1, lsl #30
   14aa8:	cmp	r0, r1, lsl #29
   14aac:	adc	r2, r2, r2
   14ab0:	subcs	r0, r0, r1, lsl #29
   14ab4:	cmp	r0, r1, lsl #28
   14ab8:	adc	r2, r2, r2
   14abc:	subcs	r0, r0, r1, lsl #28
   14ac0:	cmp	r0, r1, lsl #27
   14ac4:	adc	r2, r2, r2
   14ac8:	subcs	r0, r0, r1, lsl #27
   14acc:	cmp	r0, r1, lsl #26
   14ad0:	adc	r2, r2, r2
   14ad4:	subcs	r0, r0, r1, lsl #26
   14ad8:	cmp	r0, r1, lsl #25
   14adc:	adc	r2, r2, r2
   14ae0:	subcs	r0, r0, r1, lsl #25
   14ae4:	cmp	r0, r1, lsl #24
   14ae8:	adc	r2, r2, r2
   14aec:	subcs	r0, r0, r1, lsl #24
   14af0:	cmp	r0, r1, lsl #23
   14af4:	adc	r2, r2, r2
   14af8:	subcs	r0, r0, r1, lsl #23
   14afc:	cmp	r0, r1, lsl #22
   14b00:	adc	r2, r2, r2
   14b04:	subcs	r0, r0, r1, lsl #22
   14b08:	cmp	r0, r1, lsl #21
   14b0c:	adc	r2, r2, r2
   14b10:	subcs	r0, r0, r1, lsl #21
   14b14:	cmp	r0, r1, lsl #20
   14b18:	adc	r2, r2, r2
   14b1c:	subcs	r0, r0, r1, lsl #20
   14b20:	cmp	r0, r1, lsl #19
   14b24:	adc	r2, r2, r2
   14b28:	subcs	r0, r0, r1, lsl #19
   14b2c:	cmp	r0, r1, lsl #18
   14b30:	adc	r2, r2, r2
   14b34:	subcs	r0, r0, r1, lsl #18
   14b38:	cmp	r0, r1, lsl #17
   14b3c:	adc	r2, r2, r2
   14b40:	subcs	r0, r0, r1, lsl #17
   14b44:	cmp	r0, r1, lsl #16
   14b48:	adc	r2, r2, r2
   14b4c:	subcs	r0, r0, r1, lsl #16
   14b50:	cmp	r0, r1, lsl #15
   14b54:	adc	r2, r2, r2
   14b58:	subcs	r0, r0, r1, lsl #15
   14b5c:	cmp	r0, r1, lsl #14
   14b60:	adc	r2, r2, r2
   14b64:	subcs	r0, r0, r1, lsl #14
   14b68:	cmp	r0, r1, lsl #13
   14b6c:	adc	r2, r2, r2
   14b70:	subcs	r0, r0, r1, lsl #13
   14b74:	cmp	r0, r1, lsl #12
   14b78:	adc	r2, r2, r2
   14b7c:	subcs	r0, r0, r1, lsl #12
   14b80:	cmp	r0, r1, lsl #11
   14b84:	adc	r2, r2, r2
   14b88:	subcs	r0, r0, r1, lsl #11
   14b8c:	cmp	r0, r1, lsl #10
   14b90:	adc	r2, r2, r2
   14b94:	subcs	r0, r0, r1, lsl #10
   14b98:	cmp	r0, r1, lsl #9
   14b9c:	adc	r2, r2, r2
   14ba0:	subcs	r0, r0, r1, lsl #9
   14ba4:	cmp	r0, r1, lsl #8
   14ba8:	adc	r2, r2, r2
   14bac:	subcs	r0, r0, r1, lsl #8
   14bb0:	cmp	r0, r1, lsl #7
   14bb4:	adc	r2, r2, r2
   14bb8:	subcs	r0, r0, r1, lsl #7
   14bbc:	cmp	r0, r1, lsl #6
   14bc0:	adc	r2, r2, r2
   14bc4:	subcs	r0, r0, r1, lsl #6
   14bc8:	cmp	r0, r1, lsl #5
   14bcc:	adc	r2, r2, r2
   14bd0:	subcs	r0, r0, r1, lsl #5
   14bd4:	cmp	r0, r1, lsl #4
   14bd8:	adc	r2, r2, r2
   14bdc:	subcs	r0, r0, r1, lsl #4
   14be0:	cmp	r0, r1, lsl #3
   14be4:	adc	r2, r2, r2
   14be8:	subcs	r0, r0, r1, lsl #3
   14bec:	cmp	r0, r1, lsl #2
   14bf0:	adc	r2, r2, r2
   14bf4:	subcs	r0, r0, r1, lsl #2
   14bf8:	cmp	r0, r1, lsl #1
   14bfc:	adc	r2, r2, r2
   14c00:	subcs	r0, r0, r1, lsl #1
   14c04:	cmp	r0, r1
   14c08:	adc	r2, r2, r2
   14c0c:	subcs	r0, r0, r1
   14c10:	mov	r0, r2
   14c14:	bx	lr
   14c18:	moveq	r0, #1
   14c1c:	movne	r0, #0
   14c20:	bx	lr
   14c24:	clz	r2, r1
   14c28:	rsb	r2, r2, #31
   14c2c:	lsr	r0, r0, r2
   14c30:	bx	lr
   14c34:	cmp	r0, #0
   14c38:	mvnne	r0, #0
   14c3c:	b	15054 <rpmMD5Update@@Base+0x4e40>
   14c40:	cmp	r1, #0
   14c44:	beq	14c34 <rpmMD5Update@@Base+0x4a20>
   14c48:	push	{r0, r1, lr}
   14c4c:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   14c50:	pop	{r1, r2, lr}
   14c54:	mul	r3, r2, r0
   14c58:	sub	r1, r1, r3
   14c5c:	bx	lr
   14c60:	eor	r1, r1, #-2147483648	; 0x80000000
   14c64:	b	14c6c <rpmMD5Update@@Base+0x4a58>
   14c68:	eor	r3, r3, #-2147483648	; 0x80000000
   14c6c:	push	{r4, r5, lr}
   14c70:	lsl	r4, r1, #1
   14c74:	lsl	r5, r3, #1
   14c78:	teq	r4, r5
   14c7c:	teqeq	r0, r2
   14c80:	orrsne	ip, r4, r0
   14c84:	orrsne	ip, r5, r2
   14c88:	mvnsne	ip, r4, asr #21
   14c8c:	mvnsne	ip, r5, asr #21
   14c90:	beq	14e7c <rpmMD5Update@@Base+0x4c68>
   14c94:	lsr	r4, r4, #21
   14c98:	rsbs	r5, r4, r5, lsr #21
   14c9c:	rsblt	r5, r5, #0
   14ca0:	ble	14cc0 <rpmMD5Update@@Base+0x4aac>
   14ca4:	add	r4, r4, r5
   14ca8:	eor	r2, r0, r2
   14cac:	eor	r3, r1, r3
   14cb0:	eor	r0, r2, r0
   14cb4:	eor	r1, r3, r1
   14cb8:	eor	r2, r0, r2
   14cbc:	eor	r3, r1, r3
   14cc0:	cmp	r5, #54	; 0x36
   14cc4:	pophi	{r4, r5, pc}
   14cc8:	tst	r1, #-2147483648	; 0x80000000
   14ccc:	lsl	r1, r1, #12
   14cd0:	mov	ip, #1048576	; 0x100000
   14cd4:	orr	r1, ip, r1, lsr #12
   14cd8:	beq	14ce4 <rpmMD5Update@@Base+0x4ad0>
   14cdc:	rsbs	r0, r0, #0
   14ce0:	rsc	r1, r1, #0
   14ce4:	tst	r3, #-2147483648	; 0x80000000
   14ce8:	lsl	r3, r3, #12
   14cec:	orr	r3, ip, r3, lsr #12
   14cf0:	beq	14cfc <rpmMD5Update@@Base+0x4ae8>
   14cf4:	rsbs	r2, r2, #0
   14cf8:	rsc	r3, r3, #0
   14cfc:	teq	r4, r5
   14d00:	beq	14e64 <rpmMD5Update@@Base+0x4c50>
   14d04:	sub	r4, r4, #1
   14d08:	rsbs	lr, r5, #32
   14d0c:	blt	14d28 <rpmMD5Update@@Base+0x4b14>
   14d10:	lsl	ip, r2, lr
   14d14:	adds	r0, r0, r2, lsr r5
   14d18:	adc	r1, r1, #0
   14d1c:	adds	r0, r0, r3, lsl lr
   14d20:	adcs	r1, r1, r3, asr r5
   14d24:	b	14d44 <rpmMD5Update@@Base+0x4b30>
   14d28:	sub	r5, r5, #32
   14d2c:	add	lr, lr, #32
   14d30:	cmp	r2, #1
   14d34:	lsl	ip, r3, lr
   14d38:	orrcs	ip, ip, #2
   14d3c:	adds	r0, r0, r3, asr r5
   14d40:	adcs	r1, r1, r3, asr #31
   14d44:	and	r5, r1, #-2147483648	; 0x80000000
   14d48:	bpl	14d58 <rpmMD5Update@@Base+0x4b44>
   14d4c:	rsbs	ip, ip, #0
   14d50:	rscs	r0, r0, #0
   14d54:	rsc	r1, r1, #0
   14d58:	cmp	r1, #1048576	; 0x100000
   14d5c:	bcc	14d9c <rpmMD5Update@@Base+0x4b88>
   14d60:	cmp	r1, #2097152	; 0x200000
   14d64:	bcc	14d84 <rpmMD5Update@@Base+0x4b70>
   14d68:	lsrs	r1, r1, #1
   14d6c:	rrxs	r0, r0
   14d70:	rrx	ip, ip
   14d74:	add	r4, r4, #1
   14d78:	lsl	r2, r4, #21
   14d7c:	cmn	r2, #4194304	; 0x400000
   14d80:	bcs	14edc <rpmMD5Update@@Base+0x4cc8>
   14d84:	cmp	ip, #-2147483648	; 0x80000000
   14d88:	lsrseq	ip, r0, #1
   14d8c:	adcs	r0, r0, #0
   14d90:	adc	r1, r1, r4, lsl #20
   14d94:	orr	r1, r1, r5
   14d98:	pop	{r4, r5, pc}
   14d9c:	lsls	ip, ip, #1
   14da0:	adcs	r0, r0, r0
   14da4:	adc	r1, r1, r1
   14da8:	tst	r1, #1048576	; 0x100000
   14dac:	sub	r4, r4, #1
   14db0:	bne	14d84 <rpmMD5Update@@Base+0x4b70>
   14db4:	teq	r1, #0
   14db8:	moveq	r1, r0
   14dbc:	moveq	r0, #0
   14dc0:	clz	r3, r1
   14dc4:	addeq	r3, r3, #32
   14dc8:	sub	r3, r3, #11
   14dcc:	subs	r2, r3, #32
   14dd0:	bge	14df4 <rpmMD5Update@@Base+0x4be0>
   14dd4:	adds	r2, r2, #12
   14dd8:	ble	14df0 <rpmMD5Update@@Base+0x4bdc>
   14ddc:	add	ip, r2, #20
   14de0:	rsb	r2, r2, #12
   14de4:	lsl	r0, r1, ip
   14de8:	lsr	r1, r1, r2
   14dec:	b	14e04 <rpmMD5Update@@Base+0x4bf0>
   14df0:	add	r2, r2, #20
   14df4:	rsble	ip, r2, #32
   14df8:	lsl	r1, r1, r2
   14dfc:	orrle	r1, r1, r0, lsr ip
   14e00:	lslle	r0, r0, r2
   14e04:	subs	r4, r4, r3
   14e08:	addge	r1, r1, r4, lsl #20
   14e0c:	orrge	r1, r1, r5
   14e10:	popge	{r4, r5, pc}
   14e14:	mvn	r4, r4
   14e18:	subs	r4, r4, #31
   14e1c:	bge	14e58 <rpmMD5Update@@Base+0x4c44>
   14e20:	adds	r4, r4, #12
   14e24:	bgt	14e40 <rpmMD5Update@@Base+0x4c2c>
   14e28:	add	r4, r4, #20
   14e2c:	rsb	r2, r4, #32
   14e30:	lsr	r0, r0, r4
   14e34:	orr	r0, r0, r1, lsl r2
   14e38:	orr	r1, r5, r1, lsr r4
   14e3c:	pop	{r4, r5, pc}
   14e40:	rsb	r4, r4, #12
   14e44:	rsb	r2, r4, #32
   14e48:	lsr	r0, r0, r2
   14e4c:	orr	r0, r0, r1, lsl r4
   14e50:	mov	r1, r5
   14e54:	pop	{r4, r5, pc}
   14e58:	lsr	r0, r1, r4
   14e5c:	mov	r1, r5
   14e60:	pop	{r4, r5, pc}
   14e64:	teq	r4, #0
   14e68:	eor	r3, r3, #1048576	; 0x100000
   14e6c:	eoreq	r1, r1, #1048576	; 0x100000
   14e70:	addeq	r4, r4, #1
   14e74:	subne	r5, r5, #1
   14e78:	b	14d04 <rpmMD5Update@@Base+0x4af0>
   14e7c:	mvns	ip, r4, asr #21
   14e80:	mvnsne	ip, r5, asr #21
   14e84:	beq	14eec <rpmMD5Update@@Base+0x4cd8>
   14e88:	teq	r4, r5
   14e8c:	teqeq	r0, r2
   14e90:	beq	14ea4 <rpmMD5Update@@Base+0x4c90>
   14e94:	orrs	ip, r4, r0
   14e98:	moveq	r1, r3
   14e9c:	moveq	r0, r2
   14ea0:	pop	{r4, r5, pc}
   14ea4:	teq	r1, r3
   14ea8:	movne	r1, #0
   14eac:	movne	r0, #0
   14eb0:	popne	{r4, r5, pc}
   14eb4:	lsrs	ip, r4, #21
   14eb8:	bne	14ecc <rpmMD5Update@@Base+0x4cb8>
   14ebc:	lsls	r0, r0, #1
   14ec0:	adcs	r1, r1, r1
   14ec4:	orrcs	r1, r1, #-2147483648	; 0x80000000
   14ec8:	pop	{r4, r5, pc}
   14ecc:	adds	r4, r4, #4194304	; 0x400000
   14ed0:	addcc	r1, r1, #1048576	; 0x100000
   14ed4:	popcc	{r4, r5, pc}
   14ed8:	and	r5, r1, #-2147483648	; 0x80000000
   14edc:	orr	r1, r5, #2130706432	; 0x7f000000
   14ee0:	orr	r1, r1, #15728640	; 0xf00000
   14ee4:	mov	r0, #0
   14ee8:	pop	{r4, r5, pc}
   14eec:	mvns	ip, r4, asr #21
   14ef0:	movne	r1, r3
   14ef4:	movne	r0, r2
   14ef8:	mvnseq	ip, r5, asr #21
   14efc:	movne	r3, r1
   14f00:	movne	r2, r0
   14f04:	orrs	r4, r0, r1, lsl #12
   14f08:	orrseq	r5, r2, r3, lsl #12
   14f0c:	teqeq	r1, r3
   14f10:	orrne	r1, r1, #524288	; 0x80000
   14f14:	pop	{r4, r5, pc}
   14f18:	teq	r0, #0
   14f1c:	moveq	r1, #0
   14f20:	bxeq	lr
   14f24:	push	{r4, r5, lr}
   14f28:	mov	r4, #1024	; 0x400
   14f2c:	add	r4, r4, #50	; 0x32
   14f30:	mov	r5, #0
   14f34:	mov	r1, #0
   14f38:	b	14db4 <rpmMD5Update@@Base+0x4ba0>
   14f3c:	teq	r0, #0
   14f40:	moveq	r1, #0
   14f44:	bxeq	lr
   14f48:	push	{r4, r5, lr}
   14f4c:	mov	r4, #1024	; 0x400
   14f50:	add	r4, r4, #50	; 0x32
   14f54:	ands	r5, r0, #-2147483648	; 0x80000000
   14f58:	rsbmi	r0, r0, #0
   14f5c:	mov	r1, #0
   14f60:	b	14db4 <rpmMD5Update@@Base+0x4ba0>
   14f64:	lsls	r2, r0, #1
   14f68:	asr	r1, r2, #3
   14f6c:	rrx	r1, r1
   14f70:	lsl	r0, r2, #28
   14f74:	andsne	r3, r2, #-16777216	; 0xff000000
   14f78:	teqne	r3, #-16777216	; 0xff000000
   14f7c:	eorne	r1, r1, #939524096	; 0x38000000
   14f80:	bxne	lr
   14f84:	teq	r2, #0
   14f88:	teqne	r3, #-16777216	; 0xff000000
   14f8c:	bxeq	lr
   14f90:	push	{r4, r5, lr}
   14f94:	mov	r4, #896	; 0x380
   14f98:	and	r5, r1, #-2147483648	; 0x80000000
   14f9c:	bic	r1, r1, #-2147483648	; 0x80000000
   14fa0:	b	14db4 <rpmMD5Update@@Base+0x4ba0>
   14fa4:	orrs	r2, r0, r1
   14fa8:	bxeq	lr
   14fac:	push	{r4, r5, lr}
   14fb0:	mov	r5, #0
   14fb4:	b	14fd4 <rpmMD5Update@@Base+0x4dc0>
   14fb8:	orrs	r2, r0, r1
   14fbc:	bxeq	lr
   14fc0:	push	{r4, r5, lr}
   14fc4:	ands	r5, r1, #-2147483648	; 0x80000000
   14fc8:	bpl	14fd4 <rpmMD5Update@@Base+0x4dc0>
   14fcc:	rsbs	r0, r0, #0
   14fd0:	rsc	r1, r1, #0
   14fd4:	mov	r4, #1024	; 0x400
   14fd8:	add	r4, r4, #50	; 0x32
   14fdc:	lsrs	ip, r1, #22
   14fe0:	beq	14d58 <rpmMD5Update@@Base+0x4b44>
   14fe4:	mov	r2, #3
   14fe8:	lsrs	ip, ip, #3
   14fec:	addne	r2, r2, #3
   14ff0:	lsrs	ip, ip, #3
   14ff4:	addne	r2, r2, #3
   14ff8:	add	r2, r2, ip, lsr #3
   14ffc:	rsb	r3, r2, #32
   15000:	lsl	ip, r0, r3
   15004:	lsr	r0, r0, r2
   15008:	orr	r0, r0, r1, lsl r3
   1500c:	lsr	r1, r1, r2
   15010:	add	r4, r4, r2
   15014:	b	14d58 <rpmMD5Update@@Base+0x4b44>
   15018:	cmp	r3, #0
   1501c:	cmpeq	r2, #0
   15020:	bne	15038 <rpmMD5Update@@Base+0x4e24>
   15024:	cmp	r1, #0
   15028:	cmpeq	r0, #0
   1502c:	mvnne	r1, #0
   15030:	mvnne	r0, #0
   15034:	b	15054 <rpmMD5Update@@Base+0x4e40>
   15038:	sub	sp, sp, #8
   1503c:	push	{sp, lr}
   15040:	bl	150a0 <rpmMD5Update@@Base+0x4e8c>
   15044:	ldr	lr, [sp, #4]
   15048:	add	sp, sp, #8
   1504c:	pop	{r2, r3}
   15050:	bx	lr
   15054:	push	{r1, lr}
   15058:	mov	r0, #8
   1505c:	bl	9674 <raise@plt>
   15060:	pop	{r1, pc}
   15064:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15068:	mov	r8, r2
   1506c:	mov	r6, r0
   15070:	mov	r7, r1
   15074:	mov	sl, r3
   15078:	ldr	r9, [sp, #32]
   1507c:	bl	150dc <rpmMD5Update@@Base+0x4ec8>
   15080:	umull	r4, r5, r8, r0
   15084:	mul	r8, r8, r1
   15088:	mla	r2, r0, sl, r8
   1508c:	add	r5, r2, r5
   15090:	subs	r4, r6, r4
   15094:	sbc	r5, r7, r5
   15098:	strd	r4, [r9]
   1509c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   150a0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   150a4:	mov	r8, r2
   150a8:	mov	r6, r0
   150ac:	mov	r7, r1
   150b0:	mov	r5, r3
   150b4:	ldr	r9, [sp, #32]
   150b8:	bl	15568 <rpmMD5Update@@Base+0x5354>
   150bc:	mul	r3, r0, r5
   150c0:	umull	r4, r5, r0, r8
   150c4:	mla	r8, r8, r1, r3
   150c8:	add	r5, r8, r5
   150cc:	subs	r4, r6, r4
   150d0:	sbc	r5, r7, r5
   150d4:	strd	r4, [r9]
   150d8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   150dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150e0:	rsbs	r4, r0, #0
   150e4:	rsc	r5, r1, #0
   150e8:	cmp	r1, #0
   150ec:	mvn	r6, #0
   150f0:	sub	sp, sp, #12
   150f4:	movge	r4, r0
   150f8:	movge	r5, r1
   150fc:	movge	r6, #0
   15100:	cmp	r3, #0
   15104:	blt	1533c <rpmMD5Update@@Base+0x5128>
   15108:	cmp	r3, #0
   1510c:	mov	sl, r4
   15110:	mov	ip, r5
   15114:	mov	r0, r2
   15118:	mov	r1, r3
   1511c:	mov	r8, r2
   15120:	mov	r7, r4
   15124:	mov	r9, r5
   15128:	bne	15220 <rpmMD5Update@@Base+0x500c>
   1512c:	cmp	r2, r5
   15130:	bls	1525c <rpmMD5Update@@Base+0x5048>
   15134:	clz	r3, r2
   15138:	cmp	r3, #0
   1513c:	rsbne	r2, r3, #32
   15140:	lslne	r8, r0, r3
   15144:	lsrne	r2, r4, r2
   15148:	lslne	r7, r4, r3
   1514c:	orrne	r9, r2, r5, lsl r3
   15150:	lsr	r4, r8, #16
   15154:	uxth	sl, r8
   15158:	mov	r1, r4
   1515c:	mov	r0, r9
   15160:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15164:	mov	r1, r4
   15168:	mov	fp, r0
   1516c:	mov	r0, r9
   15170:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15174:	mul	r0, sl, fp
   15178:	lsr	r2, r7, #16
   1517c:	orr	r1, r2, r1, lsl #16
   15180:	cmp	r0, r1
   15184:	bls	151a8 <rpmMD5Update@@Base+0x4f94>
   15188:	adds	r1, r1, r8
   1518c:	sub	r3, fp, #1
   15190:	bcs	151a4 <rpmMD5Update@@Base+0x4f90>
   15194:	cmp	r0, r1
   15198:	subhi	fp, fp, #2
   1519c:	addhi	r1, r1, r8
   151a0:	bhi	151a8 <rpmMD5Update@@Base+0x4f94>
   151a4:	mov	fp, r3
   151a8:	rsb	r9, r0, r1
   151ac:	mov	r1, r4
   151b0:	uxth	r7, r7
   151b4:	mov	r0, r9
   151b8:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   151bc:	mov	r1, r4
   151c0:	mov	r5, r0
   151c4:	mov	r0, r9
   151c8:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   151cc:	mul	sl, sl, r5
   151d0:	orr	r1, r7, r1, lsl #16
   151d4:	cmp	sl, r1
   151d8:	bls	151f8 <rpmMD5Update@@Base+0x4fe4>
   151dc:	adds	r8, r1, r8
   151e0:	sub	r3, r5, #1
   151e4:	bcs	151f4 <rpmMD5Update@@Base+0x4fe0>
   151e8:	cmp	sl, r8
   151ec:	subhi	r5, r5, #2
   151f0:	bhi	151f8 <rpmMD5Update@@Base+0x4fe4>
   151f4:	mov	r5, r3
   151f8:	orr	r3, r5, fp, lsl #16
   151fc:	mov	r4, #0
   15200:	cmp	r6, #0
   15204:	mov	r0, r3
   15208:	mov	r1, r4
   1520c:	beq	15218 <rpmMD5Update@@Base+0x5004>
   15210:	rsbs	r0, r0, #0
   15214:	rsc	r1, r1, #0
   15218:	add	sp, sp, #12
   1521c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15220:	cmp	r3, r5
   15224:	movhi	r4, #0
   15228:	movhi	r3, r4
   1522c:	bhi	15200 <rpmMD5Update@@Base+0x4fec>
   15230:	clz	r5, r1
   15234:	cmp	r5, #0
   15238:	bne	15428 <rpmMD5Update@@Base+0x5214>
   1523c:	cmp	r1, ip
   15240:	cmpcs	r2, sl
   15244:	movhi	r4, #0
   15248:	movls	r4, #1
   1524c:	movls	r3, #1
   15250:	movls	r4, r5
   15254:	movhi	r3, r4
   15258:	b	15200 <rpmMD5Update@@Base+0x4fec>
   1525c:	cmp	r2, #0
   15260:	bne	15274 <rpmMD5Update@@Base+0x5060>
   15264:	mov	r1, r2
   15268:	mov	r0, #1
   1526c:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15270:	mov	r8, r0
   15274:	clz	r3, r8
   15278:	cmp	r3, #0
   1527c:	bne	1534c <rpmMD5Update@@Base+0x5138>
   15280:	rsb	r9, r8, r9
   15284:	lsr	r5, r8, #16
   15288:	uxth	sl, r8
   1528c:	mov	r4, #1
   15290:	mov	r1, r5
   15294:	mov	r0, r9
   15298:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   1529c:	mov	r1, r5
   152a0:	mov	fp, r0
   152a4:	mov	r0, r9
   152a8:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   152ac:	mul	r0, sl, fp
   152b0:	lsr	r2, r7, #16
   152b4:	orr	r1, r2, r1, lsl #16
   152b8:	cmp	r0, r1
   152bc:	bls	152dc <rpmMD5Update@@Base+0x50c8>
   152c0:	adds	r1, r1, r8
   152c4:	sub	r3, fp, #1
   152c8:	bcs	15548 <rpmMD5Update@@Base+0x5334>
   152cc:	cmp	r0, r1
   152d0:	subhi	fp, fp, #2
   152d4:	addhi	r1, r1, r8
   152d8:	bls	15548 <rpmMD5Update@@Base+0x5334>
   152dc:	rsb	r2, r0, r1
   152e0:	mov	r1, r5
   152e4:	str	r2, [sp]
   152e8:	uxth	r7, r7
   152ec:	mov	r0, r2
   152f0:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   152f4:	ldr	r2, [sp]
   152f8:	mov	r1, r5
   152fc:	mov	r9, r0
   15300:	mov	r0, r2
   15304:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15308:	mul	sl, sl, r9
   1530c:	orr	r1, r7, r1, lsl #16
   15310:	cmp	sl, r1
   15314:	bls	15334 <rpmMD5Update@@Base+0x5120>
   15318:	adds	r8, r1, r8
   1531c:	sub	r3, r9, #1
   15320:	bcs	15330 <rpmMD5Update@@Base+0x511c>
   15324:	cmp	sl, r8
   15328:	subhi	r9, r9, #2
   1532c:	bhi	15334 <rpmMD5Update@@Base+0x5120>
   15330:	mov	r9, r3
   15334:	orr	r3, r9, fp, lsl #16
   15338:	b	15200 <rpmMD5Update@@Base+0x4fec>
   1533c:	mvn	r6, r6
   15340:	rsbs	r2, r2, #0
   15344:	rsc	r3, r3, #0
   15348:	b	15108 <rpmMD5Update@@Base+0x4ef4>
   1534c:	lsl	r8, r8, r3
   15350:	rsb	fp, r3, #32
   15354:	lsr	r4, r9, fp
   15358:	lsr	fp, r7, fp
   1535c:	lsr	r5, r8, #16
   15360:	orr	fp, fp, r9, lsl r3
   15364:	mov	r0, r4
   15368:	lsl	r7, r7, r3
   1536c:	mov	r1, r5
   15370:	uxth	sl, r8
   15374:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15378:	mov	r1, r5
   1537c:	mov	r3, r0
   15380:	mov	r0, r4
   15384:	str	r3, [sp]
   15388:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   1538c:	ldr	r3, [sp]
   15390:	lsr	r2, fp, #16
   15394:	mul	r0, sl, r3
   15398:	orr	r1, r2, r1, lsl #16
   1539c:	cmp	r0, r1
   153a0:	bls	153c0 <rpmMD5Update@@Base+0x51ac>
   153a4:	adds	r1, r1, r8
   153a8:	sub	r2, r3, #1
   153ac:	bcs	15560 <rpmMD5Update@@Base+0x534c>
   153b0:	cmp	r0, r1
   153b4:	subhi	r3, r3, #2
   153b8:	addhi	r1, r1, r8
   153bc:	bls	15560 <rpmMD5Update@@Base+0x534c>
   153c0:	rsb	r9, r0, r1
   153c4:	mov	r1, r5
   153c8:	str	r3, [sp]
   153cc:	uxth	fp, fp
   153d0:	mov	r0, r9
   153d4:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   153d8:	mov	r1, r5
   153dc:	mov	r4, r0
   153e0:	mov	r0, r9
   153e4:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   153e8:	mul	r9, sl, r4
   153ec:	ldr	r3, [sp]
   153f0:	orr	r1, fp, r1, lsl #16
   153f4:	cmp	r9, r1
   153f8:	bls	1541c <rpmMD5Update@@Base+0x5208>
   153fc:	adds	r1, r1, r8
   15400:	sub	r2, r4, #1
   15404:	bcs	15418 <rpmMD5Update@@Base+0x5204>
   15408:	cmp	r9, r1
   1540c:	subhi	r4, r4, #2
   15410:	addhi	r1, r1, r8
   15414:	bhi	1541c <rpmMD5Update@@Base+0x5208>
   15418:	mov	r4, r2
   1541c:	rsb	r9, r9, r1
   15420:	orr	r4, r4, r3, lsl #16
   15424:	b	15290 <rpmMD5Update@@Base+0x507c>
   15428:	rsb	sl, r5, #32
   1542c:	lsl	r3, r2, r5
   15430:	lsr	r0, r2, sl
   15434:	lsr	r2, ip, sl
   15438:	orr	r4, r0, r1, lsl r5
   1543c:	lsr	sl, r7, sl
   15440:	mov	r0, r2
   15444:	orr	sl, sl, ip, lsl r5
   15448:	lsr	r9, r4, #16
   1544c:	str	r3, [sp, #4]
   15450:	str	r2, [sp]
   15454:	uxth	fp, r4
   15458:	mov	r1, r9
   1545c:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15460:	ldr	r2, [sp]
   15464:	mov	r1, r9
   15468:	mov	r8, r0
   1546c:	mov	r0, r2
   15470:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15474:	mul	r0, fp, r8
   15478:	lsr	r2, sl, #16
   1547c:	orr	r1, r2, r1, lsl #16
   15480:	cmp	r0, r1
   15484:	bls	154a4 <rpmMD5Update@@Base+0x5290>
   15488:	adds	r1, r1, r4
   1548c:	sub	r2, r8, #1
   15490:	bcs	15558 <rpmMD5Update@@Base+0x5344>
   15494:	cmp	r0, r1
   15498:	subhi	r8, r8, #2
   1549c:	addhi	r1, r1, r4
   154a0:	bls	15558 <rpmMD5Update@@Base+0x5344>
   154a4:	rsb	ip, r0, r1
   154a8:	mov	r1, r9
   154ac:	str	ip, [sp]
   154b0:	mov	r0, ip
   154b4:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   154b8:	ldr	ip, [sp]
   154bc:	mov	r1, r9
   154c0:	mov	r2, r0
   154c4:	mov	r0, ip
   154c8:	str	r2, [sp]
   154cc:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   154d0:	ldr	r2, [sp]
   154d4:	uxth	ip, sl
   154d8:	mul	fp, fp, r2
   154dc:	orr	ip, ip, r1, lsl #16
   154e0:	cmp	fp, ip
   154e4:	bls	15504 <rpmMD5Update@@Base+0x52f0>
   154e8:	adds	ip, ip, r4
   154ec:	sub	r1, r2, #1
   154f0:	bcs	15550 <rpmMD5Update@@Base+0x533c>
   154f4:	cmp	fp, ip
   154f8:	subhi	r2, r2, #2
   154fc:	addhi	ip, ip, r4
   15500:	bls	15550 <rpmMD5Update@@Base+0x533c>
   15504:	ldr	r0, [sp, #4]
   15508:	orr	r1, r2, r8, lsl #16
   1550c:	rsb	fp, fp, ip
   15510:	umull	r2, r3, r1, r0
   15514:	cmp	fp, r3
   15518:	bcc	1553c <rpmMD5Update@@Base+0x5328>
   1551c:	movne	r4, #0
   15520:	moveq	r4, #1
   15524:	cmp	r2, r7, lsl r5
   15528:	movls	r4, #0
   1552c:	andhi	r4, r4, #1
   15530:	cmp	r4, #0
   15534:	moveq	r3, r1
   15538:	beq	15200 <rpmMD5Update@@Base+0x4fec>
   1553c:	sub	r3, r1, #1
   15540:	mov	r4, #0
   15544:	b	15200 <rpmMD5Update@@Base+0x4fec>
   15548:	mov	fp, r3
   1554c:	b	152dc <rpmMD5Update@@Base+0x50c8>
   15550:	mov	r2, r1
   15554:	b	15504 <rpmMD5Update@@Base+0x52f0>
   15558:	mov	r8, r2
   1555c:	b	154a4 <rpmMD5Update@@Base+0x5290>
   15560:	mov	r3, r2
   15564:	b	153c0 <rpmMD5Update@@Base+0x51ac>
   15568:	cmp	r3, #0
   1556c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15570:	mov	r6, r0
   15574:	sub	sp, sp, #12
   15578:	mov	r5, r1
   1557c:	mov	r7, r0
   15580:	mov	r4, r2
   15584:	mov	r8, r1
   15588:	bne	15668 <rpmMD5Update@@Base+0x5454>
   1558c:	cmp	r2, r1
   15590:	bls	156a4 <rpmMD5Update@@Base+0x5490>
   15594:	clz	r3, r2
   15598:	cmp	r3, #0
   1559c:	rsbne	r8, r3, #32
   155a0:	lslne	r4, r2, r3
   155a4:	lsrne	r8, r0, r8
   155a8:	lslne	r7, r0, r3
   155ac:	orrne	r8, r8, r1, lsl r3
   155b0:	lsr	r5, r4, #16
   155b4:	uxth	sl, r4
   155b8:	mov	r1, r5
   155bc:	mov	r0, r8
   155c0:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   155c4:	mov	r1, r5
   155c8:	mov	r9, r0
   155cc:	mov	r0, r8
   155d0:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   155d4:	mul	r0, sl, r9
   155d8:	lsr	r3, r7, #16
   155dc:	orr	r1, r3, r1, lsl #16
   155e0:	cmp	r0, r1
   155e4:	bls	15608 <rpmMD5Update@@Base+0x53f4>
   155e8:	adds	r1, r1, r4
   155ec:	sub	r2, r9, #1
   155f0:	bcs	15604 <rpmMD5Update@@Base+0x53f0>
   155f4:	cmp	r0, r1
   155f8:	subhi	r9, r9, #2
   155fc:	addhi	r1, r1, r4
   15600:	bhi	15608 <rpmMD5Update@@Base+0x53f4>
   15604:	mov	r9, r2
   15608:	rsb	r8, r0, r1
   1560c:	mov	r1, r5
   15610:	uxth	r7, r7
   15614:	mov	r0, r8
   15618:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   1561c:	mov	r1, r5
   15620:	mov	r6, r0
   15624:	mov	r0, r8
   15628:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   1562c:	mul	sl, sl, r6
   15630:	orr	r1, r7, r1, lsl #16
   15634:	cmp	sl, r1
   15638:	bls	15654 <rpmMD5Update@@Base+0x5440>
   1563c:	adds	r4, r1, r4
   15640:	sub	r3, r6, #1
   15644:	bcs	15950 <rpmMD5Update@@Base+0x573c>
   15648:	cmp	sl, r4
   1564c:	subhi	r6, r6, #2
   15650:	bls	15950 <rpmMD5Update@@Base+0x573c>
   15654:	orr	r0, r6, r9, lsl #16
   15658:	mov	r6, #0
   1565c:	mov	r1, r6
   15660:	add	sp, sp, #12
   15664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15668:	cmp	r3, r1
   1566c:	movhi	r6, #0
   15670:	movhi	r0, r6
   15674:	bhi	1565c <rpmMD5Update@@Base+0x5448>
   15678:	clz	r7, r3
   1567c:	cmp	r7, #0
   15680:	bne	15780 <rpmMD5Update@@Base+0x556c>
   15684:	cmp	r3, r1
   15688:	cmpcs	r2, r6
   1568c:	movhi	r6, #0
   15690:	movls	r6, #1
   15694:	movls	r0, #1
   15698:	movls	r6, r7
   1569c:	movhi	r0, r6
   156a0:	b	1565c <rpmMD5Update@@Base+0x5448>
   156a4:	cmp	r2, #0
   156a8:	bne	156bc <rpmMD5Update@@Base+0x54a8>
   156ac:	mov	r1, r2
   156b0:	mov	r0, #1
   156b4:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   156b8:	mov	r4, r0
   156bc:	clz	r3, r4
   156c0:	cmp	r3, #0
   156c4:	bne	1587c <rpmMD5Update@@Base+0x5668>
   156c8:	rsb	r5, r4, r5
   156cc:	lsr	r8, r4, #16
   156d0:	uxth	sl, r4
   156d4:	mov	r6, #1
   156d8:	mov	r1, r8
   156dc:	mov	r0, r5
   156e0:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   156e4:	mov	r1, r8
   156e8:	mov	r9, r0
   156ec:	mov	r0, r5
   156f0:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   156f4:	mul	r0, sl, r9
   156f8:	lsr	r3, r7, #16
   156fc:	orr	r1, r3, r1, lsl #16
   15700:	cmp	r0, r1
   15704:	bls	15724 <rpmMD5Update@@Base+0x5510>
   15708:	adds	r1, r1, r4
   1570c:	sub	r2, r9, #1
   15710:	bcs	15958 <rpmMD5Update@@Base+0x5744>
   15714:	cmp	r0, r1
   15718:	subhi	r9, r9, #2
   1571c:	addhi	r1, r1, r4
   15720:	bls	15958 <rpmMD5Update@@Base+0x5744>
   15724:	rsb	fp, r0, r1
   15728:	mov	r1, r8
   1572c:	uxth	r7, r7
   15730:	mov	r0, fp
   15734:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15738:	mov	r1, r8
   1573c:	mov	r5, r0
   15740:	mov	r0, fp
   15744:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15748:	mul	sl, sl, r5
   1574c:	orr	r1, r7, r1, lsl #16
   15750:	cmp	sl, r1
   15754:	bls	15770 <rpmMD5Update@@Base+0x555c>
   15758:	adds	r4, r1, r4
   1575c:	sub	r3, r5, #1
   15760:	bcs	15960 <rpmMD5Update@@Base+0x574c>
   15764:	cmp	sl, r4
   15768:	subhi	r5, r5, #2
   1576c:	bls	15960 <rpmMD5Update@@Base+0x574c>
   15770:	orr	r0, r5, r9, lsl #16
   15774:	mov	r1, r6
   15778:	add	sp, sp, #12
   1577c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15780:	rsb	r1, r7, #32
   15784:	lsl	r0, r2, r7
   15788:	lsr	r2, r2, r1
   1578c:	lsr	fp, r5, r1
   15790:	orr	r8, r2, r3, lsl r7
   15794:	lsr	r1, r6, r1
   15798:	str	r0, [sp, #4]
   1579c:	orr	r5, r1, r5, lsl r7
   157a0:	lsr	r9, r8, #16
   157a4:	mov	r0, fp
   157a8:	uxth	sl, r8
   157ac:	mov	r1, r9
   157b0:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   157b4:	mov	r1, r9
   157b8:	mov	r4, r0
   157bc:	mov	r0, fp
   157c0:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   157c4:	mul	r0, sl, r4
   157c8:	lsr	ip, r5, #16
   157cc:	orr	r1, ip, r1, lsl #16
   157d0:	cmp	r0, r1
   157d4:	bls	157e8 <rpmMD5Update@@Base+0x55d4>
   157d8:	adds	r1, r1, r8
   157dc:	sub	r2, r4, #1
   157e0:	bcc	1597c <rpmMD5Update@@Base+0x5768>
   157e4:	mov	r4, r2
   157e8:	rsb	ip, r0, r1
   157ec:	mov	r1, r9
   157f0:	str	ip, [sp]
   157f4:	uxth	r5, r5
   157f8:	mov	r0, ip
   157fc:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15800:	ldr	ip, [sp]
   15804:	mov	r1, r9
   15808:	mov	fp, r0
   1580c:	mov	r0, ip
   15810:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15814:	mul	sl, sl, fp
   15818:	orr	r1, r5, r1, lsl #16
   1581c:	cmp	sl, r1
   15820:	bls	15834 <rpmMD5Update@@Base+0x5620>
   15824:	adds	r1, r1, r8
   15828:	sub	r2, fp, #1
   1582c:	bcc	15968 <rpmMD5Update@@Base+0x5754>
   15830:	mov	fp, r2
   15834:	ldr	r3, [sp, #4]
   15838:	orr	r0, fp, r4, lsl #16
   1583c:	rsb	sl, sl, r1
   15840:	umull	r4, r5, r0, r3
   15844:	cmp	sl, r5
   15848:	bcc	15868 <rpmMD5Update@@Base+0x5654>
   1584c:	movne	r3, #0
   15850:	moveq	r3, #1
   15854:	cmp	r4, r6, lsl r7
   15858:	movls	r6, #0
   1585c:	andhi	r6, r3, #1
   15860:	cmp	r6, #0
   15864:	beq	1565c <rpmMD5Update@@Base+0x5448>
   15868:	mov	r6, #0
   1586c:	sub	r0, r0, #1
   15870:	mov	r1, r6
   15874:	add	sp, sp, #12
   15878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1587c:	lsl	r4, r4, r3
   15880:	rsb	r9, r3, #32
   15884:	lsr	r2, r5, r9
   15888:	lsr	r9, r6, r9
   1588c:	lsr	r8, r4, #16
   15890:	orr	r9, r9, r5, lsl r3
   15894:	mov	r0, r2
   15898:	lsl	r7, r6, r3
   1589c:	mov	r1, r8
   158a0:	str	r2, [sp]
   158a4:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   158a8:	ldr	r2, [sp]
   158ac:	mov	r1, r8
   158b0:	uxth	sl, r4
   158b4:	mov	fp, r0
   158b8:	mov	r0, r2
   158bc:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   158c0:	mul	r0, sl, fp
   158c4:	lsr	r3, r9, #16
   158c8:	orr	r1, r3, r1, lsl #16
   158cc:	cmp	r0, r1
   158d0:	bls	158f0 <rpmMD5Update@@Base+0x56dc>
   158d4:	adds	r1, r1, r4
   158d8:	sub	r3, fp, #1
   158dc:	bcs	15990 <rpmMD5Update@@Base+0x577c>
   158e0:	cmp	r0, r1
   158e4:	subhi	fp, fp, #2
   158e8:	addhi	r1, r1, r4
   158ec:	bls	15990 <rpmMD5Update@@Base+0x577c>
   158f0:	rsb	r5, r0, r1
   158f4:	mov	r1, r8
   158f8:	uxth	r9, r9
   158fc:	mov	r0, r5
   15900:	bl	14a54 <rpmMD5Update@@Base+0x4840>
   15904:	mov	r1, r8
   15908:	mov	r6, r0
   1590c:	mov	r0, r5
   15910:	bl	14c40 <rpmMD5Update@@Base+0x4a2c>
   15914:	mul	r5, sl, r6
   15918:	orr	r1, r9, r1, lsl #16
   1591c:	cmp	r5, r1
   15920:	bls	15944 <rpmMD5Update@@Base+0x5730>
   15924:	adds	r1, r1, r4
   15928:	sub	r3, r6, #1
   1592c:	bcs	15940 <rpmMD5Update@@Base+0x572c>
   15930:	cmp	r5, r1
   15934:	subhi	r6, r6, #2
   15938:	addhi	r1, r1, r4
   1593c:	bhi	15944 <rpmMD5Update@@Base+0x5730>
   15940:	mov	r6, r3
   15944:	rsb	r5, r5, r1
   15948:	orr	r6, r6, fp, lsl #16
   1594c:	b	156d8 <rpmMD5Update@@Base+0x54c4>
   15950:	mov	r6, r3
   15954:	b	15654 <rpmMD5Update@@Base+0x5440>
   15958:	mov	r9, r2
   1595c:	b	15724 <rpmMD5Update@@Base+0x5510>
   15960:	mov	r5, r3
   15964:	b	15770 <rpmMD5Update@@Base+0x555c>
   15968:	cmp	sl, r1
   1596c:	subhi	fp, fp, #2
   15970:	addhi	r1, r1, r8
   15974:	bhi	15834 <rpmMD5Update@@Base+0x5620>
   15978:	b	15830 <rpmMD5Update@@Base+0x561c>
   1597c:	cmp	r0, r1
   15980:	subhi	r4, r4, #2
   15984:	addhi	r1, r1, r8
   15988:	bhi	157e8 <rpmMD5Update@@Base+0x55d4>
   1598c:	b	157e4 <rpmMD5Update@@Base+0x55d0>
   15990:	mov	fp, r3
   15994:	b	158f0 <rpmMD5Update@@Base+0x56dc>
   15998:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1599c:	mov	r7, r0
   159a0:	ldr	r6, [pc, #76]	; 159f4 <rpmMD5Update@@Base+0x57e0>
   159a4:	mov	r8, r1
   159a8:	ldr	r5, [pc, #72]	; 159f8 <rpmMD5Update@@Base+0x57e4>
   159ac:	mov	r9, r2
   159b0:	add	r6, pc, r6
   159b4:	bl	9648 <_init@@Base>
   159b8:	add	r5, pc, r5
   159bc:	rsb	r6, r5, r6
   159c0:	asrs	r6, r6, #2
   159c4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   159c8:	sub	r5, r5, #4
   159cc:	mov	r4, #0
   159d0:	add	r4, r4, #1
   159d4:	ldr	r3, [r5, #4]!
   159d8:	mov	r0, r7
   159dc:	mov	r1, r8
   159e0:	mov	r2, r9
   159e4:	blx	r3
   159e8:	cmp	r4, r6
   159ec:	bne	159d0 <rpmMD5Update@@Base+0x57bc>
   159f0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   159f4:	andeq	r9, r0, ip, asr #12
   159f8:	andeq	r9, r0, r0, asr #12
   159fc:	bx	lr

Disassembly of section .fini:

00015a00 <_fini@@Base>:
   15a00:	push	{r3, lr}
   15a04:	pop	{r3, pc}
