{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573910600352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573910600352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 09:23:20 2019 " "Processing started: Sat Nov 16 09:23:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573910600352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573910600352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboarToVGA -c keyboarToVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboarToVGA -c keyboarToVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573910600352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1573910600792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintodeccimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintodeccimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryToDeccimal-RTL " "Found design unit 1: binaryToDeccimal-RTL" {  } { { "binToDeccimal.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/binToDeccimal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601568 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryToDeccimal " "Found entity 1: binaryToDeccimal" {  } { { "binToDeccimal.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/binToDeccimal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-RTL " "Found design unit 1: counter-RTL" {  } { { "counter.vhdl" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/counter.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601585 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhdl" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr-RTL " "Found design unit 1: ctr-RTL" {  } { { "ctr.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/ctr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601597 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "ctr.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/ctr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601618 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyps2controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyps2controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyPS2controller-RTL " "Found design unit 1: keyPS2controller-RTL" {  } { { "keyPS2controller.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/keyPS2controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601631 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyPS2controller " "Found entity 1: keyPS2controller" {  } { { "keyPS2controller.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/keyPS2controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainController-RTL " "Found design unit 1: mainController-RTL" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601691 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainController " "Found entity 1: mainController" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_dual.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dual-RAM_dual_arch " "Found design unit 1: ram_dual-RAM_dual_arch" {  } { { "ram_dual.vhdl" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/ram_dual.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601705 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "ram_dual.vhdl" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/ram_dual.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Found design unit 1: vga_controller-Behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vga_sync.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601724 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_sync.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vga_sync.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaclock-SYN " "Found design unit 1: vgaclock-SYN" {  } { { "vgaclock.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vgaclock.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573910601737 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaclock " "Found entity 1: vgaclock" {  } { { "vgaclock.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/vgaclock.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573910601737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573910601737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainController " "Elaborating entity \"mainController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1573910601787 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_x_reg mainController.vhd(556) " "VHDL Process Statement warning at mainController.vhd(556): signal \"position_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601825 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "position_y_reg mainController.vhd(576) " "VHDL Process Statement warning at mainController.vhd(576): signal \"position_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601826 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "matrix_display_reg mainController.vhd(592) " "VHDL Process Statement warning at mainController.vhd(592): signal \"matrix_display_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601826 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "matrix_START mainController.vhd(600) " "VHDL Process Statement warning at mainController.vhd(600): signal \"matrix_START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601832 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "matrix_GAME_OVER mainController.vhd(602) " "VHDL Process Statement warning at mainController.vhd(602): signal \"matrix_GAME_OVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601832 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_DetectCollusion_ack mainController.vhd(643) " "VHDL Process Statement warning at mainController.vhd(643): signal \"fsm_DetectCollusion_ack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601898 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_randum mainController.vhd(685) " "VHDL Process Statement warning at mainController.vhd(685): signal \"object_randum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601900 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kb_data_ready mainController.vhd(804) " "VHDL Process Statement warning at mainController.vhd(804): signal \"kb_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601918 "|mainController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kb_data_ready mainController.vhd(848) " "VHDL Process Statement warning at mainController.vhd(848): signal \"kb_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573910601918 "|mainController"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "matrix_START\[31\] mainController.vhd(116) " "Using initial value X (don't care) for net \"matrix_START\[31\]\" at mainController.vhd(116)" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 116 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573910601949 "|mainController"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "score_coded\[13\]\[6..0\] mainController.vhd(186) " "Using initial value X (don't care) for net \"score_coded\[13\]\[6..0\]\" at mainController.vhd(186)" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 186 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573910601950 "|mainController"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "level_coded\[13\]\[6..0\] mainController.vhd(186) " "Using initial value X (don't care) for net \"level_coded\[13\]\[6..0\]\" at mainController.vhd(186)" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 186 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573910601950 "|mainController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDeccimal binaryToDeccimal:u_binaryToDeccimal_score " "Elaborating entity \"binaryToDeccimal\" for hierarchy \"binaryToDeccimal:u_binaryToDeccimal_score\"" {  } { { "mainController.vhd" "u_binaryToDeccimal_score" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573910602275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:u_font_rom_key " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:u_font_rom_key\"" {  } { { "mainController.vhd" "u_font_rom_key" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573910602292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPS2controller keyPS2controller:u_keyPS2controller " "Elaborating entity \"keyPS2controller\" for hierarchy \"keyPS2controller:u_keyPS2controller\"" {  } { { "mainController.vhd" "u_keyPS2controller" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573910602382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:u_vga_sync " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:u_vga_sync\"" {  } { { "mainController.vhd" "u_vga_sync" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573910602403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1573910612609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1573910612609 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coln_reg\[0\] coln_reg\[0\]~_emulated coln_reg\[0\]~latch " "Register \"coln_reg\[0\]\" is converted into an equivalent circuit using register \"coln_reg\[0\]~_emulated\" and latch \"coln_reg\[0\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|coln_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "line_reg\[3\] line_reg\[3\]~_emulated line_reg\[3\]~latch " "Register \"line_reg\[3\]\" is converted into an equivalent circuit using register \"line_reg\[3\]~_emulated\" and latch \"line_reg\[3\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|line_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "line_reg\[2\] line_reg\[2\]~_emulated line_reg\[2\]~latch " "Register \"line_reg\[2\]\" is converted into an equivalent circuit using register \"line_reg\[2\]~_emulated\" and latch \"line_reg\[2\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|line_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coln_reg\[3\] coln_reg\[3\]~_emulated coln_reg\[3\]~latch " "Register \"coln_reg\[3\]\" is converted into an equivalent circuit using register \"coln_reg\[3\]~_emulated\" and latch \"coln_reg\[3\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|coln_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coln_reg\[2\] coln_reg\[2\]~_emulated coln_reg\[2\]~latch " "Register \"coln_reg\[2\]\" is converted into an equivalent circuit using register \"coln_reg\[2\]~_emulated\" and latch \"coln_reg\[2\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|coln_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "line_reg\[4\] line_reg\[4\]~_emulated line_reg\[4\]~latch " "Register \"line_reg\[4\]\" is converted into an equivalent circuit using register \"line_reg\[4\]~_emulated\" and latch \"line_reg\[4\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|line_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coln_reg\[1\] coln_reg\[1\]~_emulated coln_reg\[1\]~latch " "Register \"coln_reg\[1\]\" is converted into an equivalent circuit using register \"coln_reg\[1\]~_emulated\" and latch \"coln_reg\[1\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 575 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|coln_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "line_reg\[1\] line_reg\[1\]~_emulated line_reg\[1\]~latch " "Register \"line_reg\[1\]\" is converted into an equivalent circuit using register \"line_reg\[1\]~_emulated\" and latch \"line_reg\[1\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|line_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "line_reg\[0\] line_reg\[0\]~_emulated line_reg\[0\]~latch " "Register \"line_reg\[0\]\" is converted into an equivalent circuit using register \"line_reg\[0\]~_emulated\" and latch \"line_reg\[0\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 555 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|line_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[0\]\[2\] object_reg\[0\]\[2\]~_emulated object_reg\[0\]\[2\]~latch " "Register \"object_reg\[0\]\[2\]\" is converted into an equivalent circuit using register \"object_reg\[0\]\[2\]~_emulated\" and latch \"object_reg\[0\]\[2\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[2\]\[1\] object_reg\[2\]\[1\]~_emulated object_reg\[2\]\[1\]~latch " "Register \"object_reg\[2\]\[1\]\" is converted into an equivalent circuit using register \"object_reg\[2\]\[1\]~_emulated\" and latch \"object_reg\[2\]\[1\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[2\]\[2\] object_reg\[2\]\[2\]~_emulated object_reg\[2\]\[2\]~latch " "Register \"object_reg\[2\]\[2\]\" is converted into an equivalent circuit using register \"object_reg\[2\]\[2\]~_emulated\" and latch \"object_reg\[2\]\[2\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[0\]\[1\] object_reg\[0\]\[1\]~_emulated object_reg\[0\]\[1\]~latch " "Register \"object_reg\[0\]\[1\]\" is converted into an equivalent circuit using register \"object_reg\[0\]\[1\]~_emulated\" and latch \"object_reg\[0\]\[1\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[1\]\[1\] object_reg\[1\]\[1\]~_emulated object_reg\[1\]\[1\]~latch " "Register \"object_reg\[1\]\[1\]\" is converted into an equivalent circuit using register \"object_reg\[1\]\[1\]~_emulated\" and latch \"object_reg\[1\]\[1\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_reg\[1\]\[2\] object_reg\[1\]\[2\]~_emulated object_reg\[1\]\[2\]~latch " "Register \"object_reg\[1\]\[2\]\" is converted into an equivalent circuit using register \"object_reg\[1\]\[2\]~_emulated\" and latch \"object_reg\[1\]\[2\]~latch\"" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 681 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1573910612611 "|mainController|object_reg[1][2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1573910612611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "csync_out GND " "Pin \"csync_out\" is stuck at GND" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1573910621711 "|mainController|csync_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1573910621711 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "position_y_reg\[1\] Low " "Register position_y_reg\[1\] will power up to Low" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 521 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1573910621791 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "position_x_reg\[2\] Low " "Register position_x_reg\[2\] will power up to Low" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 538 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1573910621791 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "position_y_reg\[2\] High " "Register position_y_reg\[2\] will power up to High" {  } { { "mainController.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/tetriseAlteraVHDL-master/keyboardToVga/mainController.vhd" 521 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1573910621791 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1573910621791 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "keyboarToVGA " "Ignored assignments for entity \"keyboarToVGA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity keyboarToVGA -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity keyboarToVGA -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1573910658644 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity keyboarToVGA -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity keyboarToVGA -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1573910658644 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1573910658644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1573910659160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1573910659160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5392 " "Implemented 5392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1573910659759 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1573910659759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5353 " "Implemented 5353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1573910659759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1573910659759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573910659802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 09:24:19 2019 " "Processing ended: Sat Nov 16 09:24:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573910659802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573910659802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573910659802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573910659802 ""}
