###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19223   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12609   # Number of read row buffer hits
num_read_cmds                  =        19223   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6623   # Number of ACT commands
num_pre_cmds                   =         6616   # Number of PRE commands
num_ondemand_pres              =         2247   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2792444   # Cyles of rank active rank.0
rank_active_cycles.1           =      2083451   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7207556   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7916549   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17906   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           36   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          979   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5247   # Read request latency (cycles)
read_latency[40-59]            =         3950   # Read request latency (cycles)
read_latency[60-79]            =         2488   # Read request latency (cycles)
read_latency[80-99]            =         1217   # Read request latency (cycles)
read_latency[100-119]          =          971   # Read request latency (cycles)
read_latency[120-139]          =          725   # Read request latency (cycles)
read_latency[140-159]          =          450   # Read request latency (cycles)
read_latency[160-179]          =          347   # Read request latency (cycles)
read_latency[180-199]          =          301   # Read request latency (cycles)
read_latency[200-]             =         3527   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.75071e+07   # Read energy
act_energy                     =  1.81205e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45963e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79994e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.74249e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.30007e+09   # Active standby energy rank.1
average_read_latency           =       156.81   # Average read request latency (cycles)
average_interarrival           =      520.045   # Average request interarrival latency (cycles)
total_energy                   =  1.11024e+10   # Total energy (pJ)
average_power                  =      1110.24   # Average power (mW)
average_bandwidth              =     0.164036   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17139   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12554   # Number of read row buffer hits
num_read_cmds                  =        17139   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4590   # Number of ACT commands
num_pre_cmds                   =         4582   # Number of PRE commands
num_ondemand_pres              =           85   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2358765   # Cyles of rank active rank.0
rank_active_cycles.1           =      2353044   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7641235   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7646956   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15826   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          207   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           55   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          949   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6208   # Read request latency (cycles)
read_latency[40-59]            =         4209   # Read request latency (cycles)
read_latency[60-79]            =         2035   # Read request latency (cycles)
read_latency[80-99]            =         1151   # Read request latency (cycles)
read_latency[100-119]          =          654   # Read request latency (cycles)
read_latency[120-139]          =          371   # Read request latency (cycles)
read_latency[140-159]          =          265   # Read request latency (cycles)
read_latency[160-179]          =          221   # Read request latency (cycles)
read_latency[180-199]          =          207   # Read request latency (cycles)
read_latency[200-]             =         1818   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.91044e+07   # Read energy
act_energy                     =  1.25582e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.66779e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.67054e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.47187e+09   # Active standby energy rank.0
act_stb_energy.1               =   1.4683e+09   # Active standby energy rank.1
average_read_latency           =      91.4787   # Average read request latency (cycles)
average_interarrival           =      583.279   # Average request interarrival latency (cycles)
total_energy                   =  1.10648e+10   # Total energy (pJ)
average_power                  =      1106.48   # Average power (mW)
average_bandwidth              =     0.146253   # Average bandwidth
