<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1498598957"/>
            <Task name="Promgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1498598911">
            <Task name="Map" build_result="2" update_result="0" update_time="1498598911"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1498598914"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1498598938">
            <Task name="PAR" build_result="2" update_result="0" update_time="1498598938"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1498598941"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1498598948"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1498595732">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1498595732"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1498595719"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1498595732">
            <Task name="Translate" build_result="2" update_result="0" update_time="1498595732"/>
        </Milestone>
        <Report name="FPGA12_impl1.bgn" last_build_time="1498598957" last_build_size="4179"/>
        <Report name="FPGA12_impl1.bit" last_build_time="1498598957" last_build_size="1928029"/>
        <Report name="FPGA12_impl1.edi" last_build_time="1498595730" last_build_size="429562"/>
        <Report name="FPGA12_impl1.ior" last_build_time="1498598947" last_build_size="19408"/>
        <Report name="FPGA12_impl1.ncd" last_build_time="1498598938" last_build_size="647568"/>
        <Report name="FPGA12_impl1.ngd" last_build_time="1498595732" last_build_size="444557"/>
        <Report name="FPGA12_impl1.tw1" last_build_time="1498598914" last_build_size="15835"/>
        <Report name="FPGA12_impl1.twr" last_build_time="1498598941" last_build_size="94825"/>
        <Report name="FPGA12_impl1_map.ncd" last_build_time="1498598911" last_build_size="495300"/>
    </Strategy>
</BuildStatus>
