Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ProySisDigAva/P20_Exam_Prob3/Shifter_tb_isim_beh.exe -prj D:/ProySisDigAva/P20_Exam_Prob3/Shifter_tb_beh.prj work.Shifter_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ProySisDigAva/P20_Exam_Prob3/Shifter.vhd" into library work
Parsing VHDL file "D:/ProySisDigAva/P20_Exam_Prob3/Shifter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Shifter [shifter_default]
Compiling architecture behavior of entity shifter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/ProySisDigAva/P20_Exam_Prob3/Shifter_tb_isim_beh.exe
Fuse Memory Usage: 28064 KB
Fuse CPU Usage: 312 ms
