

================================================================
== Vivado HLS Report for 'topkernel'
================================================================
* Date:           Wed Jun 24 14:46:59 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |   15|  302088273|   15|  302088273|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+
        |                                |                     |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module       | min |    max    | min |    max    |   Type  |
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+
        |grp_generatepartitions0_fu_124  |generatepartitions0  |    2|  302088260|    2|  302088260|   none  |
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%kvdramA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvdramA)"   --->   Operation 15 'read' 'kvdramA_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%kvsetdramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvsetdramA_V)"   --->   Operation 16 'read' 'kvsetdramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kvdramA3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %kvdramA_read, i32 3, i32 31)"   --->   Operation 17 'partselect' 'kvdramA3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast = zext i29 %kvdramA3 to i30"   --->   Operation 18 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kvsetdramA_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvsetdramA_V_read, i32 6, i32 31)"   --->   Operation 19 'partselect' 'kvsetdramA_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.64ns)   --->   "%add_ln1547 = add i30 32771, %p_cast" [../kernels/enigma.cpp:1547]   --->   Operation 20 'add' 'add_ln1547' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1547 = zext i30 %add_ln1547 to i64" [../kernels/enigma.cpp:1547]   --->   Operation 21 'zext' 'zext_ln1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64* %gmem1, i64 %zext_ln1547" [../kernels/enigma.cpp:1547]   --->   Operation 22 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [7/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 23 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.64ns)   --->   "%add_ln1548 = add i30 32777, %p_cast" [../kernels/enigma.cpp:1548]   --->   Operation 24 'add' 'add_ln1548' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 25 [6/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 25 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1548 = zext i30 %add_ln1548 to i64" [../kernels/enigma.cpp:1548]   --->   Operation 26 'zext' 'zext_ln1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i64* %gmem1, i64 %zext_ln1548" [../kernels/enigma.cpp:1548]   --->   Operation 27 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [7/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 28 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 29 [1/1] (0.64ns)   --->   "%add_ln1550 = add i30 32779, %p_cast" [../kernels/enigma.cpp:1550]   --->   Operation 29 'add' 'add_ln1550' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 30 [5/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 30 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 31 [6/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 31 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1550 = zext i30 %add_ln1550 to i64" [../kernels/enigma.cpp:1550]   --->   Operation 32 'zext' 'zext_ln1550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i64* %gmem1, i64 %zext_ln1550" [../kernels/enigma.cpp:1550]   --->   Operation 33 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [7/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 34 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 35 [1/1] (0.64ns)   --->   "%add_ln1551 = add i30 32780, %p_cast" [../kernels/enigma.cpp:1551]   --->   Operation 35 'add' 'add_ln1551' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 36 [4/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 36 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 37 [5/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 37 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 38 [6/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 38 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1551 = zext i30 %add_ln1551 to i64" [../kernels/enigma.cpp:1551]   --->   Operation 39 'zext' 'zext_ln1551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i64* %gmem1, i64 %zext_ln1551" [../kernels/enigma.cpp:1551]   --->   Operation 40 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [7/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 41 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 42 [3/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 42 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [4/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 43 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 44 [5/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 44 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 45 [6/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 45 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 46 [2/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 46 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [3/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 47 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [4/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 48 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [5/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 49 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 50 [1/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 50 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [2/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 51 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 52 [3/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 52 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 53 [4/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 53 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 54 [1/1] (8.75ns)   --->   "%gmem1_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr)" [../kernels/enigma.cpp:1547]   --->   Operation 54 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%globalparams_reducec = trunc i64 %gmem1_addr_read to i32" [../kernels/enigma.cpp:1547]   --->   Operation 55 'trunc' 'globalparams_reducec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 56 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 57 [2/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 57 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [3/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 58 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 59 [1/1] (8.75ns)   --->   "%gmem1_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_1)" [../kernels/enigma.cpp:1548]   --->   Operation 59 'read' 'gmem1_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%globalparams_vbegin = trunc i64 %gmem1_addr_1_read to i32" [../kernels/enigma.cpp:1548]   --->   Operation 60 'trunc' 'globalparams_vbegin' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 61 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 62 [2/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 62 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 63 [1/1] (8.75ns)   --->   "%gmem1_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_2)" [../kernels/enigma.cpp:1550]   --->   Operation 63 'read' 'gmem1_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%globalparams_treedep = trunc i64 %gmem1_addr_2_read to i32" [../kernels/enigma.cpp:1550]   --->   Operation 64 'trunc' 'globalparams_treedep' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 65 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 66 [1/1] (8.75ns)   --->   "%gmem1_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_3)" [../kernels/enigma.cpp:1551]   --->   Operation 66 'read' 'gmem1_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%globalparams_LLOPnum = trunc i64 %gmem1_addr_3_read to i32" [../kernels/enigma.cpp:1551]   --->   Operation 67 'trunc' 'globalparams_LLOPnum' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.26>
ST_13 : Operation 68 [2/2] (0.26ns)   --->   "call fastcc void @generatepartitions0(i512* %gmem0, i26 %kvsetdramA_V1, i64* %gmem1, i29 %kvdramA3, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_LLOPnum, i32 %globalparams_vbegin)" [../kernels/enigma.cpp:1566]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem1), !map !98"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !107"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @topkernel_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str69, [6 x i8]* @p_str70, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1534]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem1, [6 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str71, [6 x i8]* @p_str70, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1535]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvsetdramA_V, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1537]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvdramA, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1538]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1540]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @generatepartitions0(i512* %gmem0, i26 %kvsetdramA_V1, i64* %gmem1, i29 %kvdramA3, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_LLOPnum, i32 %globalparams_vbegin)" [../kernels/enigma.cpp:1566]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [../kernels/enigma.cpp:1570]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kvsetdramA_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kvdramA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kvdramA_read         (read         ) [ 000000000000000]
kvsetdramA_V_read    (read         ) [ 000000000000000]
kvdramA3             (partselect   ) [ 001111111111111]
p_cast               (zext         ) [ 001110000000000]
kvsetdramA_V1        (partselect   ) [ 001111111111111]
add_ln1547           (add          ) [ 001000000000000]
zext_ln1547          (zext         ) [ 000000000000000]
gmem1_addr           (getelementptr) [ 000111111100000]
add_ln1548           (add          ) [ 000100000000000]
zext_ln1548          (zext         ) [ 000000000000000]
gmem1_addr_1         (getelementptr) [ 000011111110000]
add_ln1550           (add          ) [ 000010000000000]
zext_ln1550          (zext         ) [ 000000000000000]
gmem1_addr_2         (getelementptr) [ 000001111111000]
add_ln1551           (add          ) [ 000001000000000]
zext_ln1551          (zext         ) [ 000000000000000]
gmem1_addr_3         (getelementptr) [ 000000111111100]
gmem1_load_req       (readreq      ) [ 000000000000000]
gmem1_addr_read      (read         ) [ 000000000000000]
globalparams_reducec (trunc        ) [ 000000000011111]
gmem1_load_1_req     (readreq      ) [ 000000000000000]
gmem1_addr_1_read    (read         ) [ 000000000000000]
globalparams_vbegin  (trunc        ) [ 000000000001111]
gmem1_load_2_req     (readreq      ) [ 000000000000000]
gmem1_addr_2_read    (read         ) [ 000000000000000]
globalparams_treedep (trunc        ) [ 000000000000111]
gmem1_load_3_req     (readreq      ) [ 000000000000000]
gmem1_addr_3_read    (read         ) [ 000000000000000]
globalparams_LLOPnum (trunc        ) [ 000000000000011]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000]
spectopmodule_ln0    (spectopmodule) [ 000000000000000]
specinterface_ln1534 (specinterface) [ 000000000000000]
specinterface_ln1535 (specinterface) [ 000000000000000]
specinterface_ln1537 (specinterface) [ 000000000000000]
specinterface_ln1538 (specinterface) [ 000000000000000]
specinterface_ln1540 (specinterface) [ 000000000000000]
call_ln1566          (call         ) [ 000000000000000]
ret_ln1570           (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kvsetdramA_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvsetdramA_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kvdramA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdramA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generatepartitions0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="topkernel_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="kvdramA_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvdramA_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kvsetdramA_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvsetdramA_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_readreq_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_1_req/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_2_req/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_readreq_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_3_req/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem1_addr_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="7"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem1_addr_1_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="7"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_1_read/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem1_addr_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="7"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_2_read/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem1_addr_3_read_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="7"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_3_read/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_generatepartitions0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="26" slack="12"/>
<pin id="128" dir="0" index="3" bw="64" slack="0"/>
<pin id="129" dir="0" index="4" bw="29" slack="12"/>
<pin id="130" dir="0" index="5" bw="32" slack="4"/>
<pin id="131" dir="0" index="6" bw="32" slack="2"/>
<pin id="132" dir="0" index="7" bw="32" slack="1"/>
<pin id="133" dir="0" index="8" bw="32" slack="3"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1566/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kvdramA3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="29" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="6" slack="0"/>
<pin id="143" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kvdramA3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="29" slack="0"/>
<pin id="150" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kvsetdramA_V1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="26" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="26" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kvsetdramA_V1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln1547_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="0" index="1" bw="29" slack="0"/>
<pin id="165" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1547/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln1547_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="30" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1547/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem1_addr_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="30" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln1548_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="29" slack="1"/>
<pin id="181" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1548/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln1548_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="30" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1548/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="gmem1_addr_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="30" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln1550_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="0" index="1" bw="29" slack="2"/>
<pin id="196" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1550/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln1550_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="30" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1550/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem1_addr_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln1551_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="17" slack="0"/>
<pin id="210" dir="0" index="1" bw="29" slack="3"/>
<pin id="211" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1551/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln1551_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="30" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1551/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem1_addr_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_3/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="globalparams_reducec_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_reducec/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="globalparams_vbegin_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_vbegin/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="globalparams_treedep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_treedep/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="globalparams_LLOPnum_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_LLOPnum/12 "/>
</bind>
</comp>

<comp id="239" class="1005" name="kvdramA3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="29" slack="12"/>
<pin id="241" dir="1" index="1" bw="29" slack="12"/>
</pin_list>
<bind>
<opset="kvdramA3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_cast_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="1"/>
<pin id="246" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="251" class="1005" name="kvsetdramA_V1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="26" slack="12"/>
<pin id="253" dir="1" index="1" bw="26" slack="12"/>
</pin_list>
<bind>
<opset="kvsetdramA_V1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add_ln1547_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="30" slack="1"/>
<pin id="258" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1547 "/>
</bind>
</comp>

<comp id="261" class="1005" name="gmem1_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="add_ln1548_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="30" slack="1"/>
<pin id="269" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1548 "/>
</bind>
</comp>

<comp id="272" class="1005" name="gmem1_addr_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_ln1550_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="1"/>
<pin id="280" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1550 "/>
</bind>
</comp>

<comp id="283" class="1005" name="gmem1_addr_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln1551_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="30" slack="1"/>
<pin id="291" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1551 "/>
</bind>
</comp>

<comp id="294" class="1005" name="gmem1_addr_3_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="globalparams_reducec_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="4"/>
<pin id="302" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="globalparams_reducec "/>
</bind>
</comp>

<comp id="305" class="1005" name="globalparams_vbegin_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="3"/>
<pin id="307" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="globalparams_vbegin "/>
</bind>
</comp>

<comp id="310" class="1005" name="globalparams_treedep_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="globalparams_treedep "/>
</bind>
</comp>

<comp id="315" class="1005" name="globalparams_LLOPnum_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="globalparams_LLOPnum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="226"><net_src comp="104" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="109" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="114" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="119" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="138" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="247"><net_src comp="148" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="254"><net_src comp="152" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="259"><net_src comp="162" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="264"><net_src comp="171" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="270"><net_src comp="178" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="275"><net_src comp="186" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="281"><net_src comp="193" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="286"><net_src comp="201" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="292"><net_src comp="208" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="297"><net_src comp="216" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="303"><net_src comp="223" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="308"><net_src comp="227" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="313"><net_src comp="231" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="318"><net_src comp="235" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="124" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {13 14 }
	Port: gmem1 | {13 14 }
 - Input state : 
	Port: topkernel : gmem0 | {13 14 }
	Port: topkernel : gmem1 | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: topkernel : kvsetdramA_V | {1 }
	Port: topkernel : kvdramA | {1 }
  - Chain level:
	State 1
		p_cast : 1
		add_ln1547 : 2
	State 2
		gmem1_addr : 1
		gmem1_load_req : 2
	State 3
		gmem1_addr_1 : 1
		gmem1_load_1_req : 2
	State 4
		gmem1_addr_2 : 1
		gmem1_load_2_req : 2
	State 5
		gmem1_addr_3 : 1
		gmem1_load_3_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_generatepartitions0_fu_124 |   724   | 91.8898 |  41038  |  33428  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        add_ln1547_fu_162       |    0    |    0    |    0    |    29   |    0    |
|    add   |        add_ln1548_fu_178       |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln1550_fu_193       |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln1551_fu_208       |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     kvdramA_read_read_fu_64    |    0    |    0    |    0    |    0    |    0    |
|          |  kvsetdramA_V_read_read_fu_70  |    0    |    0    |    0    |    0    |    0    |
|   read   |   gmem1_addr_read_read_fu_104  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem1_addr_1_read_read_fu_109 |    0    |    0    |    0    |    0    |    0    |
|          |  gmem1_addr_2_read_read_fu_114 |    0    |    0    |    0    |    0    |    0    |
|          |  gmem1_addr_3_read_read_fu_119 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        grp_readreq_fu_76       |    0    |    0    |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_83       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_90       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_97       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|         kvdramA3_fu_138        |    0    |    0    |    0    |    0    |    0    |
|          |      kvsetdramA_V1_fu_152      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          p_cast_fu_148         |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1547_fu_168       |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1548_fu_183       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1550_fu_198       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1551_fu_213       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |   globalparams_reducec_fu_223  |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   globalparams_vbegin_fu_227   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_treedep_fu_231  |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_LLOPnum_fu_235  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |   724   | 91.8898 |  41038  |  33544  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1547_reg_256     |   30   |
|     add_ln1548_reg_267     |   30   |
|     add_ln1550_reg_278     |   30   |
|     add_ln1551_reg_289     |   30   |
|globalparams_LLOPnum_reg_315|   32   |
|globalparams_reducec_reg_300|   32   |
|globalparams_treedep_reg_310|   32   |
| globalparams_vbegin_reg_305|   32   |
|    gmem1_addr_1_reg_272    |   64   |
|    gmem1_addr_2_reg_283    |   64   |
|    gmem1_addr_3_reg_294    |   64   |
|     gmem1_addr_reg_261     |   64   |
|      kvdramA3_reg_239      |   29   |
|    kvsetdramA_V1_reg_251   |   26   |
|       p_cast_reg_244       |   30   |
+----------------------------+--------+
|            Total           |   589  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_76 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_83 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_90 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_97 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  2.412  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   724  |   91   |  41038 |  33544 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |   589  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   724  |   94   |  41627 |  33580 |    0   |
+-----------+--------+--------+--------+--------+--------+
