{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648180262644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648180262645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 12:51:02 2022 " "Processing started: Fri Mar 25 12:51:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648180262645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180262645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180262645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648180262763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648180262763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/shift_reg_post_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/shift_reg_post_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg_post_add-rtl " "Found design unit 1: shift_reg_post_add-rtl" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266990 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_post_add " "Found entity 1: shift_reg_post_add" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180266990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/shift_reg_post.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/shift_reg_post.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_regi_post-rtler " "Found design unit 1: shift_regi_post-rtler" {  } { { "src_new/shift_reg_post.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266990 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_regi_post " "Found entity 1: shift_regi_post" {  } { { "src_new/shift_reg_post.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180266990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_regi-rtl " "Found design unit 1: shift_regi-rtl" {  } { { "src_new/shift_reg.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266991 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_regi " "Found entity 1: shift_regi" {  } { { "src_new/shift_reg.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180266991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file src_new/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "src_new/fixed_float_types_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180266991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_noresize.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_noresize.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_noresize " "Found design unit 1: fixed_noresize" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_noresize-body " "Found design unit 2: fixed_noresize-body" {  } { { "src_new/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_noresize.vhdl" 1249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180266994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180266994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file src_new/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/fixed_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src_new/fixed_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_synth-rtl " "Found design unit 1: fixed_synth-rtl" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267001 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_synth " "Found entity 1: fixed_synth" {  } { { "src_new/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_synth.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/synapse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/synapse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synapse_module-rtl " "Found design unit 1: synapse_module-rtl" {  } { { "src_new/synapse.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/synapse.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267001 ""} { "Info" "ISGN_ENTITY_NAME" "1 synapse_module " "Found entity 1: synapse_module" {  } { { "src_new/synapse.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/synapse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpe_synapse_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simpe_synapse_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpe_synapse_sm-Behavior " "Found design unit 1: simpe_synapse_sm-Behavior" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpe_synapse_sm " "Found entity 1: simpe_synapse_sm" {  } { { "src/simpe_synapse_sm.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simpe_synapse_sm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_SDC_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_SDC_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_SDC_sm-behavior " "Found design unit 1: simple_SDC_sm-behavior" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_SDC_sm " "Found entity 1: simple_SDC_sm" {  } { { "src/simple_SDC_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_SDC_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_up_server_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_up_server_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_up_server_sm-behavioral " "Found design unit 1: simple_up_server_sm-behavioral" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_up_server_sm " "Found entity 1: simple_up_server_sm" {  } { { "src/simple_up_server_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_up_server_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267003 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm_mod.vhd" "" { Text "/home/hws_master/np_con/bus_test/src/simple_soma_sm_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648180267003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg_post_add " "Elaborating entity \"shift_reg_post_add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648180267032 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267033 "|shift_reg_post_add"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267033 "|shift_reg_post_add"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267033 "|shift_reg_post_add"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_top_PRE shift_reg_post_add.vhd(88) " "Verilog HDL or VHDL warning at shift_reg_post_add.vhd(88): object \"dbg_top_PRE\" assigned a value but never read" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648180267034 "|shift_reg_post_add"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZERO_SIG shift_reg_post_add.vhd(91) " "VHDL Signal Declaration warning at shift_reg_post_add.vhd(91): used explicit default value for signal \"ZERO_SIG\" because signal was never assigned a value" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648180267034 "|shift_reg_post_add"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZERO_DATA_IN shift_reg_post_add.vhd(92) " "VHDL Signal Declaration warning at shift_reg_post_add.vhd(92): used explicit default value for signal \"ZERO_DATA_IN\" because signal was never assigned a value" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648180267034 "|shift_reg_post_add"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZERO_DATA_OUT shift_reg_post_add.vhd(93) " "Verilog HDL or VHDL warning at shift_reg_post_add.vhd(93): object \"ZERO_DATA_OUT\" assigned a value but never read" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648180267034 "|shift_reg_post_add"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZERO_ADDR shift_reg_post_add.vhd(94) " "VHDL Signal Declaration warning at shift_reg_post_add.vhd(94): used explicit default value for signal \"ZERO_ADDR\" because signal was never assigned a value" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648180267034 "|shift_reg_post_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_regi_post shift_regi_post:PRE_STDP " "Elaborating entity \"shift_regi_post\" for hierarchy \"shift_regi_post:PRE_STDP\"" {  } { { "src_new/shift_reg_post_add.vhd" "PRE_STDP" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648180267039 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267040 "|shift_regi_post"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267040 "|shift_regi_post"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "src_new/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/src_new/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648180267040 "|shift_regi_post"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_ADDR\[2\] GND " "Pin \"dbg_ADDR\[2\]\" is stuck at GND" {  } { { "src_new/shift_reg_post_add.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/shift_reg_post_add.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648180267256 "|shift_reg_post_add|dbg_ADDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648180267256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648180267291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648180267424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648180267424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648180267445 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648180267445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648180267445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648180267445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648180267448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 12:51:07 2022 " "Processing ended: Fri Mar 25 12:51:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648180267448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648180267448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648180267448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648180267448 ""}
