
simpleserial-target-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000555c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080056ec  080056ec  000066ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057d4  080057d4  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  080057d4  080057d4  000067d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057dc  080057dc  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057dc  080057dc  000067dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e0  080057e0  000067e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080057e4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  2000006c  08005850  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000330  08005850  00007330  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016fc6  00000000  00000000  00007096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051cf  00000000  00000000  0001e05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00001254  00000000  00000000  0002322b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c0  00000000  00000000  00024480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000208  00000000  00000000  00024c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e9b  00000000  00000000  00024e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000030c2  00000000  00000000  0002dce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000012  00000000  00000000  00030da5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001858  00000000  00000000  00030db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  00032610  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000070  00000000  00000000  00032754  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_loclists 00003110  00000000  00000000  000327c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_rnglists 000002c1  00000000  00000000  000358d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 00000140  00000000  00000000  00035b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <expf>:
 8000190:	b538      	push	{r3, r4, r5, lr}
 8000192:	4604      	mov	r4, r0
 8000194:	f000 f82c 	bl	80001f0 <__ieee754_expf>
 8000198:	4605      	mov	r5, r0
 800019a:	4620      	mov	r0, r4
 800019c:	f000 f820 	bl	80001e0 <finitef>
 80001a0:	b148      	cbz	r0, 80001b6 <expf+0x26>
 80001a2:	490d      	ldr	r1, [pc, #52]	@ (80001d8 <expf+0x48>)
 80001a4:	4620      	mov	r0, r4
 80001a6:	f000 fc57 	bl	8000a58 <__aeabi_fcmpgt>
 80001aa:	b930      	cbnz	r0, 80001ba <expf+0x2a>
 80001ac:	490b      	ldr	r1, [pc, #44]	@ (80001dc <expf+0x4c>)
 80001ae:	4620      	mov	r0, r4
 80001b0:	f000 fc34 	bl	8000a1c <__aeabi_fcmplt>
 80001b4:	b948      	cbnz	r0, 80001ca <expf+0x3a>
 80001b6:	4628      	mov	r0, r5
 80001b8:	bd38      	pop	{r3, r4, r5, pc}
 80001ba:	f001 f85b 	bl	8001274 <__errno>
 80001be:	f04f 45ff 	mov.w	r5, #2139095040	@ 0x7f800000
 80001c2:	2322      	movs	r3, #34	@ 0x22
 80001c4:	6003      	str	r3, [r0, #0]
 80001c6:	4628      	mov	r0, r5
 80001c8:	bd38      	pop	{r3, r4, r5, pc}
 80001ca:	f001 f853 	bl	8001274 <__errno>
 80001ce:	2322      	movs	r3, #34	@ 0x22
 80001d0:	2500      	movs	r5, #0
 80001d2:	6003      	str	r3, [r0, #0]
 80001d4:	e7ef      	b.n	80001b6 <expf+0x26>
 80001d6:	bf00      	nop
 80001d8:	42b17217 	.word	0x42b17217
 80001dc:	c2cff1b5 	.word	0xc2cff1b5

080001e0 <finitef>:
 80001e0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80001e4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80001e8:	bfac      	ite	ge
 80001ea:	2000      	movge	r0, #0
 80001ec:	2001      	movlt	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__ieee754_expf>:
 80001f0:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80001f4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	4604      	mov	r4, r0
 80001fe:	d86c      	bhi.n	80002da <__ieee754_expf+0xea>
 8000200:	ea4f 75d0 	mov.w	r5, r0, lsr #31
 8000204:	f000 80c6 	beq.w	8000394 <__ieee754_expf+0x1a4>
 8000208:	497b      	ldr	r1, [pc, #492]	@ (80003f8 <__ieee754_expf+0x208>)
 800020a:	4288      	cmp	r0, r1
 800020c:	f300 80b4 	bgt.w	8000378 <__ieee754_expf+0x188>
 8000210:	2800      	cmp	r0, #0
 8000212:	f2c0 80b6 	blt.w	8000382 <__ieee754_expf+0x192>
 8000216:	4b79      	ldr	r3, [pc, #484]	@ (80003fc <__ieee754_expf+0x20c>)
 8000218:	429a      	cmp	r2, r3
 800021a:	d963      	bls.n	80002e4 <__ieee754_expf+0xf4>
 800021c:	4b78      	ldr	r3, [pc, #480]	@ (8000400 <__ieee754_expf+0x210>)
 800021e:	429a      	cmp	r2, r3
 8000220:	f200 80c5 	bhi.w	80003ae <__ieee754_expf+0x1be>
 8000224:	4e77      	ldr	r6, [pc, #476]	@ (8000404 <__ieee754_expf+0x214>)
 8000226:	4620      	mov	r0, r4
 8000228:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
 800022c:	f000 f94e 	bl	80004cc <__aeabi_fsub>
 8000230:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 8000234:	f1c5 0601 	rsb	r6, r5, #1
 8000238:	f8d3 8008 	ldr.w	r8, [r3, #8]
 800023c:	4607      	mov	r7, r0
 800023e:	1b76      	subs	r6, r6, r5
 8000240:	4641      	mov	r1, r8
 8000242:	4638      	mov	r0, r7
 8000244:	f000 f942 	bl	80004cc <__aeabi_fsub>
 8000248:	4601      	mov	r1, r0
 800024a:	4604      	mov	r4, r0
 800024c:	f000 fa48 	bl	80006e0 <__aeabi_fmul>
 8000250:	496d      	ldr	r1, [pc, #436]	@ (8000408 <__ieee754_expf+0x218>)
 8000252:	4605      	mov	r5, r0
 8000254:	f000 fa44 	bl	80006e0 <__aeabi_fmul>
 8000258:	496c      	ldr	r1, [pc, #432]	@ (800040c <__ieee754_expf+0x21c>)
 800025a:	f000 f937 	bl	80004cc <__aeabi_fsub>
 800025e:	4629      	mov	r1, r5
 8000260:	f000 fa3e 	bl	80006e0 <__aeabi_fmul>
 8000264:	496a      	ldr	r1, [pc, #424]	@ (8000410 <__ieee754_expf+0x220>)
 8000266:	f000 f933 	bl	80004d0 <__addsf3>
 800026a:	4629      	mov	r1, r5
 800026c:	f000 fa38 	bl	80006e0 <__aeabi_fmul>
 8000270:	4968      	ldr	r1, [pc, #416]	@ (8000414 <__ieee754_expf+0x224>)
 8000272:	f000 f92b 	bl	80004cc <__aeabi_fsub>
 8000276:	4629      	mov	r1, r5
 8000278:	f000 fa32 	bl	80006e0 <__aeabi_fmul>
 800027c:	4966      	ldr	r1, [pc, #408]	@ (8000418 <__ieee754_expf+0x228>)
 800027e:	f000 f927 	bl	80004d0 <__addsf3>
 8000282:	4629      	mov	r1, r5
 8000284:	f000 fa2c 	bl	80006e0 <__aeabi_fmul>
 8000288:	4601      	mov	r1, r0
 800028a:	4620      	mov	r0, r4
 800028c:	f000 f91e 	bl	80004cc <__aeabi_fsub>
 8000290:	4605      	mov	r5, r0
 8000292:	4601      	mov	r1, r0
 8000294:	4620      	mov	r0, r4
 8000296:	f000 fa23 	bl	80006e0 <__aeabi_fmul>
 800029a:	46aa      	mov	sl, r5
 800029c:	4681      	mov	r9, r0
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d052      	beq.n	8000348 <__ieee754_expf+0x158>
 80002a2:	4629      	mov	r1, r5
 80002a4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80002a8:	f000 f910 	bl	80004cc <__aeabi_fsub>
 80002ac:	4601      	mov	r1, r0
 80002ae:	4648      	mov	r0, r9
 80002b0:	f000 faca 	bl	8000848 <__aeabi_fdiv>
 80002b4:	4601      	mov	r1, r0
 80002b6:	4640      	mov	r0, r8
 80002b8:	f000 f908 	bl	80004cc <__aeabi_fsub>
 80002bc:	4639      	mov	r1, r7
 80002be:	f000 f905 	bl	80004cc <__aeabi_fsub>
 80002c2:	4601      	mov	r1, r0
 80002c4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80002c8:	f000 f900 	bl	80004cc <__aeabi_fsub>
 80002cc:	f116 0f7d 	cmn.w	r6, #125	@ 0x7d
 80002d0:	db64      	blt.n	800039c <__ieee754_expf+0x1ac>
 80002d2:	eb00 50c6 	add.w	r0, r0, r6, lsl #23
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	4601      	mov	r1, r0
 80002dc:	f000 f8f8 	bl	80004d0 <__addsf3>
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	f1b2 5f50 	cmp.w	r2, #872415232	@ 0x34000000
 80002e8:	d209      	bcs.n	80002fe <__ieee754_expf+0x10e>
 80002ea:	494c      	ldr	r1, [pc, #304]	@ (800041c <__ieee754_expf+0x22c>)
 80002ec:	4620      	mov	r0, r4
 80002ee:	f000 f8ef 	bl	80004d0 <__addsf3>
 80002f2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80002f6:	f000 fbaf 	bl	8000a58 <__aeabi_fcmpgt>
 80002fa:	2800      	cmp	r0, #0
 80002fc:	d175      	bne.n	80003ea <__ieee754_expf+0x1fa>
 80002fe:	4621      	mov	r1, r4
 8000300:	4620      	mov	r0, r4
 8000302:	f000 f9ed 	bl	80006e0 <__aeabi_fmul>
 8000306:	4940      	ldr	r1, [pc, #256]	@ (8000408 <__ieee754_expf+0x218>)
 8000308:	4605      	mov	r5, r0
 800030a:	f000 f9e9 	bl	80006e0 <__aeabi_fmul>
 800030e:	493f      	ldr	r1, [pc, #252]	@ (800040c <__ieee754_expf+0x21c>)
 8000310:	f000 f8dc 	bl	80004cc <__aeabi_fsub>
 8000314:	4629      	mov	r1, r5
 8000316:	f000 f9e3 	bl	80006e0 <__aeabi_fmul>
 800031a:	493d      	ldr	r1, [pc, #244]	@ (8000410 <__ieee754_expf+0x220>)
 800031c:	f000 f8d8 	bl	80004d0 <__addsf3>
 8000320:	4629      	mov	r1, r5
 8000322:	f000 f9dd 	bl	80006e0 <__aeabi_fmul>
 8000326:	493b      	ldr	r1, [pc, #236]	@ (8000414 <__ieee754_expf+0x224>)
 8000328:	f000 f8d0 	bl	80004cc <__aeabi_fsub>
 800032c:	4629      	mov	r1, r5
 800032e:	f000 f9d7 	bl	80006e0 <__aeabi_fmul>
 8000332:	4939      	ldr	r1, [pc, #228]	@ (8000418 <__ieee754_expf+0x228>)
 8000334:	f000 f8cc 	bl	80004d0 <__addsf3>
 8000338:	4629      	mov	r1, r5
 800033a:	f000 f9d1 	bl	80006e0 <__aeabi_fmul>
 800033e:	4601      	mov	r1, r0
 8000340:	4620      	mov	r0, r4
 8000342:	f000 f8c3 	bl	80004cc <__aeabi_fsub>
 8000346:	4682      	mov	sl, r0
 8000348:	4651      	mov	r1, sl
 800034a:	4620      	mov	r0, r4
 800034c:	f000 f9c8 	bl	80006e0 <__aeabi_fmul>
 8000350:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000354:	4605      	mov	r5, r0
 8000356:	4650      	mov	r0, sl
 8000358:	f000 f8b8 	bl	80004cc <__aeabi_fsub>
 800035c:	4601      	mov	r1, r0
 800035e:	4628      	mov	r0, r5
 8000360:	f000 fa72 	bl	8000848 <__aeabi_fdiv>
 8000364:	4621      	mov	r1, r4
 8000366:	f000 f8b1 	bl	80004cc <__aeabi_fsub>
 800036a:	4601      	mov	r1, r0
 800036c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000370:	f000 f8ac 	bl	80004cc <__aeabi_fsub>
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800037c:	2000      	movs	r0, #0
 800037e:	f000 b877 	b.w	8000470 <__math_oflowf>
 8000382:	4b27      	ldr	r3, [pc, #156]	@ (8000420 <__ieee754_expf+0x230>)
 8000384:	429a      	cmp	r2, r3
 8000386:	f67f af46 	bls.w	8000216 <__ieee754_expf+0x26>
 800038a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800038e:	2000      	movs	r0, #0
 8000390:	f000 b86a 	b.w	8000468 <__math_uflowf>
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0a3      	beq.n	80002e0 <__ieee754_expf+0xf0>
 8000398:	2000      	movs	r0, #0
 800039a:	e7a1      	b.n	80002e0 <__ieee754_expf+0xf0>
 800039c:	3664      	adds	r6, #100	@ 0x64
 800039e:	f04f 6158 	mov.w	r1, #226492416	@ 0xd800000
 80003a2:	eb00 50c6 	add.w	r0, r0, r6, lsl #23
 80003a6:	f000 f99b 	bl	80006e0 <__aeabi_fmul>
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	491d      	ldr	r1, [pc, #116]	@ (8000424 <__ieee754_expf+0x234>)
 80003b0:	4620      	mov	r0, r4
 80003b2:	f000 f995 	bl	80006e0 <__aeabi_fmul>
 80003b6:	4b13      	ldr	r3, [pc, #76]	@ (8000404 <__ieee754_expf+0x214>)
 80003b8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80003bc:	6919      	ldr	r1, [r3, #16]
 80003be:	f000 f887 	bl	80004d0 <__addsf3>
 80003c2:	f000 fb69 	bl	8000a98 <__aeabi_f2iz>
 80003c6:	4606      	mov	r6, r0
 80003c8:	f000 f936 	bl	8000638 <__aeabi_i2f>
 80003cc:	4916      	ldr	r1, [pc, #88]	@ (8000428 <__ieee754_expf+0x238>)
 80003ce:	4605      	mov	r5, r0
 80003d0:	f000 f986 	bl	80006e0 <__aeabi_fmul>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4620      	mov	r0, r4
 80003d8:	f000 f878 	bl	80004cc <__aeabi_fsub>
 80003dc:	4913      	ldr	r1, [pc, #76]	@ (800042c <__ieee754_expf+0x23c>)
 80003de:	4607      	mov	r7, r0
 80003e0:	4628      	mov	r0, r5
 80003e2:	f000 f97d 	bl	80006e0 <__aeabi_fmul>
 80003e6:	4680      	mov	r8, r0
 80003e8:	e72a      	b.n	8000240 <__ieee754_expf+0x50>
 80003ea:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80003ee:	4620      	mov	r0, r4
 80003f0:	f000 f86e 	bl	80004d0 <__addsf3>
 80003f4:	e774      	b.n	80002e0 <__ieee754_expf+0xf0>
 80003f6:	bf00      	nop
 80003f8:	42b17217 	.word	0x42b17217
 80003fc:	3eb17218 	.word	0x3eb17218
 8000400:	3f851591 	.word	0x3f851591
 8000404:	080056ec 	.word	0x080056ec
 8000408:	3331bb4c 	.word	0x3331bb4c
 800040c:	35ddea0e 	.word	0x35ddea0e
 8000410:	388ab355 	.word	0x388ab355
 8000414:	3b360b61 	.word	0x3b360b61
 8000418:	3e2aaaab 	.word	0x3e2aaaab
 800041c:	7149f2ca 	.word	0x7149f2ca
 8000420:	42cff1b5 	.word	0x42cff1b5
 8000424:	3fb8aa3b 	.word	0x3fb8aa3b
 8000428:	3f317180 	.word	0x3f317180
 800042c:	3717f7d1 	.word	0x3717f7d1

08000430 <with_errnof>:
 8000430:	b538      	push	{r3, r4, r5, lr}
 8000432:	4605      	mov	r5, r0
 8000434:	460c      	mov	r4, r1
 8000436:	f000 ff1d 	bl	8001274 <__errno>
 800043a:	4603      	mov	r3, r0
 800043c:	4628      	mov	r0, r5
 800043e:	601c      	str	r4, [r3, #0]
 8000440:	bd38      	pop	{r3, r4, r5, pc}
 8000442:	bf00      	nop

08000444 <xflowf>:
 8000444:	b508      	push	{r3, lr}
 8000446:	b138      	cbz	r0, 8000458 <xflowf+0x14>
 8000448:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800044c:	f000 f948 	bl	80006e0 <__aeabi_fmul>
 8000450:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000454:	2122      	movs	r1, #34	@ 0x22
 8000456:	e7eb      	b.n	8000430 <with_errnof>
 8000458:	4608      	mov	r0, r1
 800045a:	f000 f941 	bl	80006e0 <__aeabi_fmul>
 800045e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000462:	2122      	movs	r1, #34	@ 0x22
 8000464:	e7e4      	b.n	8000430 <with_errnof>
 8000466:	bf00      	nop

08000468 <__math_uflowf>:
 8000468:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800046c:	e7ea      	b.n	8000444 <xflowf>
 800046e:	bf00      	nop

08000470 <__math_oflowf>:
 8000470:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8000474:	e7e6      	b.n	8000444 <xflowf>
 8000476:	bf00      	nop

08000478 <__math_divzerof>:
 8000478:	b508      	push	{r3, lr}
 800047a:	b138      	cbz	r0, 800048c <__math_divzerof+0x14>
 800047c:	4805      	ldr	r0, [pc, #20]	@ (8000494 <__math_divzerof+0x1c>)
 800047e:	2100      	movs	r1, #0
 8000480:	f000 f9e2 	bl	8000848 <__aeabi_fdiv>
 8000484:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000488:	2122      	movs	r1, #34	@ 0x22
 800048a:	e7d1      	b.n	8000430 <with_errnof>
 800048c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000490:	e7f5      	b.n	800047e <__math_divzerof+0x6>
 8000492:	bf00      	nop
 8000494:	bf800000 	.word	0xbf800000

08000498 <__math_invalidf>:
 8000498:	b510      	push	{r4, lr}
 800049a:	4601      	mov	r1, r0
 800049c:	4604      	mov	r4, r0
 800049e:	f000 f815 	bl	80004cc <__aeabi_fsub>
 80004a2:	4601      	mov	r1, r0
 80004a4:	f000 f9d0 	bl	8000848 <__aeabi_fdiv>
 80004a8:	4621      	mov	r1, r4
 80004aa:	4603      	mov	r3, r0
 80004ac:	4620      	mov	r0, r4
 80004ae:	461c      	mov	r4, r3
 80004b0:	f000 fadc 	bl	8000a6c <__aeabi_fcmpun>
 80004b4:	b920      	cbnz	r0, 80004c0 <__math_invalidf+0x28>
 80004b6:	4620      	mov	r0, r4
 80004b8:	2121      	movs	r1, #33	@ 0x21
 80004ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80004be:	e7b7      	b.n	8000430 <with_errnof>
 80004c0:	4620      	mov	r0, r4
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_frsub>:
 80004c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__addsf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_fsub>:
 80004cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080004d0 <__addsf3>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	bf1f      	itttt	ne
 80004d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80004d8:	ea92 0f03 	teqne	r2, r3
 80004dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80004e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004e4:	d06a      	beq.n	80005bc <__addsf3+0xec>
 80004e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80004ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80004ee:	bfc1      	itttt	gt
 80004f0:	18d2      	addgt	r2, r2, r3
 80004f2:	4041      	eorgt	r1, r0
 80004f4:	4048      	eorgt	r0, r1
 80004f6:	4041      	eorgt	r1, r0
 80004f8:	bfb8      	it	lt
 80004fa:	425b      	neglt	r3, r3
 80004fc:	2b19      	cmp	r3, #25
 80004fe:	bf88      	it	hi
 8000500:	4770      	bxhi	lr
 8000502:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000506:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800050a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800050e:	bf18      	it	ne
 8000510:	4240      	negne	r0, r0
 8000512:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000516:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800051a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800051e:	bf18      	it	ne
 8000520:	4249      	negne	r1, r1
 8000522:	ea92 0f03 	teq	r2, r3
 8000526:	d03f      	beq.n	80005a8 <__addsf3+0xd8>
 8000528:	f1a2 0201 	sub.w	r2, r2, #1
 800052c:	fa41 fc03 	asr.w	ip, r1, r3
 8000530:	eb10 000c 	adds.w	r0, r0, ip
 8000534:	f1c3 0320 	rsb	r3, r3, #32
 8000538:	fa01 f103 	lsl.w	r1, r1, r3
 800053c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000540:	d502      	bpl.n	8000548 <__addsf3+0x78>
 8000542:	4249      	negs	r1, r1
 8000544:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000548:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800054c:	d313      	bcc.n	8000576 <__addsf3+0xa6>
 800054e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000552:	d306      	bcc.n	8000562 <__addsf3+0x92>
 8000554:	0840      	lsrs	r0, r0, #1
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	f102 0201 	add.w	r2, r2, #1
 800055e:	2afe      	cmp	r2, #254	@ 0xfe
 8000560:	d251      	bcs.n	8000606 <__addsf3+0x136>
 8000562:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000566:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800056a:	bf08      	it	eq
 800056c:	f020 0001 	biceq.w	r0, r0, #1
 8000570:	ea40 0003 	orr.w	r0, r0, r3
 8000574:	4770      	bx	lr
 8000576:	0049      	lsls	r1, r1, #1
 8000578:	eb40 0000 	adc.w	r0, r0, r0
 800057c:	3a01      	subs	r2, #1
 800057e:	bf28      	it	cs
 8000580:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000584:	d2ed      	bcs.n	8000562 <__addsf3+0x92>
 8000586:	fab0 fc80 	clz	ip, r0
 800058a:	f1ac 0c08 	sub.w	ip, ip, #8
 800058e:	ebb2 020c 	subs.w	r2, r2, ip
 8000592:	fa00 f00c 	lsl.w	r0, r0, ip
 8000596:	bfaa      	itet	ge
 8000598:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800059c:	4252      	neglt	r2, r2
 800059e:	4318      	orrge	r0, r3
 80005a0:	bfbc      	itt	lt
 80005a2:	40d0      	lsrlt	r0, r2
 80005a4:	4318      	orrlt	r0, r3
 80005a6:	4770      	bx	lr
 80005a8:	f092 0f00 	teq	r2, #0
 80005ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80005b0:	bf06      	itte	eq
 80005b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80005b6:	3201      	addeq	r2, #1
 80005b8:	3b01      	subne	r3, #1
 80005ba:	e7b5      	b.n	8000528 <__addsf3+0x58>
 80005bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80005c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80005c4:	bf18      	it	ne
 80005c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80005ca:	d021      	beq.n	8000610 <__addsf3+0x140>
 80005cc:	ea92 0f03 	teq	r2, r3
 80005d0:	d004      	beq.n	80005dc <__addsf3+0x10c>
 80005d2:	f092 0f00 	teq	r2, #0
 80005d6:	bf08      	it	eq
 80005d8:	4608      	moveq	r0, r1
 80005da:	4770      	bx	lr
 80005dc:	ea90 0f01 	teq	r0, r1
 80005e0:	bf1c      	itt	ne
 80005e2:	2000      	movne	r0, #0
 80005e4:	4770      	bxne	lr
 80005e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80005ea:	d104      	bne.n	80005f6 <__addsf3+0x126>
 80005ec:	0040      	lsls	r0, r0, #1
 80005ee:	bf28      	it	cs
 80005f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80005f4:	4770      	bx	lr
 80005f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80005fa:	bf3c      	itt	cc
 80005fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000600:	4770      	bxcc	lr
 8000602:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000606:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800060a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800060e:	4770      	bx	lr
 8000610:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000614:	bf16      	itet	ne
 8000616:	4608      	movne	r0, r1
 8000618:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800061c:	4601      	movne	r1, r0
 800061e:	0242      	lsls	r2, r0, #9
 8000620:	bf06      	itte	eq
 8000622:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000626:	ea90 0f01 	teqeq	r0, r1
 800062a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800062e:	4770      	bx	lr

08000630 <__aeabi_ui2f>:
 8000630:	f04f 0300 	mov.w	r3, #0
 8000634:	e004      	b.n	8000640 <__aeabi_i2f+0x8>
 8000636:	bf00      	nop

08000638 <__aeabi_i2f>:
 8000638:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	ea5f 0c00 	movs.w	ip, r0
 8000644:	bf08      	it	eq
 8000646:	4770      	bxeq	lr
 8000648:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800064c:	4601      	mov	r1, r0
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	e01c      	b.n	800068e <__aeabi_l2f+0x2a>

08000654 <__aeabi_ul2f>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	f04f 0300 	mov.w	r3, #0
 8000660:	e00a      	b.n	8000678 <__aeabi_l2f+0x14>
 8000662:	bf00      	nop

08000664 <__aeabi_l2f>:
 8000664:	ea50 0201 	orrs.w	r2, r0, r1
 8000668:	bf08      	it	eq
 800066a:	4770      	bxeq	lr
 800066c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000670:	d502      	bpl.n	8000678 <__aeabi_l2f+0x14>
 8000672:	4240      	negs	r0, r0
 8000674:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000678:	ea5f 0c01 	movs.w	ip, r1
 800067c:	bf02      	ittt	eq
 800067e:	4684      	moveq	ip, r0
 8000680:	4601      	moveq	r1, r0
 8000682:	2000      	moveq	r0, #0
 8000684:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000688:	bf08      	it	eq
 800068a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800068e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000692:	fabc f28c 	clz	r2, ip
 8000696:	3a08      	subs	r2, #8
 8000698:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800069c:	db10      	blt.n	80006c0 <__aeabi_l2f+0x5c>
 800069e:	fa01 fc02 	lsl.w	ip, r1, r2
 80006a2:	4463      	add	r3, ip
 80006a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80006a8:	f1c2 0220 	rsb	r2, r2, #32
 80006ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80006b0:	fa20 f202 	lsr.w	r2, r0, r2
 80006b4:	eb43 0002 	adc.w	r0, r3, r2
 80006b8:	bf08      	it	eq
 80006ba:	f020 0001 	biceq.w	r0, r0, #1
 80006be:	4770      	bx	lr
 80006c0:	f102 0220 	add.w	r2, r2, #32
 80006c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80006c8:	f1c2 0220 	rsb	r2, r2, #32
 80006cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80006d0:	fa21 f202 	lsr.w	r2, r1, r2
 80006d4:	eb43 0002 	adc.w	r0, r3, r2
 80006d8:	bf08      	it	eq
 80006da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80006de:	4770      	bx	lr

080006e0 <__aeabi_fmul>:
 80006e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80006e8:	bf1e      	ittt	ne
 80006ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80006ee:	ea92 0f0c 	teqne	r2, ip
 80006f2:	ea93 0f0c 	teqne	r3, ip
 80006f6:	d06f      	beq.n	80007d8 <__aeabi_fmul+0xf8>
 80006f8:	441a      	add	r2, r3
 80006fa:	ea80 0c01 	eor.w	ip, r0, r1
 80006fe:	0240      	lsls	r0, r0, #9
 8000700:	bf18      	it	ne
 8000702:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000706:	d01e      	beq.n	8000746 <__aeabi_fmul+0x66>
 8000708:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800070c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000710:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000714:	fba0 3101 	umull	r3, r1, r0, r1
 8000718:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800071c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000720:	bf3e      	ittt	cc
 8000722:	0049      	lslcc	r1, r1, #1
 8000724:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000728:	005b      	lslcc	r3, r3, #1
 800072a:	ea40 0001 	orr.w	r0, r0, r1
 800072e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000732:	2afd      	cmp	r2, #253	@ 0xfd
 8000734:	d81d      	bhi.n	8000772 <__aeabi_fmul+0x92>
 8000736:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800073a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800073e:	bf08      	it	eq
 8000740:	f020 0001 	biceq.w	r0, r0, #1
 8000744:	4770      	bx	lr
 8000746:	f090 0f00 	teq	r0, #0
 800074a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800074e:	bf08      	it	eq
 8000750:	0249      	lsleq	r1, r1, #9
 8000752:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000756:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800075a:	3a7f      	subs	r2, #127	@ 0x7f
 800075c:	bfc2      	ittt	gt
 800075e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000762:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000766:	4770      	bxgt	lr
 8000768:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800076c:	f04f 0300 	mov.w	r3, #0
 8000770:	3a01      	subs	r2, #1
 8000772:	dc5d      	bgt.n	8000830 <__aeabi_fmul+0x150>
 8000774:	f112 0f19 	cmn.w	r2, #25
 8000778:	bfdc      	itt	le
 800077a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800077e:	4770      	bxle	lr
 8000780:	f1c2 0200 	rsb	r2, r2, #0
 8000784:	0041      	lsls	r1, r0, #1
 8000786:	fa21 f102 	lsr.w	r1, r1, r2
 800078a:	f1c2 0220 	rsb	r2, r2, #32
 800078e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000792:	ea5f 0031 	movs.w	r0, r1, rrx
 8000796:	f140 0000 	adc.w	r0, r0, #0
 800079a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800079e:	bf08      	it	eq
 80007a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80007a4:	4770      	bx	lr
 80007a6:	f092 0f00 	teq	r2, #0
 80007aa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80007ae:	bf02      	ittt	eq
 80007b0:	0040      	lsleq	r0, r0, #1
 80007b2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80007b6:	3a01      	subeq	r2, #1
 80007b8:	d0f9      	beq.n	80007ae <__aeabi_fmul+0xce>
 80007ba:	ea40 000c 	orr.w	r0, r0, ip
 80007be:	f093 0f00 	teq	r3, #0
 80007c2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007c6:	bf02      	ittt	eq
 80007c8:	0049      	lsleq	r1, r1, #1
 80007ca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80007ce:	3b01      	subeq	r3, #1
 80007d0:	d0f9      	beq.n	80007c6 <__aeabi_fmul+0xe6>
 80007d2:	ea41 010c 	orr.w	r1, r1, ip
 80007d6:	e78f      	b.n	80006f8 <__aeabi_fmul+0x18>
 80007d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80007dc:	ea92 0f0c 	teq	r2, ip
 80007e0:	bf18      	it	ne
 80007e2:	ea93 0f0c 	teqne	r3, ip
 80007e6:	d00a      	beq.n	80007fe <__aeabi_fmul+0x11e>
 80007e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80007ec:	bf18      	it	ne
 80007ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80007f2:	d1d8      	bne.n	80007a6 <__aeabi_fmul+0xc6>
 80007f4:	ea80 0001 	eor.w	r0, r0, r1
 80007f8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80007fc:	4770      	bx	lr
 80007fe:	f090 0f00 	teq	r0, #0
 8000802:	bf17      	itett	ne
 8000804:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000808:	4608      	moveq	r0, r1
 800080a:	f091 0f00 	teqne	r1, #0
 800080e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000812:	d014      	beq.n	800083e <__aeabi_fmul+0x15e>
 8000814:	ea92 0f0c 	teq	r2, ip
 8000818:	d101      	bne.n	800081e <__aeabi_fmul+0x13e>
 800081a:	0242      	lsls	r2, r0, #9
 800081c:	d10f      	bne.n	800083e <__aeabi_fmul+0x15e>
 800081e:	ea93 0f0c 	teq	r3, ip
 8000822:	d103      	bne.n	800082c <__aeabi_fmul+0x14c>
 8000824:	024b      	lsls	r3, r1, #9
 8000826:	bf18      	it	ne
 8000828:	4608      	movne	r0, r1
 800082a:	d108      	bne.n	800083e <__aeabi_fmul+0x15e>
 800082c:	ea80 0001 	eor.w	r0, r0, r1
 8000830:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000834:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000838:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800083c:	4770      	bx	lr
 800083e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000842:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000846:	4770      	bx	lr

08000848 <__aeabi_fdiv>:
 8000848:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800084c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000850:	bf1e      	ittt	ne
 8000852:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000856:	ea92 0f0c 	teqne	r2, ip
 800085a:	ea93 0f0c 	teqne	r3, ip
 800085e:	d069      	beq.n	8000934 <__aeabi_fdiv+0xec>
 8000860:	eba2 0203 	sub.w	r2, r2, r3
 8000864:	ea80 0c01 	eor.w	ip, r0, r1
 8000868:	0249      	lsls	r1, r1, #9
 800086a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800086e:	d037      	beq.n	80008e0 <__aeabi_fdiv+0x98>
 8000870:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000874:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000878:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800087c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000880:	428b      	cmp	r3, r1
 8000882:	bf38      	it	cc
 8000884:	005b      	lslcc	r3, r3, #1
 8000886:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800088a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800088e:	428b      	cmp	r3, r1
 8000890:	bf24      	itt	cs
 8000892:	1a5b      	subcs	r3, r3, r1
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800089c:	bf24      	itt	cs
 800089e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80008a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80008aa:	bf24      	itt	cs
 80008ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80008b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80008b8:	bf24      	itt	cs
 80008ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80008be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c2:	011b      	lsls	r3, r3, #4
 80008c4:	bf18      	it	ne
 80008c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80008ca:	d1e0      	bne.n	800088e <__aeabi_fdiv+0x46>
 80008cc:	2afd      	cmp	r2, #253	@ 0xfd
 80008ce:	f63f af50 	bhi.w	8000772 <__aeabi_fmul+0x92>
 80008d2:	428b      	cmp	r3, r1
 80008d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008d8:	bf08      	it	eq
 80008da:	f020 0001 	biceq.w	r0, r0, #1
 80008de:	4770      	bx	lr
 80008e0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80008e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008e8:	327f      	adds	r2, #127	@ 0x7f
 80008ea:	bfc2      	ittt	gt
 80008ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80008f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008f4:	4770      	bxgt	lr
 80008f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008fa:	f04f 0300 	mov.w	r3, #0
 80008fe:	3a01      	subs	r2, #1
 8000900:	e737      	b.n	8000772 <__aeabi_fmul+0x92>
 8000902:	f092 0f00 	teq	r2, #0
 8000906:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800090a:	bf02      	ittt	eq
 800090c:	0040      	lsleq	r0, r0, #1
 800090e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000912:	3a01      	subeq	r2, #1
 8000914:	d0f9      	beq.n	800090a <__aeabi_fdiv+0xc2>
 8000916:	ea40 000c 	orr.w	r0, r0, ip
 800091a:	f093 0f00 	teq	r3, #0
 800091e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000922:	bf02      	ittt	eq
 8000924:	0049      	lsleq	r1, r1, #1
 8000926:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800092a:	3b01      	subeq	r3, #1
 800092c:	d0f9      	beq.n	8000922 <__aeabi_fdiv+0xda>
 800092e:	ea41 010c 	orr.w	r1, r1, ip
 8000932:	e795      	b.n	8000860 <__aeabi_fdiv+0x18>
 8000934:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000938:	ea92 0f0c 	teq	r2, ip
 800093c:	d108      	bne.n	8000950 <__aeabi_fdiv+0x108>
 800093e:	0242      	lsls	r2, r0, #9
 8000940:	f47f af7d 	bne.w	800083e <__aeabi_fmul+0x15e>
 8000944:	ea93 0f0c 	teq	r3, ip
 8000948:	f47f af70 	bne.w	800082c <__aeabi_fmul+0x14c>
 800094c:	4608      	mov	r0, r1
 800094e:	e776      	b.n	800083e <__aeabi_fmul+0x15e>
 8000950:	ea93 0f0c 	teq	r3, ip
 8000954:	d104      	bne.n	8000960 <__aeabi_fdiv+0x118>
 8000956:	024b      	lsls	r3, r1, #9
 8000958:	f43f af4c 	beq.w	80007f4 <__aeabi_fmul+0x114>
 800095c:	4608      	mov	r0, r1
 800095e:	e76e      	b.n	800083e <__aeabi_fmul+0x15e>
 8000960:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000964:	bf18      	it	ne
 8000966:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800096a:	d1ca      	bne.n	8000902 <__aeabi_fdiv+0xba>
 800096c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000970:	f47f af5c 	bne.w	800082c <__aeabi_fmul+0x14c>
 8000974:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000978:	f47f af3c 	bne.w	80007f4 <__aeabi_fmul+0x114>
 800097c:	e75f      	b.n	800083e <__aeabi_fmul+0x15e>
 800097e:	bf00      	nop

08000980 <__gesf2>:
 8000980:	f04f 3cff 	mov.w	ip, #4294967295
 8000984:	e006      	b.n	8000994 <__cmpsf2+0x4>
 8000986:	bf00      	nop

08000988 <__lesf2>:
 8000988:	f04f 0c01 	mov.w	ip, #1
 800098c:	e002      	b.n	8000994 <__cmpsf2+0x4>
 800098e:	bf00      	nop

08000990 <__cmpsf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000998:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800099c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80009a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009a4:	bf18      	it	ne
 80009a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009aa:	d011      	beq.n	80009d0 <__cmpsf2+0x40>
 80009ac:	b001      	add	sp, #4
 80009ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80009b2:	bf18      	it	ne
 80009b4:	ea90 0f01 	teqne	r0, r1
 80009b8:	bf58      	it	pl
 80009ba:	ebb2 0003 	subspl.w	r0, r2, r3
 80009be:	bf88      	it	hi
 80009c0:	17c8      	asrhi	r0, r1, #31
 80009c2:	bf38      	it	cc
 80009c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80009c8:	bf18      	it	ne
 80009ca:	f040 0001 	orrne.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009d4:	d102      	bne.n	80009dc <__cmpsf2+0x4c>
 80009d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80009da:	d105      	bne.n	80009e8 <__cmpsf2+0x58>
 80009dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80009e0:	d1e4      	bne.n	80009ac <__cmpsf2+0x1c>
 80009e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80009e6:	d0e1      	beq.n	80009ac <__cmpsf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cfrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4608      	mov	r0, r1
 80009f4:	4661      	mov	r1, ip
 80009f6:	e7ff      	b.n	80009f8 <__aeabi_cfcmpeq>

080009f8 <__aeabi_cfcmpeq>:
 80009f8:	b50f      	push	{r0, r1, r2, r3, lr}
 80009fa:	f7ff ffc9 	bl	8000990 <__cmpsf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000a08 <__aeabi_fcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cfcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_fcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cfcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_fcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cfcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_fcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffd2 	bl	80009f0 <__aeabi_cfrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_fcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc8 	bl	80009f0 <__aeabi_cfrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_fcmpun>:
 8000a6c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a70:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a74:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a78:	d102      	bne.n	8000a80 <__aeabi_fcmpun+0x14>
 8000a7a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000a7e:	d108      	bne.n	8000a92 <__aeabi_fcmpun+0x26>
 8000a80:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000a84:	d102      	bne.n	8000a8c <__aeabi_fcmpun+0x20>
 8000a86:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_fcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_f2iz>:
 8000a98:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a9c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000aa0:	d30f      	bcc.n	8000ac2 <__aeabi_f2iz+0x2a>
 8000aa2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000aa6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000aaa:	d90d      	bls.n	8000ac8 <__aeabi_f2iz+0x30>
 8000aac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ab0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ab4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ab8:	fa23 f002 	lsr.w	r0, r3, r2
 8000abc:	bf18      	it	ne
 8000abe:	4240      	negne	r0, r0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr
 8000ac8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000acc:	d101      	bne.n	8000ad2 <__aeabi_f2iz+0x3a>
 8000ace:	0242      	lsls	r2, r0, #9
 8000ad0:	d105      	bne.n	8000ade <__aeabi_f2iz+0x46>
 8000ad2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ad6:	bf08      	it	eq
 8000ad8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000adc:	4770      	bx	lr
 8000ade:	f04f 0000 	mov.w	r0, #0
 8000ae2:	4770      	bx	lr

08000ae4 <malloc>:
 8000ae4:	4b02      	ldr	r3, [pc, #8]	@ (8000af0 <malloc+0xc>)
 8000ae6:	4601      	mov	r1, r0
 8000ae8:	6818      	ldr	r0, [r3, #0]
 8000aea:	f000 b82f 	b.w	8000b4c <_malloc_r>
 8000aee:	bf00      	nop
 8000af0:	2000001c 	.word	0x2000001c

08000af4 <free>:
 8000af4:	4b02      	ldr	r3, [pc, #8]	@ (8000b00 <free+0xc>)
 8000af6:	4601      	mov	r1, r0
 8000af8:	6818      	ldr	r0, [r3, #0]
 8000afa:	f000 bc23 	b.w	8001344 <_free_r>
 8000afe:	bf00      	nop
 8000b00:	2000001c 	.word	0x2000001c

08000b04 <sbrk_aligned>:
 8000b04:	b570      	push	{r4, r5, r6, lr}
 8000b06:	4e10      	ldr	r6, [pc, #64]	@ (8000b48 <sbrk_aligned+0x44>)
 8000b08:	6833      	ldr	r3, [r6, #0]
 8000b0a:	4605      	mov	r5, r0
 8000b0c:	460c      	mov	r4, r1
 8000b0e:	b1b3      	cbz	r3, 8000b3e <sbrk_aligned+0x3a>
 8000b10:	4621      	mov	r1, r4
 8000b12:	4628      	mov	r0, r5
 8000b14:	f000 fb86 	bl	8001224 <_sbrk_r>
 8000b18:	1c43      	adds	r3, r0, #1
 8000b1a:	d00c      	beq.n	8000b36 <sbrk_aligned+0x32>
 8000b1c:	1cc4      	adds	r4, r0, #3
 8000b1e:	f024 0403 	bic.w	r4, r4, #3
 8000b22:	42a0      	cmp	r0, r4
 8000b24:	d005      	beq.n	8000b32 <sbrk_aligned+0x2e>
 8000b26:	1a21      	subs	r1, r4, r0
 8000b28:	4628      	mov	r0, r5
 8000b2a:	f000 fb7b 	bl	8001224 <_sbrk_r>
 8000b2e:	3001      	adds	r0, #1
 8000b30:	d001      	beq.n	8000b36 <sbrk_aligned+0x32>
 8000b32:	4620      	mov	r0, r4
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
 8000b36:	f04f 34ff 	mov.w	r4, #4294967295
 8000b3a:	4620      	mov	r0, r4
 8000b3c:	bd70      	pop	{r4, r5, r6, pc}
 8000b3e:	4619      	mov	r1, r3
 8000b40:	f000 fb70 	bl	8001224 <_sbrk_r>
 8000b44:	6030      	str	r0, [r6, #0]
 8000b46:	e7e3      	b.n	8000b10 <sbrk_aligned+0xc>
 8000b48:	200001b0 	.word	0x200001b0

08000b4c <_malloc_r>:
 8000b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b50:	1ccd      	adds	r5, r1, #3
 8000b52:	f025 0503 	bic.w	r5, r5, #3
 8000b56:	3508      	adds	r5, #8
 8000b58:	2d0c      	cmp	r5, #12
 8000b5a:	bf38      	it	cc
 8000b5c:	250c      	movcc	r5, #12
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	b082      	sub	sp, #8
 8000b62:	4606      	mov	r6, r0
 8000b64:	db16      	blt.n	8000b94 <_malloc_r+0x48>
 8000b66:	42a9      	cmp	r1, r5
 8000b68:	d814      	bhi.n	8000b94 <_malloc_r+0x48>
 8000b6a:	4f35      	ldr	r7, [pc, #212]	@ (8000c40 <_malloc_r+0xf4>)
 8000b6c:	f000 f86a 	bl	8000c44 <__malloc_lock>
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	b1aa      	cbz	r2, 8000ba0 <_malloc_r+0x54>
 8000b74:	4614      	mov	r4, r2
 8000b76:	e003      	b.n	8000b80 <_malloc_r+0x34>
 8000b78:	6863      	ldr	r3, [r4, #4]
 8000b7a:	4622      	mov	r2, r4
 8000b7c:	b183      	cbz	r3, 8000ba0 <_malloc_r+0x54>
 8000b7e:	461c      	mov	r4, r3
 8000b80:	6823      	ldr	r3, [r4, #0]
 8000b82:	1b5b      	subs	r3, r3, r5
 8000b84:	d4f8      	bmi.n	8000b78 <_malloc_r+0x2c>
 8000b86:	2b0b      	cmp	r3, #11
 8000b88:	d821      	bhi.n	8000bce <_malloc_r+0x82>
 8000b8a:	42a2      	cmp	r2, r4
 8000b8c:	6863      	ldr	r3, [r4, #4]
 8000b8e:	d055      	beq.n	8000c3c <_malloc_r+0xf0>
 8000b90:	6053      	str	r3, [r2, #4]
 8000b92:	e00d      	b.n	8000bb0 <_malloc_r+0x64>
 8000b94:	230c      	movs	r3, #12
 8000b96:	6033      	str	r3, [r6, #0]
 8000b98:	2000      	movs	r0, #0
 8000b9a:	b002      	add	sp, #8
 8000b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ba0:	4629      	mov	r1, r5
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	f7ff ffae 	bl	8000b04 <sbrk_aligned>
 8000ba8:	1c43      	adds	r3, r0, #1
 8000baa:	4604      	mov	r4, r0
 8000bac:	d019      	beq.n	8000be2 <_malloc_r+0x96>
 8000bae:	6005      	str	r5, [r0, #0]
 8000bb0:	4630      	mov	r0, r6
 8000bb2:	f000 f84d 	bl	8000c50 <__malloc_unlock>
 8000bb6:	f104 000b 	add.w	r0, r4, #11
 8000bba:	1d23      	adds	r3, r4, #4
 8000bbc:	f020 0007 	bic.w	r0, r0, #7
 8000bc0:	1ac2      	subs	r2, r0, r3
 8000bc2:	bf1c      	itt	ne
 8000bc4:	1a1b      	subne	r3, r3, r0
 8000bc6:	50a3      	strne	r3, [r4, r2]
 8000bc8:	b002      	add	sp, #8
 8000bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000bce:	1961      	adds	r1, r4, r5
 8000bd0:	42a2      	cmp	r2, r4
 8000bd2:	6025      	str	r5, [r4, #0]
 8000bd4:	bf14      	ite	ne
 8000bd6:	6051      	strne	r1, [r2, #4]
 8000bd8:	6079      	streq	r1, [r7, #4]
 8000bda:	5163      	str	r3, [r4, r5]
 8000bdc:	6863      	ldr	r3, [r4, #4]
 8000bde:	604b      	str	r3, [r1, #4]
 8000be0:	e7e6      	b.n	8000bb0 <_malloc_r+0x64>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	b323      	cbz	r3, 8000c30 <_malloc_r+0xe4>
 8000be6:	461c      	mov	r4, r3
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1fb      	bne.n	8000be6 <_malloc_r+0x9a>
 8000bee:	6822      	ldr	r2, [r4, #0]
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4630      	mov	r0, r6
 8000bf6:	eb04 0802 	add.w	r8, r4, r2
 8000bfa:	f000 fb13 	bl	8001224 <_sbrk_r>
 8000bfe:	4580      	cmp	r8, r0
 8000c00:	d116      	bne.n	8000c30 <_malloc_r+0xe4>
 8000c02:	6822      	ldr	r2, [r4, #0]
 8000c04:	1aad      	subs	r5, r5, r2
 8000c06:	4629      	mov	r1, r5
 8000c08:	4630      	mov	r0, r6
 8000c0a:	f7ff ff7b 	bl	8000b04 <sbrk_aligned>
 8000c0e:	3001      	adds	r0, #1
 8000c10:	d00e      	beq.n	8000c30 <_malloc_r+0xe4>
 8000c12:	6822      	ldr	r2, [r4, #0]
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	9b01      	ldr	r3, [sp, #4]
 8000c18:	442a      	add	r2, r5
 8000c1a:	6022      	str	r2, [r4, #0]
 8000c1c:	6842      	ldr	r2, [r0, #4]
 8000c1e:	b912      	cbnz	r2, 8000c26 <_malloc_r+0xda>
 8000c20:	e00c      	b.n	8000c3c <_malloc_r+0xf0>
 8000c22:	4610      	mov	r0, r2
 8000c24:	6852      	ldr	r2, [r2, #4]
 8000c26:	42a2      	cmp	r2, r4
 8000c28:	d1fb      	bne.n	8000c22 <_malloc_r+0xd6>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	6043      	str	r3, [r0, #4]
 8000c2e:	e7bf      	b.n	8000bb0 <_malloc_r+0x64>
 8000c30:	230c      	movs	r3, #12
 8000c32:	6033      	str	r3, [r6, #0]
 8000c34:	4630      	mov	r0, r6
 8000c36:	f000 f80b 	bl	8000c50 <__malloc_unlock>
 8000c3a:	e7ad      	b.n	8000b98 <_malloc_r+0x4c>
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	e7b7      	b.n	8000bb0 <_malloc_r+0x64>
 8000c40:	200001b0 	.word	0x200001b0

08000c44 <__malloc_lock>:
 8000c44:	4801      	ldr	r0, [pc, #4]	@ (8000c4c <__malloc_lock+0x8>)
 8000c46:	f000 bb4d 	b.w	80012e4 <__retarget_lock_acquire_recursive>
 8000c4a:	bf00      	nop
 8000c4c:	20000308 	.word	0x20000308

08000c50 <__malloc_unlock>:
 8000c50:	4801      	ldr	r0, [pc, #4]	@ (8000c58 <__malloc_unlock+0x8>)
 8000c52:	f000 bb4f 	b.w	80012f4 <__retarget_lock_release_recursive>
 8000c56:	bf00      	nop
 8000c58:	20000308 	.word	0x20000308

08000c5c <srand>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <srand+0x4c>)
 8000c60:	681d      	ldr	r5, [r3, #0]
 8000c62:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8000c64:	4604      	mov	r4, r0
 8000c66:	b11a      	cbz	r2, 8000c70 <srand+0x14>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	e9c2 4304 	strd	r4, r3, [r2, #16]
 8000c6e:	bd38      	pop	{r3, r4, r5, pc}
 8000c70:	2018      	movs	r0, #24
 8000c72:	f7ff ff37 	bl	8000ae4 <malloc>
 8000c76:	4602      	mov	r2, r0
 8000c78:	6328      	str	r0, [r5, #48]	@ 0x30
 8000c7a:	b178      	cbz	r0, 8000c9c <srand+0x40>
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	2100      	movs	r1, #0
 8000c80:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <srand+0x50>)
 8000c86:	480a      	ldr	r0, [pc, #40]	@ (8000cb0 <srand+0x54>)
 8000c88:	490a      	ldr	r1, [pc, #40]	@ (8000cb4 <srand+0x58>)
 8000c8a:	6091      	str	r1, [r2, #8]
 8000c8c:	e9c2 0300 	strd	r0, r3, [r2]
 8000c90:	230b      	movs	r3, #11
 8000c92:	8193      	strh	r3, [r2, #12]
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c2 4304 	strd	r4, r3, [r2, #16]
 8000c9a:	bd38      	pop	{r3, r4, r5, pc}
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <srand+0x5c>)
 8000c9e:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <srand+0x60>)
 8000ca0:	2146      	movs	r1, #70	@ 0x46
 8000ca2:	f000 fb29 	bl	80012f8 <__assert_func>
 8000ca6:	bf00      	nop
 8000ca8:	2000001c 	.word	0x2000001c
 8000cac:	e66d1234 	.word	0xe66d1234
 8000cb0:	abcd330e 	.word	0xabcd330e
 8000cb4:	0005deec 	.word	0x0005deec
 8000cb8:	08005704 	.word	0x08005704
 8000cbc:	0800571c 	.word	0x0800571c

08000cc0 <rand>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <rand+0x68>)
 8000cc4:	681c      	ldr	r4, [r3, #0]
 8000cc6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000cc8:	b18a      	cbz	r2, 8000cee <rand+0x2e>
 8000cca:	6913      	ldr	r3, [r2, #16]
 8000ccc:	4917      	ldr	r1, [pc, #92]	@ (8000d2c <rand+0x6c>)
 8000cce:	6954      	ldr	r4, [r2, #20]
 8000cd0:	4817      	ldr	r0, [pc, #92]	@ (8000d30 <rand+0x70>)
 8000cd2:	fb03 f101 	mul.w	r1, r3, r1
 8000cd6:	fb00 1104 	mla	r1, r0, r4, r1
 8000cda:	fba3 3000 	umull	r3, r0, r3, r0
 8000cde:	3301      	adds	r3, #1
 8000ce0:	eb41 0100 	adc.w	r1, r1, r0
 8000ce4:	e9c2 3104 	strd	r3, r1, [r2, #16]
 8000ce8:	f021 4000 	bic.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
 8000cee:	2018      	movs	r0, #24
 8000cf0:	f7ff fef8 	bl	8000ae4 <malloc>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	6320      	str	r0, [r4, #48]	@ 0x30
 8000cf8:	b188      	cbz	r0, 8000d1e <rand+0x5e>
 8000cfa:	2401      	movs	r4, #1
 8000cfc:	2500      	movs	r5, #0
 8000cfe:	e9c2 4504 	strd	r4, r5, [r2, #16]
 8000d02:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <rand+0x74>)
 8000d04:	4c0c      	ldr	r4, [pc, #48]	@ (8000d38 <rand+0x78>)
 8000d06:	4809      	ldr	r0, [pc, #36]	@ (8000d2c <rand+0x6c>)
 8000d08:	490c      	ldr	r1, [pc, #48]	@ (8000d3c <rand+0x7c>)
 8000d0a:	6091      	str	r1, [r2, #8]
 8000d0c:	e9c2 4300 	strd	r4, r3, [r2]
 8000d10:	230b      	movs	r3, #11
 8000d12:	8193      	strh	r3, [r2, #12]
 8000d14:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <rand+0x80>)
 8000d16:	4601      	mov	r1, r0
 8000d18:	e9c2 3104 	strd	r3, r1, [r2, #16]
 8000d1c:	bd38      	pop	{r3, r4, r5, pc}
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <rand+0x84>)
 8000d20:	4809      	ldr	r0, [pc, #36]	@ (8000d48 <rand+0x88>)
 8000d22:	2152      	movs	r1, #82	@ 0x52
 8000d24:	f000 fae8 	bl	80012f8 <__assert_func>
 8000d28:	2000001c 	.word	0x2000001c
 8000d2c:	5851f42d 	.word	0x5851f42d
 8000d30:	4c957f2d 	.word	0x4c957f2d
 8000d34:	e66d1234 	.word	0xe66d1234
 8000d38:	abcd330e 	.word	0xabcd330e
 8000d3c:	0005deec 	.word	0x0005deec
 8000d40:	4c957f2e 	.word	0x4c957f2e
 8000d44:	08005704 	.word	0x08005704
 8000d48:	0800571c 	.word	0x0800571c

08000d4c <stdio_exit_handler>:
 8000d4c:	4a02      	ldr	r2, [pc, #8]	@ (8000d58 <stdio_exit_handler+0xc>)
 8000d4e:	4903      	ldr	r1, [pc, #12]	@ (8000d5c <stdio_exit_handler+0x10>)
 8000d50:	4803      	ldr	r0, [pc, #12]	@ (8000d60 <stdio_exit_handler+0x14>)
 8000d52:	f000 b969 	b.w	8001028 <_fwalk_sglue>
 8000d56:	bf00      	nop
 8000d58:	20000010 	.word	0x20000010
 8000d5c:	08001511 	.word	0x08001511
 8000d60:	20000020 	.word	0x20000020

08000d64 <cleanup_stdio>:
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <cleanup_stdio+0x34>)
 8000d66:	6841      	ldr	r1, [r0, #4]
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	b510      	push	{r4, lr}
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	d001      	beq.n	8000d74 <cleanup_stdio+0x10>
 8000d70:	f000 fbce 	bl	8001510 <_fflush_r>
 8000d74:	68a1      	ldr	r1, [r4, #8]
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <cleanup_stdio+0x38>)
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d002      	beq.n	8000d82 <cleanup_stdio+0x1e>
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	f000 fbc7 	bl	8001510 <_fflush_r>
 8000d82:	68e1      	ldr	r1, [r4, #12]
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <cleanup_stdio+0x3c>)
 8000d86:	4299      	cmp	r1, r3
 8000d88:	d004      	beq.n	8000d94 <cleanup_stdio+0x30>
 8000d8a:	4620      	mov	r0, r4
 8000d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000d90:	f000 bbbe 	b.w	8001510 <_fflush_r>
 8000d94:	bd10      	pop	{r4, pc}
 8000d96:	bf00      	nop
 8000d98:	200001b8 	.word	0x200001b8
 8000d9c:	20000220 	.word	0x20000220
 8000da0:	20000288 	.word	0x20000288

08000da4 <__fp_lock>:
 8000da4:	b508      	push	{r3, lr}
 8000da6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8000da8:	07da      	lsls	r2, r3, #31
 8000daa:	d402      	bmi.n	8000db2 <__fp_lock+0xe>
 8000dac:	898b      	ldrh	r3, [r1, #12]
 8000dae:	059b      	lsls	r3, r3, #22
 8000db0:	d501      	bpl.n	8000db6 <__fp_lock+0x12>
 8000db2:	2000      	movs	r0, #0
 8000db4:	bd08      	pop	{r3, pc}
 8000db6:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 8000db8:	f000 fa94 	bl	80012e4 <__retarget_lock_acquire_recursive>
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	bd08      	pop	{r3, pc}

08000dc0 <__fp_unlock>:
 8000dc0:	b508      	push	{r3, lr}
 8000dc2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8000dc4:	07da      	lsls	r2, r3, #31
 8000dc6:	d402      	bmi.n	8000dce <__fp_unlock+0xe>
 8000dc8:	898b      	ldrh	r3, [r1, #12]
 8000dca:	059b      	lsls	r3, r3, #22
 8000dcc:	d501      	bpl.n	8000dd2 <__fp_unlock+0x12>
 8000dce:	2000      	movs	r0, #0
 8000dd0:	bd08      	pop	{r3, pc}
 8000dd2:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 8000dd4:	f000 fa8e 	bl	80012f4 <__retarget_lock_release_recursive>
 8000dd8:	2000      	movs	r0, #0
 8000dda:	bd08      	pop	{r3, pc}

08000ddc <global_stdio_init.part.0>:
 8000ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000de0:	4c31      	ldr	r4, [pc, #196]	@ (8000ea8 <global_stdio_init.part.0+0xcc>)
 8000de2:	4b32      	ldr	r3, [pc, #200]	@ (8000eac <global_stdio_init.part.0+0xd0>)
 8000de4:	f8df 90c8 	ldr.w	r9, [pc, #200]	@ 8000eb0 <global_stdio_init.part.0+0xd4>
 8000de8:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8000eb4 <global_stdio_init.part.0+0xd8>
 8000dec:	4f32      	ldr	r7, [pc, #200]	@ (8000eb8 <global_stdio_init.part.0+0xdc>)
 8000dee:	f8c4 3138 	str.w	r3, [r4, #312]	@ 0x138
 8000df2:	2500      	movs	r5, #0
 8000df4:	4629      	mov	r1, r5
 8000df6:	2304      	movs	r3, #4
 8000df8:	2208      	movs	r2, #8
 8000dfa:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8000dfe:	4e2f      	ldr	r6, [pc, #188]	@ (8000ebc <global_stdio_init.part.0+0xe0>)
 8000e00:	60e3      	str	r3, [r4, #12]
 8000e02:	e9c4 5500 	strd	r5, r5, [r4]
 8000e06:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8000e0a:	60a5      	str	r5, [r4, #8]
 8000e0c:	6665      	str	r5, [r4, #100]	@ 0x64
 8000e0e:	61a5      	str	r5, [r4, #24]
 8000e10:	f000 f978 	bl	8001104 <memset>
 8000e14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000e18:	e9c4 4908 	strd	r4, r9, [r4, #32]
 8000e1c:	e9c4 870a 	strd	r8, r7, [r4, #40]	@ 0x28
 8000e20:	6326      	str	r6, [r4, #48]	@ 0x30
 8000e22:	f000 fa57 	bl	80012d4 <__retarget_lock_init_recursive>
 8000e26:	4629      	mov	r1, r5
 8000e28:	4b25      	ldr	r3, [pc, #148]	@ (8000ec0 <global_stdio_init.part.0+0xe4>)
 8000e2a:	6763      	str	r3, [r4, #116]	@ 0x74
 8000e2c:	2208      	movs	r2, #8
 8000e2e:	f104 00c4 	add.w	r0, r4, #196	@ 0xc4
 8000e32:	e9c4 551a 	strd	r5, r5, [r4, #104]	@ 0x68
 8000e36:	e9c4 551e 	strd	r5, r5, [r4, #120]	@ 0x78
 8000e3a:	6725      	str	r5, [r4, #112]	@ 0x70
 8000e3c:	f8c4 50cc 	str.w	r5, [r4, #204]	@ 0xcc
 8000e40:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
 8000e44:	f000 f95e 	bl	8001104 <memset>
 8000e48:	f104 0368 	add.w	r3, r4, #104	@ 0x68
 8000e4c:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8000e50:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
 8000e54:	e9c4 9823 	strd	r9, r8, [r4, #140]	@ 0x8c
 8000e58:	e9c4 7625 	strd	r7, r6, [r4, #148]	@ 0x94
 8000e5c:	f000 fa3a 	bl	80012d4 <__retarget_lock_init_recursive>
 8000e60:	4b18      	ldr	r3, [pc, #96]	@ (8000ec4 <global_stdio_init.part.0+0xe8>)
 8000e62:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 8000e66:	4629      	mov	r1, r5
 8000e68:	f504 7096 	add.w	r0, r4, #300	@ 0x12c
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	e9c4 5534 	strd	r5, r5, [r4, #208]	@ 0xd0
 8000e72:	e9c4 5538 	strd	r5, r5, [r4, #224]	@ 0xe0
 8000e76:	f8c4 50d8 	str.w	r5, [r4, #216]	@ 0xd8
 8000e7a:	f8c4 5134 	str.w	r5, [r4, #308]	@ 0x134
 8000e7e:	f8c4 50e8 	str.w	r5, [r4, #232]	@ 0xe8
 8000e82:	f000 f93f 	bl	8001104 <memset>
 8000e86:	f104 03d0 	add.w	r3, r4, #208	@ 0xd0
 8000e8a:	e9c4 873e 	strd	r8, r7, [r4, #248]	@ 0xf8
 8000e8e:	f8c4 90f4 	str.w	r9, [r4, #244]	@ 0xf4
 8000e92:	f504 7094 	add.w	r0, r4, #296	@ 0x128
 8000e96:	f8c4 6100 	str.w	r6, [r4, #256]	@ 0x100
 8000e9a:	f8c4 30f0 	str.w	r3, [r4, #240]	@ 0xf0
 8000e9e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000ea2:	f000 ba17 	b.w	80012d4 <__retarget_lock_init_recursive>
 8000ea6:	bf00      	nop
 8000ea8:	200001b8 	.word	0x200001b8
 8000eac:	08000d4d 	.word	0x08000d4d
 8000eb0:	08001071 	.word	0x08001071
 8000eb4:	08001099 	.word	0x08001099
 8000eb8:	080010d9 	.word	0x080010d9
 8000ebc:	080010fd 	.word	0x080010fd
 8000ec0:	00010009 	.word	0x00010009
 8000ec4:	00020012 	.word	0x00020012

08000ec8 <__sfp>:
 8000ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eca:	4606      	mov	r6, r0
 8000ecc:	482a      	ldr	r0, [pc, #168]	@ (8000f78 <__sfp+0xb0>)
 8000ece:	f000 fa09 	bl	80012e4 <__retarget_lock_acquire_recursive>
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <__sfp+0xb4>)
 8000ed4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d043      	beq.n	8000f64 <__sfp+0x9c>
 8000edc:	4f28      	ldr	r7, [pc, #160]	@ (8000f80 <__sfp+0xb8>)
 8000ede:	e9d7 3401 	ldrd	r3, r4, [r7, #4]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	d504      	bpl.n	8000ef0 <__sfp+0x28>
 8000ee6:	e024      	b.n	8000f32 <__sfp+0x6a>
 8000ee8:	1c5a      	adds	r2, r3, #1
 8000eea:	f104 0468 	add.w	r4, r4, #104	@ 0x68
 8000eee:	d020      	beq.n	8000f32 <__sfp+0x6a>
 8000ef0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	d1f6      	bne.n	8000ee8 <__sfp+0x20>
 8000efa:	4b22      	ldr	r3, [pc, #136]	@ (8000f84 <__sfp+0xbc>)
 8000efc:	60e3      	str	r3, [r4, #12]
 8000efe:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000f02:	6665      	str	r5, [r4, #100]	@ 0x64
 8000f04:	f000 f9e6 	bl	80012d4 <__retarget_lock_init_recursive>
 8000f08:	481b      	ldr	r0, [pc, #108]	@ (8000f78 <__sfp+0xb0>)
 8000f0a:	f000 f9f3 	bl	80012f4 <__retarget_lock_release_recursive>
 8000f0e:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8000f12:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8000f16:	6025      	str	r5, [r4, #0]
 8000f18:	61a5      	str	r5, [r4, #24]
 8000f1a:	2208      	movs	r2, #8
 8000f1c:	4629      	mov	r1, r5
 8000f1e:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8000f22:	f000 f8ef 	bl	8001104 <memset>
 8000f26:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8000f2a:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 8000f2e:	4620      	mov	r0, r4
 8000f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f32:	683d      	ldr	r5, [r7, #0]
 8000f34:	b10d      	cbz	r5, 8000f3a <__sfp+0x72>
 8000f36:	462f      	mov	r7, r5
 8000f38:	e7d1      	b.n	8000ede <__sfp+0x16>
 8000f3a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8000f3e:	4630      	mov	r0, r6
 8000f40:	f7ff fe04 	bl	8000b4c <_malloc_r>
 8000f44:	4604      	mov	r4, r0
 8000f46:	b180      	cbz	r0, 8000f6a <__sfp+0xa2>
 8000f48:	2304      	movs	r3, #4
 8000f4a:	6005      	str	r5, [r0, #0]
 8000f4c:	6043      	str	r3, [r0, #4]
 8000f4e:	300c      	adds	r0, #12
 8000f50:	4629      	mov	r1, r5
 8000f52:	60a0      	str	r0, [r4, #8]
 8000f54:	4625      	mov	r5, r4
 8000f56:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000f5a:	f000 f8d3 	bl	8001104 <memset>
 8000f5e:	603c      	str	r4, [r7, #0]
 8000f60:	462f      	mov	r7, r5
 8000f62:	e7bc      	b.n	8000ede <__sfp+0x16>
 8000f64:	f7ff ff3a 	bl	8000ddc <global_stdio_init.part.0>
 8000f68:	e7b8      	b.n	8000edc <__sfp+0x14>
 8000f6a:	4803      	ldr	r0, [pc, #12]	@ (8000f78 <__sfp+0xb0>)
 8000f6c:	603c      	str	r4, [r7, #0]
 8000f6e:	f000 f9c1 	bl	80012f4 <__retarget_lock_release_recursive>
 8000f72:	230c      	movs	r3, #12
 8000f74:	6033      	str	r3, [r6, #0]
 8000f76:	e7da      	b.n	8000f2e <__sfp+0x66>
 8000f78:	20000314 	.word	0x20000314
 8000f7c:	200001b8 	.word	0x200001b8
 8000f80:	20000010 	.word	0x20000010
 8000f84:	ffff0001 	.word	0xffff0001

08000f88 <__sinit>:
 8000f88:	b510      	push	{r4, lr}
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <__sinit+0x34>)
 8000f8e:	f000 f9a9 	bl	80012e4 <__retarget_lock_acquire_recursive>
 8000f92:	6a23      	ldr	r3, [r4, #32]
 8000f94:	b92b      	cbnz	r3, 8000fa2 <__sinit+0x1a>
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <__sinit+0x38>)
 8000f98:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <__sinit+0x3c>)
 8000f9a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000f9e:	6222      	str	r2, [r4, #32]
 8000fa0:	b123      	cbz	r3, 8000fac <__sinit+0x24>
 8000fa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <__sinit+0x34>)
 8000fa8:	f000 b9a4 	b.w	80012f4 <__retarget_lock_release_recursive>
 8000fac:	f7ff ff16 	bl	8000ddc <global_stdio_init.part.0>
 8000fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000fb4:	4801      	ldr	r0, [pc, #4]	@ (8000fbc <__sinit+0x34>)
 8000fb6:	f000 b99d 	b.w	80012f4 <__retarget_lock_release_recursive>
 8000fba:	bf00      	nop
 8000fbc:	20000314 	.word	0x20000314
 8000fc0:	200001b8 	.word	0x200001b8
 8000fc4:	08000d65 	.word	0x08000d65

08000fc8 <__sfp_lock_acquire>:
 8000fc8:	4801      	ldr	r0, [pc, #4]	@ (8000fd0 <__sfp_lock_acquire+0x8>)
 8000fca:	f000 b98b 	b.w	80012e4 <__retarget_lock_acquire_recursive>
 8000fce:	bf00      	nop
 8000fd0:	20000314 	.word	0x20000314

08000fd4 <__sfp_lock_release>:
 8000fd4:	4801      	ldr	r0, [pc, #4]	@ (8000fdc <__sfp_lock_release+0x8>)
 8000fd6:	f000 b98d 	b.w	80012f4 <__retarget_lock_release_recursive>
 8000fda:	bf00      	nop
 8000fdc:	20000314 	.word	0x20000314

08000fe0 <__fp_lock_all>:
 8000fe0:	b508      	push	{r3, lr}
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <__fp_lock_all+0x18>)
 8000fe4:	f000 f97e 	bl	80012e4 <__retarget_lock_acquire_recursive>
 8000fe8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000fec:	4a03      	ldr	r2, [pc, #12]	@ (8000ffc <__fp_lock_all+0x1c>)
 8000fee:	4904      	ldr	r1, [pc, #16]	@ (8001000 <__fp_lock_all+0x20>)
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f000 b819 	b.w	8001028 <_fwalk_sglue>
 8000ff6:	bf00      	nop
 8000ff8:	20000314 	.word	0x20000314
 8000ffc:	20000010 	.word	0x20000010
 8001000:	08000da5 	.word	0x08000da5

08001004 <__fp_unlock_all>:
 8001004:	b508      	push	{r3, lr}
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <__fp_unlock_all+0x18>)
 8001008:	4905      	ldr	r1, [pc, #20]	@ (8001020 <__fp_unlock_all+0x1c>)
 800100a:	2000      	movs	r0, #0
 800100c:	f000 f80c 	bl	8001028 <_fwalk_sglue>
 8001010:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001014:	4803      	ldr	r0, [pc, #12]	@ (8001024 <__fp_unlock_all+0x20>)
 8001016:	f000 b96d 	b.w	80012f4 <__retarget_lock_release_recursive>
 800101a:	bf00      	nop
 800101c:	20000010 	.word	0x20000010
 8001020:	08000dc1 	.word	0x08000dc1
 8001024:	20000314 	.word	0x20000314

08001028 <_fwalk_sglue>:
 8001028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800102c:	4680      	mov	r8, r0
 800102e:	460f      	mov	r7, r1
 8001030:	4616      	mov	r6, r2
 8001032:	f04f 0900 	mov.w	r9, #0
 8001036:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800103a:	3d01      	subs	r5, #1
 800103c:	d411      	bmi.n	8001062 <_fwalk_sglue+0x3a>
 800103e:	89a3      	ldrh	r3, [r4, #12]
 8001040:	2b01      	cmp	r3, #1
 8001042:	f105 35ff 	add.w	r5, r5, #4294967295
 8001046:	d908      	bls.n	800105a <_fwalk_sglue+0x32>
 8001048:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800104c:	3301      	adds	r3, #1
 800104e:	4621      	mov	r1, r4
 8001050:	d003      	beq.n	800105a <_fwalk_sglue+0x32>
 8001052:	4640      	mov	r0, r8
 8001054:	47b8      	blx	r7
 8001056:	ea49 0900 	orr.w	r9, r9, r0
 800105a:	1c6b      	adds	r3, r5, #1
 800105c:	f104 0468 	add.w	r4, r4, #104	@ 0x68
 8001060:	d1ed      	bne.n	800103e <_fwalk_sglue+0x16>
 8001062:	6836      	ldr	r6, [r6, #0]
 8001064:	2e00      	cmp	r6, #0
 8001066:	d1e6      	bne.n	8001036 <_fwalk_sglue+0xe>
 8001068:	4648      	mov	r0, r9
 800106a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800106e:	bf00      	nop

08001070 <__sread>:
 8001070:	b510      	push	{r4, lr}
 8001072:	460c      	mov	r4, r1
 8001074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001078:	f000 f8be 	bl	80011f8 <_read_r>
 800107c:	2800      	cmp	r0, #0
 800107e:	db03      	blt.n	8001088 <__sread+0x18>
 8001080:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001082:	4403      	add	r3, r0
 8001084:	6563      	str	r3, [r4, #84]	@ 0x54
 8001086:	bd10      	pop	{r4, pc}
 8001088:	89a3      	ldrh	r3, [r4, #12]
 800108a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800108e:	81a3      	strh	r3, [r4, #12]
 8001090:	bd10      	pop	{r4, pc}
 8001092:	bf00      	nop

08001094 <__seofread>:
 8001094:	2000      	movs	r0, #0
 8001096:	4770      	bx	lr

08001098 <__swrite>:
 8001098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800109c:	460c      	mov	r4, r1
 800109e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 80010a2:	461f      	mov	r7, r3
 80010a4:	05cb      	lsls	r3, r1, #23
 80010a6:	4605      	mov	r5, r0
 80010a8:	4616      	mov	r6, r2
 80010aa:	d40b      	bmi.n	80010c4 <__swrite+0x2c>
 80010ac:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80010b0:	81a1      	strh	r1, [r4, #12]
 80010b2:	463b      	mov	r3, r7
 80010b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80010b8:	4632      	mov	r2, r6
 80010ba:	4628      	mov	r0, r5
 80010bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80010c0:	f000 b8c2 	b.w	8001248 <_write_r>
 80010c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80010c8:	2302      	movs	r3, #2
 80010ca:	2200      	movs	r2, #0
 80010cc:	f000 f87e 	bl	80011cc <_lseek_r>
 80010d0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 80010d4:	e7ea      	b.n	80010ac <__swrite+0x14>
 80010d6:	bf00      	nop

080010d8 <__sseek>:
 80010d8:	b510      	push	{r4, lr}
 80010da:	460c      	mov	r4, r1
 80010dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80010e0:	f000 f874 	bl	80011cc <_lseek_r>
 80010e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80010e8:	1c42      	adds	r2, r0, #1
 80010ea:	bf0e      	itee	eq
 80010ec:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80010f0:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80010f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80010f6:	81a3      	strh	r3, [r4, #12]
 80010f8:	bd10      	pop	{r4, pc}
 80010fa:	bf00      	nop

080010fc <__sclose>:
 80010fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001100:	f000 b852 	b.w	80011a8 <_close_r>

08001104 <memset>:
 8001104:	0783      	lsls	r3, r0, #30
 8001106:	b530      	push	{r4, r5, lr}
 8001108:	d047      	beq.n	800119a <memset+0x96>
 800110a:	1e54      	subs	r4, r2, #1
 800110c:	2a00      	cmp	r2, #0
 800110e:	d03e      	beq.n	800118e <memset+0x8a>
 8001110:	b2ca      	uxtb	r2, r1
 8001112:	4603      	mov	r3, r0
 8001114:	e001      	b.n	800111a <memset+0x16>
 8001116:	3c01      	subs	r4, #1
 8001118:	d339      	bcc.n	800118e <memset+0x8a>
 800111a:	f803 2b01 	strb.w	r2, [r3], #1
 800111e:	079d      	lsls	r5, r3, #30
 8001120:	d1f9      	bne.n	8001116 <memset+0x12>
 8001122:	2c03      	cmp	r4, #3
 8001124:	d92c      	bls.n	8001180 <memset+0x7c>
 8001126:	b2cd      	uxtb	r5, r1
 8001128:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 800112c:	2c0f      	cmp	r4, #15
 800112e:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 8001132:	d935      	bls.n	80011a0 <memset+0x9c>
 8001134:	f1a4 0210 	sub.w	r2, r4, #16
 8001138:	f022 0c0f 	bic.w	ip, r2, #15
 800113c:	f103 0e10 	add.w	lr, r3, #16
 8001140:	44e6      	add	lr, ip
 8001142:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8001146:	461a      	mov	r2, r3
 8001148:	6015      	str	r5, [r2, #0]
 800114a:	6055      	str	r5, [r2, #4]
 800114c:	6095      	str	r5, [r2, #8]
 800114e:	60d5      	str	r5, [r2, #12]
 8001150:	3210      	adds	r2, #16
 8001152:	4572      	cmp	r2, lr
 8001154:	d1f8      	bne.n	8001148 <memset+0x44>
 8001156:	f10c 0201 	add.w	r2, ip, #1
 800115a:	f014 0f0c 	tst.w	r4, #12
 800115e:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001162:	f004 0c0f 	and.w	ip, r4, #15
 8001166:	d013      	beq.n	8001190 <memset+0x8c>
 8001168:	f1ac 0304 	sub.w	r3, ip, #4
 800116c:	f023 0303 	bic.w	r3, r3, #3
 8001170:	3304      	adds	r3, #4
 8001172:	4413      	add	r3, r2
 8001174:	f842 5b04 	str.w	r5, [r2], #4
 8001178:	429a      	cmp	r2, r3
 800117a:	d1fb      	bne.n	8001174 <memset+0x70>
 800117c:	f00c 0403 	and.w	r4, ip, #3
 8001180:	b12c      	cbz	r4, 800118e <memset+0x8a>
 8001182:	b2c9      	uxtb	r1, r1
 8001184:	441c      	add	r4, r3
 8001186:	f803 1b01 	strb.w	r1, [r3], #1
 800118a:	429c      	cmp	r4, r3
 800118c:	d1fb      	bne.n	8001186 <memset+0x82>
 800118e:	bd30      	pop	{r4, r5, pc}
 8001190:	4664      	mov	r4, ip
 8001192:	4613      	mov	r3, r2
 8001194:	2c00      	cmp	r4, #0
 8001196:	d1f4      	bne.n	8001182 <memset+0x7e>
 8001198:	e7f9      	b.n	800118e <memset+0x8a>
 800119a:	4603      	mov	r3, r0
 800119c:	4614      	mov	r4, r2
 800119e:	e7c0      	b.n	8001122 <memset+0x1e>
 80011a0:	461a      	mov	r2, r3
 80011a2:	46a4      	mov	ip, r4
 80011a4:	e7e0      	b.n	8001168 <memset+0x64>
 80011a6:	bf00      	nop

080011a8 <_close_r>:
 80011a8:	b538      	push	{r3, r4, r5, lr}
 80011aa:	4d07      	ldr	r5, [pc, #28]	@ (80011c8 <_close_r+0x20>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	4604      	mov	r4, r0
 80011b0:	4608      	mov	r0, r1
 80011b2:	602a      	str	r2, [r5, #0]
 80011b4:	f001 fb5c 	bl	8002870 <_close>
 80011b8:	1c43      	adds	r3, r0, #1
 80011ba:	d000      	beq.n	80011be <_close_r+0x16>
 80011bc:	bd38      	pop	{r3, r4, r5, pc}
 80011be:	682b      	ldr	r3, [r5, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0fb      	beq.n	80011bc <_close_r+0x14>
 80011c4:	6023      	str	r3, [r4, #0]
 80011c6:	bd38      	pop	{r3, r4, r5, pc}
 80011c8:	200002f4 	.word	0x200002f4

080011cc <_lseek_r>:
 80011cc:	b538      	push	{r3, r4, r5, lr}
 80011ce:	460c      	mov	r4, r1
 80011d0:	4d08      	ldr	r5, [pc, #32]	@ (80011f4 <_lseek_r+0x28>)
 80011d2:	4684      	mov	ip, r0
 80011d4:	4611      	mov	r1, r2
 80011d6:	4620      	mov	r0, r4
 80011d8:	461a      	mov	r2, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	602b      	str	r3, [r5, #0]
 80011de:	4664      	mov	r4, ip
 80011e0:	f001 fb6e 	bl	80028c0 <_lseek>
 80011e4:	1c43      	adds	r3, r0, #1
 80011e6:	d000      	beq.n	80011ea <_lseek_r+0x1e>
 80011e8:	bd38      	pop	{r3, r4, r5, pc}
 80011ea:	682b      	ldr	r3, [r5, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d0fb      	beq.n	80011e8 <_lseek_r+0x1c>
 80011f0:	6023      	str	r3, [r4, #0]
 80011f2:	bd38      	pop	{r3, r4, r5, pc}
 80011f4:	200002f4 	.word	0x200002f4

080011f8 <_read_r>:
 80011f8:	b538      	push	{r3, r4, r5, lr}
 80011fa:	460c      	mov	r4, r1
 80011fc:	4d08      	ldr	r5, [pc, #32]	@ (8001220 <_read_r+0x28>)
 80011fe:	4684      	mov	ip, r0
 8001200:	4611      	mov	r1, r2
 8001202:	4620      	mov	r0, r4
 8001204:	461a      	mov	r2, r3
 8001206:	2300      	movs	r3, #0
 8001208:	602b      	str	r3, [r5, #0]
 800120a:	4664      	mov	r4, ip
 800120c:	f001 fb60 	bl	80028d0 <_read>
 8001210:	1c43      	adds	r3, r0, #1
 8001212:	d000      	beq.n	8001216 <_read_r+0x1e>
 8001214:	bd38      	pop	{r3, r4, r5, pc}
 8001216:	682b      	ldr	r3, [r5, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0fb      	beq.n	8001214 <_read_r+0x1c>
 800121c:	6023      	str	r3, [r4, #0]
 800121e:	bd38      	pop	{r3, r4, r5, pc}
 8001220:	200002f4 	.word	0x200002f4

08001224 <_sbrk_r>:
 8001224:	b538      	push	{r3, r4, r5, lr}
 8001226:	4d07      	ldr	r5, [pc, #28]	@ (8001244 <_sbrk_r+0x20>)
 8001228:	2200      	movs	r2, #0
 800122a:	4604      	mov	r4, r0
 800122c:	4608      	mov	r0, r1
 800122e:	602a      	str	r2, [r5, #0]
 8001230:	f004 f9fe 	bl	8005630 <_sbrk>
 8001234:	1c43      	adds	r3, r0, #1
 8001236:	d000      	beq.n	800123a <_sbrk_r+0x16>
 8001238:	bd38      	pop	{r3, r4, r5, pc}
 800123a:	682b      	ldr	r3, [r5, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0fb      	beq.n	8001238 <_sbrk_r+0x14>
 8001240:	6023      	str	r3, [r4, #0]
 8001242:	bd38      	pop	{r3, r4, r5, pc}
 8001244:	200002f4 	.word	0x200002f4

08001248 <_write_r>:
 8001248:	b538      	push	{r3, r4, r5, lr}
 800124a:	460c      	mov	r4, r1
 800124c:	4d08      	ldr	r5, [pc, #32]	@ (8001270 <_write_r+0x28>)
 800124e:	4684      	mov	ip, r0
 8001250:	4611      	mov	r1, r2
 8001252:	4620      	mov	r0, r4
 8001254:	461a      	mov	r2, r3
 8001256:	2300      	movs	r3, #0
 8001258:	602b      	str	r3, [r5, #0]
 800125a:	4664      	mov	r4, ip
 800125c:	f001 fb40 	bl	80028e0 <_write>
 8001260:	1c43      	adds	r3, r0, #1
 8001262:	d000      	beq.n	8001266 <_write_r+0x1e>
 8001264:	bd38      	pop	{r3, r4, r5, pc}
 8001266:	682b      	ldr	r3, [r5, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0fb      	beq.n	8001264 <_write_r+0x1c>
 800126c:	6023      	str	r3, [r4, #0]
 800126e:	bd38      	pop	{r3, r4, r5, pc}
 8001270:	200002f4 	.word	0x200002f4

08001274 <__errno>:
 8001274:	4b01      	ldr	r3, [pc, #4]	@ (800127c <__errno+0x8>)
 8001276:	6818      	ldr	r0, [r3, #0]
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	2000001c 	.word	0x2000001c

08001280 <__libc_init_array>:
 8001280:	b570      	push	{r4, r5, r6, lr}
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <__libc_init_array+0x40>)
 8001284:	4d0f      	ldr	r5, [pc, #60]	@ (80012c4 <__libc_init_array+0x44>)
 8001286:	42ab      	cmp	r3, r5
 8001288:	eba3 0605 	sub.w	r6, r3, r5
 800128c:	d007      	beq.n	800129e <__libc_init_array+0x1e>
 800128e:	10b6      	asrs	r6, r6, #2
 8001290:	2400      	movs	r4, #0
 8001292:	f855 3b04 	ldr.w	r3, [r5], #4
 8001296:	3401      	adds	r4, #1
 8001298:	4798      	blx	r3
 800129a:	42a6      	cmp	r6, r4
 800129c:	d8f9      	bhi.n	8001292 <__libc_init_array+0x12>
 800129e:	f004 fa19 	bl	80056d4 <_init>
 80012a2:	4d09      	ldr	r5, [pc, #36]	@ (80012c8 <__libc_init_array+0x48>)
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <__libc_init_array+0x4c>)
 80012a6:	1b5e      	subs	r6, r3, r5
 80012a8:	42ab      	cmp	r3, r5
 80012aa:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80012ae:	d006      	beq.n	80012be <__libc_init_array+0x3e>
 80012b0:	2400      	movs	r4, #0
 80012b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80012b6:	3401      	adds	r4, #1
 80012b8:	4798      	blx	r3
 80012ba:	42a6      	cmp	r6, r4
 80012bc:	d8f9      	bhi.n	80012b2 <__libc_init_array+0x32>
 80012be:	bd70      	pop	{r4, r5, r6, pc}
 80012c0:	080057dc 	.word	0x080057dc
 80012c4:	080057dc 	.word	0x080057dc
 80012c8:	080057dc 	.word	0x080057dc
 80012cc:	080057e0 	.word	0x080057e0

080012d0 <__retarget_lock_init>:
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop

080012d4 <__retarget_lock_init_recursive>:
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop

080012d8 <__retarget_lock_close>:
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <__retarget_lock_close_recursive>:
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <__retarget_lock_acquire>:
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop

080012e4 <__retarget_lock_acquire_recursive>:
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop

080012e8 <__retarget_lock_try_acquire>:
 80012e8:	2001      	movs	r0, #1
 80012ea:	4770      	bx	lr

080012ec <__retarget_lock_try_acquire_recursive>:
 80012ec:	2001      	movs	r0, #1
 80012ee:	4770      	bx	lr

080012f0 <__retarget_lock_release>:
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop

080012f4 <__retarget_lock_release_recursive>:
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop

080012f8 <__assert_func>:
 80012f8:	b500      	push	{lr}
 80012fa:	4c0b      	ldr	r4, [pc, #44]	@ (8001328 <__assert_func+0x30>)
 80012fc:	6825      	ldr	r5, [r4, #0]
 80012fe:	4614      	mov	r4, r2
 8001300:	68ee      	ldr	r6, [r5, #12]
 8001302:	461a      	mov	r2, r3
 8001304:	b085      	sub	sp, #20
 8001306:	4603      	mov	r3, r0
 8001308:	460d      	mov	r5, r1
 800130a:	b14c      	cbz	r4, 8001320 <__assert_func+0x28>
 800130c:	4907      	ldr	r1, [pc, #28]	@ (800132c <__assert_func+0x34>)
 800130e:	9500      	str	r5, [sp, #0]
 8001310:	e9cd 1401 	strd	r1, r4, [sp, #4]
 8001314:	4630      	mov	r0, r6
 8001316:	4906      	ldr	r1, [pc, #24]	@ (8001330 <__assert_func+0x38>)
 8001318:	f000 f948 	bl	80015ac <fiprintf>
 800131c:	f000 f95a 	bl	80015d4 <abort>
 8001320:	4904      	ldr	r1, [pc, #16]	@ (8001334 <__assert_func+0x3c>)
 8001322:	460c      	mov	r4, r1
 8001324:	e7f3      	b.n	800130e <__assert_func+0x16>
 8001326:	bf00      	nop
 8001328:	2000001c 	.word	0x2000001c
 800132c:	08005758 	.word	0x08005758
 8001330:	08005768 	.word	0x08005768
 8001334:	08005764 	.word	0x08005764

08001338 <__assert>:
 8001338:	b508      	push	{r3, lr}
 800133a:	4613      	mov	r3, r2
 800133c:	2200      	movs	r2, #0
 800133e:	f7ff ffdb 	bl	80012f8 <__assert_func>
 8001342:	bf00      	nop

08001344 <_free_r>:
 8001344:	2900      	cmp	r1, #0
 8001346:	d050      	beq.n	80013ea <_free_r+0xa6>
 8001348:	b538      	push	{r3, r4, r5, lr}
 800134a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800134e:	1f0c      	subs	r4, r1, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	bfb8      	it	lt
 8001354:	18e4      	addlt	r4, r4, r3
 8001356:	4605      	mov	r5, r0
 8001358:	f7ff fc74 	bl	8000c44 <__malloc_lock>
 800135c:	4a27      	ldr	r2, [pc, #156]	@ (80013fc <_free_r+0xb8>)
 800135e:	6813      	ldr	r3, [r2, #0]
 8001360:	b12b      	cbz	r3, 800136e <_free_r+0x2a>
 8001362:	42a3      	cmp	r3, r4
 8001364:	d90c      	bls.n	8001380 <_free_r+0x3c>
 8001366:	6821      	ldr	r1, [r4, #0]
 8001368:	1860      	adds	r0, r4, r1
 800136a:	4283      	cmp	r3, r0
 800136c:	d02c      	beq.n	80013c8 <_free_r+0x84>
 800136e:	6063      	str	r3, [r4, #4]
 8001370:	4628      	mov	r0, r5
 8001372:	6014      	str	r4, [r2, #0]
 8001374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001378:	f7ff bc6a 	b.w	8000c50 <__malloc_unlock>
 800137c:	42a3      	cmp	r3, r4
 800137e:	d80f      	bhi.n	80013a0 <_free_r+0x5c>
 8001380:	461a      	mov	r2, r3
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1f9      	bne.n	800137c <_free_r+0x38>
 8001388:	6811      	ldr	r1, [r2, #0]
 800138a:	1850      	adds	r0, r2, r1
 800138c:	4284      	cmp	r4, r0
 800138e:	d017      	beq.n	80013c0 <_free_r+0x7c>
 8001390:	d32c      	bcc.n	80013ec <_free_r+0xa8>
 8001392:	6063      	str	r3, [r4, #4]
 8001394:	6054      	str	r4, [r2, #4]
 8001396:	4628      	mov	r0, r5
 8001398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800139c:	f7ff bc58 	b.w	8000c50 <__malloc_unlock>
 80013a0:	6811      	ldr	r1, [r2, #0]
 80013a2:	1850      	adds	r0, r2, r1
 80013a4:	42a0      	cmp	r0, r4
 80013a6:	d014      	beq.n	80013d2 <_free_r+0x8e>
 80013a8:	d820      	bhi.n	80013ec <_free_r+0xa8>
 80013aa:	6821      	ldr	r1, [r4, #0]
 80013ac:	1860      	adds	r0, r4, r1
 80013ae:	4283      	cmp	r3, r0
 80013b0:	d1ef      	bne.n	8001392 <_free_r+0x4e>
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4408      	add	r0, r1
 80013b8:	e9c4 0300 	strd	r0, r3, [r4]
 80013bc:	6054      	str	r4, [r2, #4]
 80013be:	e7ea      	b.n	8001396 <_free_r+0x52>
 80013c0:	6823      	ldr	r3, [r4, #0]
 80013c2:	440b      	add	r3, r1
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	e7e6      	b.n	8001396 <_free_r+0x52>
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	4408      	add	r0, r1
 80013ce:	6020      	str	r0, [r4, #0]
 80013d0:	e7cd      	b.n	800136e <_free_r+0x2a>
 80013d2:	6820      	ldr	r0, [r4, #0]
 80013d4:	4401      	add	r1, r0
 80013d6:	1850      	adds	r0, r2, r1
 80013d8:	4283      	cmp	r3, r0
 80013da:	6011      	str	r1, [r2, #0]
 80013dc:	d1db      	bne.n	8001396 <_free_r+0x52>
 80013de:	e9d3 0400 	ldrd	r0, r4, [r3]
 80013e2:	4401      	add	r1, r0
 80013e4:	e9c2 1400 	strd	r1, r4, [r2]
 80013e8:	e7d5      	b.n	8001396 <_free_r+0x52>
 80013ea:	4770      	bx	lr
 80013ec:	230c      	movs	r3, #12
 80013ee:	602b      	str	r3, [r5, #0]
 80013f0:	4628      	mov	r0, r5
 80013f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80013f6:	f7ff bc2b 	b.w	8000c50 <__malloc_unlock>
 80013fa:	bf00      	nop
 80013fc:	200001b4 	.word	0x200001b4

08001400 <__sflush_r>:
 8001400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001402:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8001406:	4607      	mov	r7, r0
 8001408:	0718      	lsls	r0, r3, #28
 800140a:	460c      	mov	r4, r1
 800140c:	d439      	bmi.n	8001482 <__sflush_r+0x82>
 800140e:	684a      	ldr	r2, [r1, #4]
 8001410:	2a00      	cmp	r2, #0
 8001412:	dd53      	ble.n	80014bc <__sflush_r+0xbc>
 8001414:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8001416:	2d00      	cmp	r5, #0
 8001418:	d031      	beq.n	800147e <__sflush_r+0x7e>
 800141a:	2200      	movs	r2, #0
 800141c:	683e      	ldr	r6, [r7, #0]
 800141e:	603a      	str	r2, [r7, #0]
 8001420:	f413 5280 	ands.w	r2, r3, #4096	@ 0x1000
 8001424:	6a21      	ldr	r1, [r4, #32]
 8001426:	d155      	bne.n	80014d4 <__sflush_r+0xd4>
 8001428:	2301      	movs	r3, #1
 800142a:	4638      	mov	r0, r7
 800142c:	47a8      	blx	r5
 800142e:	1c41      	adds	r1, r0, #1
 8001430:	4602      	mov	r2, r0
 8001432:	d05e      	beq.n	80014f2 <__sflush_r+0xf2>
 8001434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001438:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800143a:	6a21      	ldr	r1, [r4, #32]
 800143c:	075b      	lsls	r3, r3, #29
 800143e:	d505      	bpl.n	800144c <__sflush_r+0x4c>
 8001440:	6863      	ldr	r3, [r4, #4]
 8001442:	1ad2      	subs	r2, r2, r3
 8001444:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001446:	b10b      	cbz	r3, 800144c <__sflush_r+0x4c>
 8001448:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800144a:	1ad2      	subs	r2, r2, r3
 800144c:	2300      	movs	r3, #0
 800144e:	4638      	mov	r0, r7
 8001450:	47a8      	blx	r5
 8001452:	1c45      	adds	r5, r0, #1
 8001454:	d040      	beq.n	80014d8 <__sflush_r+0xd8>
 8001456:	2300      	movs	r3, #0
 8001458:	6063      	str	r3, [r4, #4]
 800145a:	6923      	ldr	r3, [r4, #16]
 800145c:	6023      	str	r3, [r4, #0]
 800145e:	89a3      	ldrh	r3, [r4, #12]
 8001460:	04d9      	lsls	r1, r3, #19
 8001462:	d500      	bpl.n	8001466 <__sflush_r+0x66>
 8001464:	6560      	str	r0, [r4, #84]	@ 0x54
 8001466:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001468:	603e      	str	r6, [r7, #0]
 800146a:	b141      	cbz	r1, 800147e <__sflush_r+0x7e>
 800146c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001470:	4299      	cmp	r1, r3
 8001472:	d002      	beq.n	800147a <__sflush_r+0x7a>
 8001474:	4638      	mov	r0, r7
 8001476:	f7ff ff65 	bl	8001344 <_free_r>
 800147a:	2300      	movs	r3, #0
 800147c:	6363      	str	r3, [r4, #52]	@ 0x34
 800147e:	2000      	movs	r0, #0
 8001480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001482:	690e      	ldr	r6, [r1, #16]
 8001484:	2e00      	cmp	r6, #0
 8001486:	d0fa      	beq.n	800147e <__sflush_r+0x7e>
 8001488:	079b      	lsls	r3, r3, #30
 800148a:	680d      	ldr	r5, [r1, #0]
 800148c:	bf08      	it	eq
 800148e:	694b      	ldreq	r3, [r1, #20]
 8001490:	600e      	str	r6, [r1, #0]
 8001492:	bf18      	it	ne
 8001494:	2300      	movne	r3, #0
 8001496:	1bad      	subs	r5, r5, r6
 8001498:	608b      	str	r3, [r1, #8]
 800149a:	e00c      	b.n	80014b6 <__sflush_r+0xb6>
 800149c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80014a0:	6a21      	ldr	r1, [r4, #32]
 80014a2:	462b      	mov	r3, r5
 80014a4:	4632      	mov	r2, r6
 80014a6:	4638      	mov	r0, r7
 80014a8:	47e0      	blx	ip
 80014aa:	f1b0 0c00 	subs.w	ip, r0, #0
 80014ae:	eba5 050c 	sub.w	r5, r5, ip
 80014b2:	4466      	add	r6, ip
 80014b4:	dd06      	ble.n	80014c4 <__sflush_r+0xc4>
 80014b6:	2d00      	cmp	r5, #0
 80014b8:	dcf0      	bgt.n	800149c <__sflush_r+0x9c>
 80014ba:	e7e0      	b.n	800147e <__sflush_r+0x7e>
 80014bc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80014be:	2a00      	cmp	r2, #0
 80014c0:	dca8      	bgt.n	8001414 <__sflush_r+0x14>
 80014c2:	e7dc      	b.n	800147e <__sflush_r+0x7e>
 80014c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014cc:	81a3      	strh	r3, [r4, #12]
 80014ce:	f04f 30ff 	mov.w	r0, #4294967295
 80014d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80014d6:	e7b1      	b.n	800143c <__sflush_r+0x3c>
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014de:	b18a      	cbz	r2, 8001504 <__sflush_r+0x104>
 80014e0:	2a1d      	cmp	r2, #29
 80014e2:	d001      	beq.n	80014e8 <__sflush_r+0xe8>
 80014e4:	2a16      	cmp	r2, #22
 80014e6:	d1ef      	bne.n	80014c8 <__sflush_r+0xc8>
 80014e8:	6923      	ldr	r3, [r4, #16]
 80014ea:	2200      	movs	r2, #0
 80014ec:	e9c4 3200 	strd	r3, r2, [r4]
 80014f0:	e7b9      	b.n	8001466 <__sflush_r+0x66>
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d09d      	beq.n	8001434 <__sflush_r+0x34>
 80014f8:	2b1d      	cmp	r3, #29
 80014fa:	d001      	beq.n	8001500 <__sflush_r+0x100>
 80014fc:	2b16      	cmp	r3, #22
 80014fe:	d1e1      	bne.n	80014c4 <__sflush_r+0xc4>
 8001500:	603e      	str	r6, [r7, #0]
 8001502:	e7bc      	b.n	800147e <__sflush_r+0x7e>
 8001504:	6062      	str	r2, [r4, #4]
 8001506:	6922      	ldr	r2, [r4, #16]
 8001508:	6022      	str	r2, [r4, #0]
 800150a:	04da      	lsls	r2, r3, #19
 800150c:	d4aa      	bmi.n	8001464 <__sflush_r+0x64>
 800150e:	e7aa      	b.n	8001466 <__sflush_r+0x66>

08001510 <_fflush_r>:
 8001510:	b538      	push	{r3, r4, r5, lr}
 8001512:	690b      	ldr	r3, [r1, #16]
 8001514:	b1cb      	cbz	r3, 800154a <_fflush_r+0x3a>
 8001516:	460c      	mov	r4, r1
 8001518:	4605      	mov	r5, r0
 800151a:	b108      	cbz	r0, 8001520 <_fflush_r+0x10>
 800151c:	6a03      	ldr	r3, [r0, #32]
 800151e:	b1bb      	cbz	r3, 8001550 <_fflush_r+0x40>
 8001520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001524:	b18b      	cbz	r3, 800154a <_fflush_r+0x3a>
 8001526:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001528:	07d0      	lsls	r0, r2, #31
 800152a:	d401      	bmi.n	8001530 <_fflush_r+0x20>
 800152c:	0599      	lsls	r1, r3, #22
 800152e:	d512      	bpl.n	8001556 <_fflush_r+0x46>
 8001530:	4628      	mov	r0, r5
 8001532:	4621      	mov	r1, r4
 8001534:	f7ff ff64 	bl	8001400 <__sflush_r>
 8001538:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800153a:	07da      	lsls	r2, r3, #31
 800153c:	4605      	mov	r5, r0
 800153e:	d402      	bmi.n	8001546 <_fflush_r+0x36>
 8001540:	89a3      	ldrh	r3, [r4, #12]
 8001542:	059b      	lsls	r3, r3, #22
 8001544:	d50b      	bpl.n	800155e <_fflush_r+0x4e>
 8001546:	4628      	mov	r0, r5
 8001548:	bd38      	pop	{r3, r4, r5, pc}
 800154a:	2500      	movs	r5, #0
 800154c:	4628      	mov	r0, r5
 800154e:	bd38      	pop	{r3, r4, r5, pc}
 8001550:	f7ff fd1a 	bl	8000f88 <__sinit>
 8001554:	e7e4      	b.n	8001520 <_fflush_r+0x10>
 8001556:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001558:	f7ff fec4 	bl	80012e4 <__retarget_lock_acquire_recursive>
 800155c:	e7e8      	b.n	8001530 <_fflush_r+0x20>
 800155e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001560:	f7ff fec8 	bl	80012f4 <__retarget_lock_release_recursive>
 8001564:	e7ef      	b.n	8001546 <_fflush_r+0x36>
 8001566:	bf00      	nop

08001568 <fflush>:
 8001568:	4601      	mov	r1, r0
 800156a:	b118      	cbz	r0, 8001574 <fflush+0xc>
 800156c:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <fflush+0x18>)
 800156e:	6818      	ldr	r0, [r3, #0]
 8001570:	f7ff bfce 	b.w	8001510 <_fflush_r>
 8001574:	4a03      	ldr	r2, [pc, #12]	@ (8001584 <fflush+0x1c>)
 8001576:	4904      	ldr	r1, [pc, #16]	@ (8001588 <fflush+0x20>)
 8001578:	4804      	ldr	r0, [pc, #16]	@ (800158c <fflush+0x24>)
 800157a:	f7ff bd55 	b.w	8001028 <_fwalk_sglue>
 800157e:	bf00      	nop
 8001580:	2000001c 	.word	0x2000001c
 8001584:	20000010 	.word	0x20000010
 8001588:	08001511 	.word	0x08001511
 800158c:	20000020 	.word	0x20000020

08001590 <_fiprintf_r>:
 8001590:	b40c      	push	{r2, r3}
 8001592:	b500      	push	{lr}
 8001594:	b083      	sub	sp, #12
 8001596:	ab04      	add	r3, sp, #16
 8001598:	f853 2b04 	ldr.w	r2, [r3], #4
 800159c:	9301      	str	r3, [sp, #4]
 800159e:	f000 f85d 	bl	800165c <_vfiprintf_r>
 80015a2:	b003      	add	sp, #12
 80015a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80015a8:	b002      	add	sp, #8
 80015aa:	4770      	bx	lr

080015ac <fiprintf>:
 80015ac:	b40e      	push	{r1, r2, r3}
 80015ae:	b510      	push	{r4, lr}
 80015b0:	b083      	sub	sp, #12
 80015b2:	ab05      	add	r3, sp, #20
 80015b4:	4c06      	ldr	r4, [pc, #24]	@ (80015d0 <fiprintf+0x24>)
 80015b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	4601      	mov	r1, r0
 80015be:	6820      	ldr	r0, [r4, #0]
 80015c0:	f000 f84c 	bl	800165c <_vfiprintf_r>
 80015c4:	b003      	add	sp, #12
 80015c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015ca:	b003      	add	sp, #12
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	2000001c 	.word	0x2000001c

080015d4 <abort>:
 80015d4:	b508      	push	{r3, lr}
 80015d6:	2006      	movs	r0, #6
 80015d8:	f000 febe 	bl	8002358 <raise>
 80015dc:	2001      	movs	r0, #1
 80015de:	f001 f987 	bl	80028f0 <_exit>
 80015e2:	bf00      	nop

080015e4 <__sfputc_r>:
 80015e4:	6893      	ldr	r3, [r2, #8]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	6093      	str	r3, [r2, #8]
 80015ec:	da05      	bge.n	80015fa <__sfputc_r+0x16>
 80015ee:	f8d2 c018 	ldr.w	ip, [r2, #24]
 80015f2:	4563      	cmp	r3, ip
 80015f4:	db07      	blt.n	8001606 <__sfputc_r+0x22>
 80015f6:	290a      	cmp	r1, #10
 80015f8:	d005      	beq.n	8001606 <__sfputc_r+0x22>
 80015fa:	6813      	ldr	r3, [r2, #0]
 80015fc:	1c58      	adds	r0, r3, #1
 80015fe:	6010      	str	r0, [r2, #0]
 8001600:	7019      	strb	r1, [r3, #0]
 8001602:	4608      	mov	r0, r1
 8001604:	4770      	bx	lr
 8001606:	f000 bce3 	b.w	8001fd0 <__swbuf_r>
 800160a:	bf00      	nop

0800160c <__sfputs_r>:
 800160c:	b19b      	cbz	r3, 8001636 <__sfputs_r+0x2a>
 800160e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001610:	4413      	add	r3, r2
 8001612:	4606      	mov	r6, r0
 8001614:	460f      	mov	r7, r1
 8001616:	1e54      	subs	r4, r2, #1
 8001618:	1e5d      	subs	r5, r3, #1
 800161a:	e001      	b.n	8001620 <__sfputs_r+0x14>
 800161c:	42ac      	cmp	r4, r5
 800161e:	d008      	beq.n	8001632 <__sfputs_r+0x26>
 8001620:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001624:	463a      	mov	r2, r7
 8001626:	4630      	mov	r0, r6
 8001628:	f7ff ffdc 	bl	80015e4 <__sfputc_r>
 800162c:	1c43      	adds	r3, r0, #1
 800162e:	d1f5      	bne.n	800161c <__sfputs_r+0x10>
 8001630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001632:	2000      	movs	r0, #0
 8001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001636:	2000      	movs	r0, #0
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop

0800163c <__sprint_r>:
 800163c:	6893      	ldr	r3, [r2, #8]
 800163e:	b510      	push	{r4, lr}
 8001640:	4614      	mov	r4, r2
 8001642:	b91b      	cbnz	r3, 800164c <__sprint_r+0x10>
 8001644:	4618      	mov	r0, r3
 8001646:	2300      	movs	r3, #0
 8001648:	6063      	str	r3, [r4, #4]
 800164a:	bd10      	pop	{r4, pc}
 800164c:	f000 fb44 	bl	8001cd8 <__sfvwrite_r>
 8001650:	2300      	movs	r3, #0
 8001652:	60a3      	str	r3, [r4, #8]
 8001654:	2300      	movs	r3, #0
 8001656:	6063      	str	r3, [r4, #4]
 8001658:	bd10      	pop	{r4, pc}
 800165a:	bf00      	nop

0800165c <_vfiprintf_r>:
 800165c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001660:	b0a1      	sub	sp, #132	@ 0x84
 8001662:	468b      	mov	fp, r1
 8001664:	4691      	mov	r9, r2
 8001666:	461c      	mov	r4, r3
 8001668:	9004      	str	r0, [sp, #16]
 800166a:	b118      	cbz	r0, 8001674 <_vfiprintf_r+0x18>
 800166c:	6a03      	ldr	r3, [r0, #32]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 8147 	beq.w	8001902 <_vfiprintf_r+0x2a6>
 8001674:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 8001678:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800167c:	07d2      	lsls	r2, r2, #31
 800167e:	d402      	bmi.n	8001686 <_vfiprintf_r+0x2a>
 8001680:	059f      	lsls	r7, r3, #22
 8001682:	f140 8137 	bpl.w	80018f4 <_vfiprintf_r+0x298>
 8001686:	071e      	lsls	r6, r3, #28
 8001688:	f140 809e 	bpl.w	80017c8 <_vfiprintf_r+0x16c>
 800168c:	f8db 3010 	ldr.w	r3, [fp, #16]
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 8099 	beq.w	80017c8 <_vfiprintf_r+0x16c>
 8001696:	2300      	movs	r3, #0
 8001698:	46ca      	mov	sl, r9
 800169a:	930d      	str	r3, [sp, #52]	@ 0x34
 800169c:	f243 0320 	movw	r3, #12320	@ 0x3020
 80016a0:	f8ad 3039 	strh.w	r3, [sp, #57]	@ 0x39
 80016a4:	f89a 3000 	ldrb.w	r3, [sl]
 80016a8:	4e97      	ldr	r6, [pc, #604]	@ (8001908 <_vfiprintf_r+0x2ac>)
 80016aa:	9407      	str	r4, [sp, #28]
 80016ac:	2701      	movs	r7, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d07a      	beq.n	80017a8 <_vfiprintf_r+0x14c>
 80016b2:	46d1      	mov	r9, sl
 80016b4:	e004      	b.n	80016c0 <_vfiprintf_r+0x64>
 80016b6:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 809a 	beq.w	80017f4 <_vfiprintf_r+0x198>
 80016c0:	2b25      	cmp	r3, #37	@ 0x25
 80016c2:	d1f8      	bne.n	80016b6 <_vfiprintf_r+0x5a>
 80016c4:	ebb9 080a 	subs.w	r8, r9, sl
 80016c8:	f040 8097 	bne.w	80017fa <_vfiprintf_r+0x19e>
 80016cc:	f899 3000 	ldrb.w	r3, [r9]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d069      	beq.n	80017a8 <_vfiprintf_r+0x14c>
 80016d4:	2300      	movs	r3, #0
 80016d6:	f04f 32ff 	mov.w	r2, #4294967295
 80016da:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
 80016de:	f109 0901 	add.w	r9, r9, #1
 80016e2:	9308      	str	r3, [sp, #32]
 80016e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80016e6:	f88d 3063 	strb.w	r3, [sp, #99]	@ 0x63
 80016ea:	931e      	str	r3, [sp, #120]	@ 0x78
 80016ec:	e005      	b.n	80016fa <_vfiprintf_r+0x9e>
 80016ee:	9a08      	ldr	r2, [sp, #32]
 80016f0:	fa07 f303 	lsl.w	r3, r7, r3
 80016f4:	431a      	orrs	r2, r3
 80016f6:	9208      	str	r2, [sp, #32]
 80016f8:	46a1      	mov	r9, r4
 80016fa:	464c      	mov	r4, r9
 80016fc:	2205      	movs	r2, #5
 80016fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001702:	4630      	mov	r0, r6
 8001704:	f000 fedc 	bl	80024c0 <memchr>
 8001708:	46a2      	mov	sl, r4
 800170a:	1b83      	subs	r3, r0, r6
 800170c:	2800      	cmp	r0, #0
 800170e:	d1ee      	bne.n	80016ee <_vfiprintf_r+0x92>
 8001710:	9b08      	ldr	r3, [sp, #32]
 8001712:	06d8      	lsls	r0, r3, #27
 8001714:	bf44      	itt	mi
 8001716:	2220      	movmi	r2, #32
 8001718:	f88d 2063 	strbmi.w	r2, [sp, #99]	@ 0x63
 800171c:	0719      	lsls	r1, r3, #28
 800171e:	f899 1000 	ldrb.w	r1, [r9]
 8001722:	bf44      	itt	mi
 8001724:	222b      	movmi	r2, #43	@ 0x2b
 8001726:	f88d 2063 	strbmi.w	r2, [sp, #99]	@ 0x63
 800172a:	292a      	cmp	r1, #42	@ 0x2a
 800172c:	d17b      	bne.n	8001826 <_vfiprintf_r+0x1ca>
 800172e:	9a07      	ldr	r2, [sp, #28]
 8001730:	6811      	ldr	r1, [r2, #0]
 8001732:	3204      	adds	r2, #4
 8001734:	2900      	cmp	r1, #0
 8001736:	9207      	str	r2, [sp, #28]
 8001738:	f2c0 80b0 	blt.w	800189c <_vfiprintf_r+0x240>
 800173c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800173e:	f899 1001 	ldrb.w	r1, [r9, #1]
 8001742:	292e      	cmp	r1, #46	@ 0x2e
 8001744:	f000 8086 	beq.w	8001854 <_vfiprintf_r+0x1f8>
 8001748:	4c70      	ldr	r4, [pc, #448]	@ (800190c <_vfiprintf_r+0x2b0>)
 800174a:	2203      	movs	r2, #3
 800174c:	4620      	mov	r0, r4
 800174e:	f000 feb7 	bl	80024c0 <memchr>
 8001752:	b138      	cbz	r0, 8001764 <_vfiprintf_r+0x108>
 8001754:	9b08      	ldr	r3, [sp, #32]
 8001756:	1b00      	subs	r0, r0, r4
 8001758:	2240      	movs	r2, #64	@ 0x40
 800175a:	4082      	lsls	r2, r0
 800175c:	4313      	orrs	r3, r2
 800175e:	f10a 0a01 	add.w	sl, sl, #1
 8001762:	9308      	str	r3, [sp, #32]
 8001764:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8001768:	4869      	ldr	r0, [pc, #420]	@ (8001910 <_vfiprintf_r+0x2b4>)
 800176a:	f88d 1038 	strb.w	r1, [sp, #56]	@ 0x38
 800176e:	2206      	movs	r2, #6
 8001770:	f000 fea6 	bl	80024c0 <memchr>
 8001774:	2800      	cmp	r0, #0
 8001776:	f000 8097 	beq.w	80018a8 <_vfiprintf_r+0x24c>
 800177a:	4b66      	ldr	r3, [pc, #408]	@ (8001914 <_vfiprintf_r+0x2b8>)
 800177c:	2b00      	cmp	r3, #0
 800177e:	d07e      	beq.n	800187e <_vfiprintf_r+0x222>
 8001780:	aa07      	add	r2, sp, #28
 8001782:	9200      	str	r2, [sp, #0]
 8001784:	4b64      	ldr	r3, [pc, #400]	@ (8001918 <_vfiprintf_r+0x2bc>)
 8001786:	9804      	ldr	r0, [sp, #16]
 8001788:	465a      	mov	r2, fp
 800178a:	a908      	add	r1, sp, #32
 800178c:	f3af 8000 	nop.w
 8001790:	9003      	str	r0, [sp, #12]
 8001792:	9b03      	ldr	r3, [sp, #12]
 8001794:	3301      	adds	r3, #1
 8001796:	d007      	beq.n	80017a8 <_vfiprintf_r+0x14c>
 8001798:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800179a:	9a03      	ldr	r2, [sp, #12]
 800179c:	4413      	add	r3, r2
 800179e:	930d      	str	r3, [sp, #52]	@ 0x34
 80017a0:	f89a 3000 	ldrb.w	r3, [sl]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d184      	bne.n	80016b2 <_vfiprintf_r+0x56>
 80017a8:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 80017ac:	f013 0f01 	tst.w	r3, #1
 80017b0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80017b4:	d102      	bne.n	80017bc <_vfiprintf_r+0x160>
 80017b6:	059a      	lsls	r2, r3, #22
 80017b8:	f140 8095 	bpl.w	80018e6 <_vfiprintf_r+0x28a>
 80017bc:	065b      	lsls	r3, r3, #25
 80017be:	d416      	bmi.n	80017ee <_vfiprintf_r+0x192>
 80017c0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80017c2:	b021      	add	sp, #132	@ 0x84
 80017c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017c8:	9804      	ldr	r0, [sp, #16]
 80017ca:	4659      	mov	r1, fp
 80017cc:	f000 fc50 	bl	8002070 <__swsetup_r>
 80017d0:	2800      	cmp	r0, #0
 80017d2:	f43f af60 	beq.w	8001696 <_vfiprintf_r+0x3a>
 80017d6:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 80017da:	07dd      	lsls	r5, r3, #31
 80017dc:	d407      	bmi.n	80017ee <_vfiprintf_r+0x192>
 80017de:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80017e2:	059c      	lsls	r4, r3, #22
 80017e4:	d403      	bmi.n	80017ee <_vfiprintf_r+0x192>
 80017e6:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 80017ea:	f7ff fd83 	bl	80012f4 <__retarget_lock_release_recursive>
 80017ee:	f04f 30ff 	mov.w	r0, #4294967295
 80017f2:	e7e6      	b.n	80017c2 <_vfiprintf_r+0x166>
 80017f4:	ebb9 080a 	subs.w	r8, r9, sl
 80017f8:	d0d6      	beq.n	80017a8 <_vfiprintf_r+0x14c>
 80017fa:	f10a 35ff 	add.w	r5, sl, #4294967295
 80017fe:	f8cd 9014 	str.w	r9, [sp, #20]
 8001802:	46a9      	mov	r9, r5
 8001804:	9d04      	ldr	r5, [sp, #16]
 8001806:	e001      	b.n	800180c <_vfiprintf_r+0x1b0>
 8001808:	45a0      	cmp	r8, r4
 800180a:	d93f      	bls.n	800188c <_vfiprintf_r+0x230>
 800180c:	464c      	mov	r4, r9
 800180e:	465a      	mov	r2, fp
 8001810:	f819 1f01 	ldrb.w	r1, [r9, #1]!
 8001814:	4628      	mov	r0, r5
 8001816:	f7ff fee5 	bl	80015e4 <__sfputc_r>
 800181a:	3402      	adds	r4, #2
 800181c:	3001      	adds	r0, #1
 800181e:	eba4 040a 	sub.w	r4, r4, sl
 8001822:	d1f1      	bne.n	8001808 <_vfiprintf_r+0x1ac>
 8001824:	e7c0      	b.n	80017a8 <_vfiprintf_r+0x14c>
 8001826:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800182a:	2a09      	cmp	r2, #9
 800182c:	bf88      	it	hi
 800182e:	46ca      	movhi	sl, r9
 8001830:	d887      	bhi.n	8001742 <_vfiprintf_r+0xe6>
 8001832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001834:	e000      	b.n	8001838 <_vfiprintf_r+0x1dc>
 8001836:	3401      	adds	r4, #1
 8001838:	7821      	ldrb	r1, [r4, #0]
 800183a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800183e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001842:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8001846:	2a09      	cmp	r2, #9
 8001848:	d9f5      	bls.n	8001836 <_vfiprintf_r+0x1da>
 800184a:	292e      	cmp	r1, #46	@ 0x2e
 800184c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800184e:	46a2      	mov	sl, r4
 8001850:	f47f af7a 	bne.w	8001748 <_vfiprintf_r+0xec>
 8001854:	f89a 1001 	ldrb.w	r1, [sl, #1]
 8001858:	292a      	cmp	r1, #42	@ 0x2a
 800185a:	d12f      	bne.n	80018bc <_vfiprintf_r+0x260>
 800185c:	9b07      	ldr	r3, [sp, #28]
 800185e:	f89a 1002 	ldrb.w	r1, [sl, #2]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	9209      	str	r2, [sp, #36]	@ 0x24
 8001866:	3304      	adds	r3, #4
 8001868:	2a00      	cmp	r2, #0
 800186a:	f10a 0002 	add.w	r0, sl, #2
 800186e:	9307      	str	r3, [sp, #28]
 8001870:	bfb8      	it	lt
 8001872:	f04f 33ff 	movlt.w	r3, #4294967295
 8001876:	4682      	mov	sl, r0
 8001878:	bfb8      	it	lt
 800187a:	9309      	strlt	r3, [sp, #36]	@ 0x24
 800187c:	e764      	b.n	8001748 <_vfiprintf_r+0xec>
 800187e:	9b07      	ldr	r3, [sp, #28]
 8001880:	3307      	adds	r3, #7
 8001882:	f023 0307 	bic.w	r3, r3, #7
 8001886:	3308      	adds	r3, #8
 8001888:	9307      	str	r3, [sp, #28]
 800188a:	e785      	b.n	8001798 <_vfiprintf_r+0x13c>
 800188c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800188e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8001892:	4441      	add	r1, r8
 8001894:	f899 3000 	ldrb.w	r3, [r9]
 8001898:	910d      	str	r1, [sp, #52]	@ 0x34
 800189a:	e719      	b.n	80016d0 <_vfiprintf_r+0x74>
 800189c:	4249      	negs	r1, r1
 800189e:	f043 0302 	orr.w	r3, r3, #2
 80018a2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80018a4:	9308      	str	r3, [sp, #32]
 80018a6:	e74a      	b.n	800173e <_vfiprintf_r+0xe2>
 80018a8:	aa07      	add	r2, sp, #28
 80018aa:	9200      	str	r2, [sp, #0]
 80018ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001918 <_vfiprintf_r+0x2bc>)
 80018ae:	9804      	ldr	r0, [sp, #16]
 80018b0:	465a      	mov	r2, fp
 80018b2:	a908      	add	r1, sp, #32
 80018b4:	f000 f8d0 	bl	8001a58 <_printf_i>
 80018b8:	9003      	str	r0, [sp, #12]
 80018ba:	e76a      	b.n	8001792 <_vfiprintf_r+0x136>
 80018bc:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80018c0:	2300      	movs	r3, #0
 80018c2:	2a09      	cmp	r2, #9
 80018c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80018c6:	f10a 0a01 	add.w	sl, sl, #1
 80018ca:	f63f af3d 	bhi.w	8001748 <_vfiprintf_r+0xec>
 80018ce:	f81a 1f01 	ldrb.w	r1, [sl, #1]!
 80018d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018d6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80018da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80018de:	2a09      	cmp	r2, #9
 80018e0:	d9f5      	bls.n	80018ce <_vfiprintf_r+0x272>
 80018e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80018e4:	e730      	b.n	8001748 <_vfiprintf_r+0xec>
 80018e6:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 80018ea:	f7ff fd03 	bl	80012f4 <__retarget_lock_release_recursive>
 80018ee:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80018f2:	e763      	b.n	80017bc <_vfiprintf_r+0x160>
 80018f4:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 80018f8:	f7ff fcf4 	bl	80012e4 <__retarget_lock_acquire_recursive>
 80018fc:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8001900:	e6c1      	b.n	8001686 <_vfiprintf_r+0x2a>
 8001902:	f7ff fb41 	bl	8000f88 <__sinit>
 8001906:	e6b5      	b.n	8001674 <_vfiprintf_r+0x18>
 8001908:	08005798 	.word	0x08005798
 800190c:	080057a0 	.word	0x080057a0
 8001910:	080057a4 	.word	0x080057a4
 8001914:	00000000 	.word	0x00000000
 8001918:	0800160d 	.word	0x0800160d

0800191c <vfiprintf>:
 800191c:	b410      	push	{r4}
 800191e:	4c04      	ldr	r4, [pc, #16]	@ (8001930 <vfiprintf+0x14>)
 8001920:	4684      	mov	ip, r0
 8001922:	4613      	mov	r3, r2
 8001924:	6820      	ldr	r0, [r4, #0]
 8001926:	bc10      	pop	{r4}
 8001928:	460a      	mov	r2, r1
 800192a:	4661      	mov	r1, ip
 800192c:	f7ff be96 	b.w	800165c <_vfiprintf_r>
 8001930:	2000001c 	.word	0x2000001c

08001934 <_printf_common>:
 8001934:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001938:	4692      	mov	sl, r2
 800193a:	461f      	mov	r7, r3
 800193c:	690a      	ldr	r2, [r1, #16]
 800193e:	688b      	ldr	r3, [r1, #8]
 8001940:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8001944:	429a      	cmp	r2, r3
 8001946:	bfb8      	it	lt
 8001948:	461a      	movlt	r2, r3
 800194a:	f8ca 2000 	str.w	r2, [sl]
 800194e:	f891 3043 	ldrb.w	r3, [r1, #67]	@ 0x43
 8001952:	460c      	mov	r4, r1
 8001954:	4606      	mov	r6, r0
 8001956:	b113      	cbz	r3, 800195e <_printf_common+0x2a>
 8001958:	3201      	adds	r2, #1
 800195a:	f8ca 2000 	str.w	r2, [sl]
 800195e:	6822      	ldr	r2, [r4, #0]
 8001960:	0691      	lsls	r1, r2, #26
 8001962:	d55f      	bpl.n	8001a24 <_printf_common+0xf0>
 8001964:	f8da 3000 	ldr.w	r3, [sl]
 8001968:	3302      	adds	r3, #2
 800196a:	f8ca 3000 	str.w	r3, [sl]
 800196e:	6822      	ldr	r2, [r4, #0]
 8001970:	f012 0f06 	tst.w	r2, #6
 8001974:	4611      	mov	r1, r2
 8001976:	d11d      	bne.n	80019b4 <_printf_common+0x80>
 8001978:	68e1      	ldr	r1, [r4, #12]
 800197a:	4299      	cmp	r1, r3
 800197c:	bfd8      	it	le
 800197e:	4611      	movle	r1, r2
 8001980:	dd18      	ble.n	80019b4 <_printf_common+0x80>
 8001982:	f104 0b19 	add.w	fp, r4, #25
 8001986:	f04f 0800 	mov.w	r8, #0
 800198a:	e005      	b.n	8001998 <_printf_common+0x64>
 800198c:	68e5      	ldr	r5, [r4, #12]
 800198e:	f8da 3000 	ldr.w	r3, [sl]
 8001992:	1aed      	subs	r5, r5, r3
 8001994:	4545      	cmp	r5, r8
 8001996:	dd0c      	ble.n	80019b2 <_printf_common+0x7e>
 8001998:	2301      	movs	r3, #1
 800199a:	465a      	mov	r2, fp
 800199c:	4639      	mov	r1, r7
 800199e:	4630      	mov	r0, r6
 80019a0:	47c8      	blx	r9
 80019a2:	3001      	adds	r0, #1
 80019a4:	f108 0801 	add.w	r8, r8, #1
 80019a8:	d1f0      	bne.n	800198c <_printf_common+0x58>
 80019aa:	f04f 30ff 	mov.w	r0, #4294967295
 80019ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019b2:	6821      	ldr	r1, [r4, #0]
 80019b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80019b8:	3b00      	subs	r3, #0
 80019ba:	bf18      	it	ne
 80019bc:	2301      	movne	r3, #1
 80019be:	068a      	lsls	r2, r1, #26
 80019c0:	d50a      	bpl.n	80019d8 <_printf_common+0xa4>
 80019c2:	18e1      	adds	r1, r4, r3
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	2030      	movs	r0, #48	@ 0x30
 80019c8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80019cc:	4422      	add	r2, r4
 80019ce:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80019d2:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80019d6:	3302      	adds	r3, #2
 80019d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80019dc:	4639      	mov	r1, r7
 80019de:	4630      	mov	r0, r6
 80019e0:	47c8      	blx	r9
 80019e2:	3001      	adds	r0, #1
 80019e4:	d0e1      	beq.n	80019aa <_printf_common+0x76>
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	f8da 5000 	ldr.w	r5, [sl]
 80019ec:	6921      	ldr	r1, [r4, #16]
 80019ee:	f003 0306 	and.w	r3, r3, #6
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 80019f8:	d01b      	beq.n	8001a32 <_printf_common+0xfe>
 80019fa:	428a      	cmp	r2, r1
 80019fc:	dd20      	ble.n	8001a40 <_printf_common+0x10c>
 80019fe:	f04f 0800 	mov.w	r8, #0
 8001a02:	1a52      	subs	r2, r2, r1
 8001a04:	4490      	add	r8, r2
 8001a06:	341a      	adds	r4, #26
 8001a08:	2500      	movs	r5, #0
 8001a0a:	e001      	b.n	8001a10 <_printf_common+0xdc>
 8001a0c:	4545      	cmp	r5, r8
 8001a0e:	da17      	bge.n	8001a40 <_printf_common+0x10c>
 8001a10:	2301      	movs	r3, #1
 8001a12:	4622      	mov	r2, r4
 8001a14:	4639      	mov	r1, r7
 8001a16:	4630      	mov	r0, r6
 8001a18:	47c8      	blx	r9
 8001a1a:	3001      	adds	r0, #1
 8001a1c:	f105 0501 	add.w	r5, r5, #1
 8001a20:	d1f4      	bne.n	8001a0c <_printf_common+0xd8>
 8001a22:	e7c2      	b.n	80019aa <_printf_common+0x76>
 8001a24:	f012 0f06 	tst.w	r2, #6
 8001a28:	d00d      	beq.n	8001a46 <_printf_common+0x112>
 8001a2a:	3b00      	subs	r3, #0
 8001a2c:	bf18      	it	ne
 8001a2e:	2301      	movne	r3, #1
 8001a30:	e7d2      	b.n	80019d8 <_printf_common+0xa4>
 8001a32:	1b40      	subs	r0, r0, r5
 8001a34:	428a      	cmp	r2, r1
 8001a36:	ea20 78e0 	bic.w	r8, r0, r0, asr #31
 8001a3a:	dce2      	bgt.n	8001a02 <_printf_common+0xce>
 8001a3c:	2800      	cmp	r0, #0
 8001a3e:	dce2      	bgt.n	8001a06 <_printf_common+0xd2>
 8001a40:	2000      	movs	r0, #0
 8001a42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a46:	68e1      	ldr	r1, [r4, #12]
 8001a48:	f8da 3000 	ldr.w	r3, [sl]
 8001a4c:	4299      	cmp	r1, r3
 8001a4e:	bfd8      	it	le
 8001a50:	4611      	movle	r1, r2
 8001a52:	dc96      	bgt.n	8001982 <_printf_common+0x4e>
 8001a54:	e7ae      	b.n	80019b4 <_printf_common+0x80>
 8001a56:	bf00      	nop

08001a58 <_printf_i>:
 8001a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a5c:	460c      	mov	r4, r1
 8001a5e:	b084      	sub	sp, #16
 8001a60:	4617      	mov	r7, r2
 8001a62:	7e22      	ldrb	r2, [r4, #24]
 8001a64:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8001a66:	4606      	mov	r6, r0
 8001a68:	4698      	mov	r8, r3
 8001a6a:	f104 0c43 	add.w	ip, r4, #67	@ 0x43
 8001a6e:	2a00      	cmp	r2, #0
 8001a70:	d035      	beq.n	8001ade <_printf_i+0x86>
 8001a72:	f1a2 0358 	sub.w	r3, r2, #88	@ 0x58
 8001a76:	b2d8      	uxtb	r0, r3
 8001a78:	2820      	cmp	r0, #32
 8001a7a:	d869      	bhi.n	8001b50 <_printf_i+0xf8>
 8001a7c:	2b20      	cmp	r3, #32
 8001a7e:	d867      	bhi.n	8001b50 <_printf_i+0xf8>
 8001a80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001a84:	006600e0 	.word	0x006600e0
 8001a88:	00660066 	.word	0x00660066
 8001a8c:	00660066 	.word	0x00660066
 8001a90:	00660066 	.word	0x00660066
 8001a94:	00660066 	.word	0x00660066
 8001a98:	00940066 	.word	0x00940066
 8001a9c:	00660070 	.word	0x00660070
 8001aa0:	00660066 	.word	0x00660066
 8001aa4:	00700066 	.word	0x00700066
 8001aa8:	00660066 	.word	0x00660066
 8001aac:	00660066 	.word	0x00660066
 8001ab0:	00830021 	.word	0x00830021
 8001ab4:	006600ae 	.word	0x006600ae
 8001ab8:	009e0066 	.word	0x009e0066
 8001abc:	00830066 	.word	0x00830066
 8001ac0:	00660066 	.word	0x00660066
 8001ac4:	00e6      	.short	0x00e6
 8001ac6:	680b      	ldr	r3, [r1, #0]
 8001ac8:	6822      	ldr	r2, [r4, #0]
 8001aca:	6960      	ldr	r0, [r4, #20]
 8001acc:	1d1d      	adds	r5, r3, #4
 8001ace:	600d      	str	r5, [r1, #0]
 8001ad0:	0611      	lsls	r1, r2, #24
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	d402      	bmi.n	8001adc <_printf_i+0x84>
 8001ad6:	0652      	lsls	r2, r2, #25
 8001ad8:	f100 80dc 	bmi.w	8001c94 <_printf_i+0x23c>
 8001adc:	6018      	str	r0, [r3, #0]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	46e1      	mov	r9, ip
 8001ae2:	6123      	str	r3, [r4, #16]
 8001ae4:	f8cd 8000 	str.w	r8, [sp]
 8001ae8:	463b      	mov	r3, r7
 8001aea:	aa03      	add	r2, sp, #12
 8001aec:	4621      	mov	r1, r4
 8001aee:	4630      	mov	r0, r6
 8001af0:	f7ff ff20 	bl	8001934 <_printf_common>
 8001af4:	3001      	adds	r0, #1
 8001af6:	d020      	beq.n	8001b3a <_printf_i+0xe2>
 8001af8:	6923      	ldr	r3, [r4, #16]
 8001afa:	464a      	mov	r2, r9
 8001afc:	4639      	mov	r1, r7
 8001afe:	4630      	mov	r0, r6
 8001b00:	47c0      	blx	r8
 8001b02:	3001      	adds	r0, #1
 8001b04:	d019      	beq.n	8001b3a <_printf_i+0xe2>
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	68e0      	ldr	r0, [r4, #12]
 8001b0a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8001b0e:	079b      	lsls	r3, r3, #30
 8001b10:	d518      	bpl.n	8001b44 <_printf_i+0xec>
 8001b12:	4548      	cmp	r0, r9
 8001b14:	dd16      	ble.n	8001b44 <_printf_i+0xec>
 8001b16:	f104 0a19 	add.w	sl, r4, #25
 8001b1a:	2500      	movs	r5, #0
 8001b1c:	e004      	b.n	8001b28 <_printf_i+0xd0>
 8001b1e:	68e0      	ldr	r0, [r4, #12]
 8001b20:	eba0 0309 	sub.w	r3, r0, r9
 8001b24:	42ab      	cmp	r3, r5
 8001b26:	dd0d      	ble.n	8001b44 <_printf_i+0xec>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	4652      	mov	r2, sl
 8001b2c:	4639      	mov	r1, r7
 8001b2e:	4630      	mov	r0, r6
 8001b30:	47c0      	blx	r8
 8001b32:	3001      	adds	r0, #1
 8001b34:	f105 0501 	add.w	r5, r5, #1
 8001b38:	d1f1      	bne.n	8001b1e <_printf_i+0xc6>
 8001b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3e:	b004      	add	sp, #16
 8001b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b44:	4548      	cmp	r0, r9
 8001b46:	bfb8      	it	lt
 8001b48:	4648      	movlt	r0, r9
 8001b4a:	b004      	add	sp, #16
 8001b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b50:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8001b54:	2001      	movs	r0, #1
 8001b56:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	6120      	str	r0, [r4, #16]
 8001b5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b62:	e7bf      	b.n	8001ae4 <_printf_i+0x8c>
 8001b64:	680a      	ldr	r2, [r1, #0]
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	1d10      	adds	r0, r2, #4
 8001b6a:	6008      	str	r0, [r1, #0]
 8001b6c:	0618      	lsls	r0, r3, #24
 8001b6e:	d402      	bmi.n	8001b76 <_printf_i+0x11e>
 8001b70:	0659      	lsls	r1, r3, #25
 8001b72:	f100 8093 	bmi.w	8001c9c <_printf_i+0x244>
 8001b76:	6810      	ldr	r0, [r2, #0]
 8001b78:	4601      	mov	r1, r0
 8001b7a:	2800      	cmp	r0, #0
 8001b7c:	6862      	ldr	r2, [r4, #4]
 8001b7e:	f2c0 8091 	blt.w	8001ca4 <_printf_i+0x24c>
 8001b82:	4853      	ldr	r0, [pc, #332]	@ (8001cd0 <_printf_i+0x278>)
 8001b84:	f04f 0e0a 	mov.w	lr, #10
 8001b88:	e04a      	b.n	8001c20 <_printf_i+0x1c8>
 8001b8a:	680b      	ldr	r3, [r1, #0]
 8001b8c:	6820      	ldr	r0, [r4, #0]
 8001b8e:	1d1d      	adds	r5, r3, #4
 8001b90:	600d      	str	r5, [r1, #0]
 8001b92:	0605      	lsls	r5, r0, #24
 8001b94:	d401      	bmi.n	8001b9a <_printf_i+0x142>
 8001b96:	0641      	lsls	r1, r0, #25
 8001b98:	d47e      	bmi.n	8001c98 <_printf_i+0x240>
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	484c      	ldr	r0, [pc, #304]	@ (8001cd0 <_printf_i+0x278>)
 8001b9e:	2a6f      	cmp	r2, #111	@ 0x6f
 8001ba0:	bf14      	ite	ne
 8001ba2:	f04f 0e0a 	movne.w	lr, #10
 8001ba6:	f04f 0e08 	moveq.w	lr, #8
 8001baa:	e035      	b.n	8001c18 <_printf_i+0x1c0>
 8001bac:	680b      	ldr	r3, [r1, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	600b      	str	r3, [r1, #0]
 8001bb4:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001bb8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	e7cc      	b.n	8001b5a <_printf_i+0x102>
 8001bc0:	680b      	ldr	r3, [r1, #0]
 8001bc2:	6862      	ldr	r2, [r4, #4]
 8001bc4:	1d18      	adds	r0, r3, #4
 8001bc6:	6008      	str	r0, [r1, #0]
 8001bc8:	f8d3 9000 	ldr.w	r9, [r3]
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4648      	mov	r0, r9
 8001bd0:	f000 fc76 	bl	80024c0 <memchr>
 8001bd4:	2800      	cmp	r0, #0
 8001bd6:	d079      	beq.n	8001ccc <_printf_i+0x274>
 8001bd8:	eba0 0009 	sub.w	r0, r0, r9
 8001bdc:	6060      	str	r0, [r4, #4]
 8001bde:	e7bc      	b.n	8001b5a <_printf_i+0x102>
 8001be0:	6823      	ldr	r3, [r4, #0]
 8001be2:	f043 0320 	orr.w	r3, r3, #32
 8001be6:	6023      	str	r3, [r4, #0]
 8001be8:	2278      	movs	r2, #120	@ 0x78
 8001bea:	483a      	ldr	r0, [pc, #232]	@ (8001cd4 <_printf_i+0x27c>)
 8001bec:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 8001bf0:	680a      	ldr	r2, [r1, #0]
 8001bf2:	1d15      	adds	r5, r2, #4
 8001bf4:	600d      	str	r5, [r1, #0]
 8001bf6:	061d      	lsls	r5, r3, #24
 8001bf8:	d44a      	bmi.n	8001c90 <_printf_i+0x238>
 8001bfa:	0659      	lsls	r1, r3, #25
 8001bfc:	d548      	bpl.n	8001c90 <_printf_i+0x238>
 8001bfe:	8811      	ldrh	r1, [r2, #0]
 8001c00:	07dd      	lsls	r5, r3, #31
 8001c02:	bf44      	itt	mi
 8001c04:	f043 0320 	orrmi.w	r3, r3, #32
 8001c08:	6023      	strmi	r3, [r4, #0]
 8001c0a:	b919      	cbnz	r1, 8001c14 <_printf_i+0x1bc>
 8001c0c:	6823      	ldr	r3, [r4, #0]
 8001c0e:	f023 0320 	bic.w	r3, r3, #32
 8001c12:	6023      	str	r3, [r4, #0]
 8001c14:	f04f 0e10 	mov.w	lr, #16
 8001c18:	2300      	movs	r3, #0
 8001c1a:	6862      	ldr	r2, [r4, #4]
 8001c1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c20:	2a00      	cmp	r2, #0
 8001c22:	60a2      	str	r2, [r4, #8]
 8001c24:	db16      	blt.n	8001c54 <_printf_i+0x1fc>
 8001c26:	6823      	ldr	r3, [r4, #0]
 8001c28:	f023 0304 	bic.w	r3, r3, #4
 8001c2c:	6023      	str	r3, [r4, #0]
 8001c2e:	b989      	cbnz	r1, 8001c54 <_printf_i+0x1fc>
 8001c30:	2a00      	cmp	r2, #0
 8001c32:	d145      	bne.n	8001cc0 <_printf_i+0x268>
 8001c34:	46e1      	mov	r9, ip
 8001c36:	f1be 0f08 	cmp.w	lr, #8
 8001c3a:	d01c      	beq.n	8001c76 <_printf_i+0x21e>
 8001c3c:	ebac 0309 	sub.w	r3, ip, r9
 8001c40:	6123      	str	r3, [r4, #16]
 8001c42:	e74f      	b.n	8001ae4 <_printf_i+0x8c>
 8001c44:	2358      	movs	r3, #88	@ 0x58
 8001c46:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001c4a:	4821      	ldr	r0, [pc, #132]	@ (8001cd0 <_printf_i+0x278>)
 8001c4c:	6823      	ldr	r3, [r4, #0]
 8001c4e:	e7cf      	b.n	8001bf0 <_printf_i+0x198>
 8001c50:	6823      	ldr	r3, [r4, #0]
 8001c52:	e7c9      	b.n	8001be8 <_printf_i+0x190>
 8001c54:	4675      	mov	r5, lr
 8001c56:	46e1      	mov	r9, ip
 8001c58:	fbb1 f3f5 	udiv	r3, r1, r5
 8001c5c:	fb05 1a13 	mls	sl, r5, r3, r1
 8001c60:	460a      	mov	r2, r1
 8001c62:	42aa      	cmp	r2, r5
 8001c64:	f810 100a 	ldrb.w	r1, [r0, sl]
 8001c68:	f809 1d01 	strb.w	r1, [r9, #-1]!
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	d2f3      	bcs.n	8001c58 <_printf_i+0x200>
 8001c70:	f1be 0f08 	cmp.w	lr, #8
 8001c74:	d1e2      	bne.n	8001c3c <_printf_i+0x1e4>
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	07d8      	lsls	r0, r3, #31
 8001c7a:	d5df      	bpl.n	8001c3c <_printf_i+0x1e4>
 8001c7c:	6862      	ldr	r2, [r4, #4]
 8001c7e:	6923      	ldr	r3, [r4, #16]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	dcdb      	bgt.n	8001c3c <_printf_i+0x1e4>
 8001c84:	2330      	movs	r3, #48	@ 0x30
 8001c86:	f809 3c01 	strb.w	r3, [r9, #-1]
 8001c8a:	f109 39ff 	add.w	r9, r9, #4294967295
 8001c8e:	e7d5      	b.n	8001c3c <_printf_i+0x1e4>
 8001c90:	6811      	ldr	r1, [r2, #0]
 8001c92:	e7b5      	b.n	8001c00 <_printf_i+0x1a8>
 8001c94:	8018      	strh	r0, [r3, #0]
 8001c96:	e722      	b.n	8001ade <_printf_i+0x86>
 8001c98:	8819      	ldrh	r1, [r3, #0]
 8001c9a:	e77f      	b.n	8001b9c <_printf_i+0x144>
 8001c9c:	f9b2 1000 	ldrsh.w	r1, [r2]
 8001ca0:	4608      	mov	r0, r1
 8001ca2:	e76a      	b.n	8001b7a <_printf_i+0x122>
 8001ca4:	202d      	movs	r0, #45	@ 0x2d
 8001ca6:	2a00      	cmp	r2, #0
 8001ca8:	60a2      	str	r2, [r4, #8]
 8001caa:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8001cae:	db02      	blt.n	8001cb6 <_printf_i+0x25e>
 8001cb0:	f023 0304 	bic.w	r3, r3, #4
 8001cb4:	6023      	str	r3, [r4, #0]
 8001cb6:	250a      	movs	r5, #10
 8001cb8:	4805      	ldr	r0, [pc, #20]	@ (8001cd0 <_printf_i+0x278>)
 8001cba:	4249      	negs	r1, r1
 8001cbc:	46ae      	mov	lr, r5
 8001cbe:	e7ca      	b.n	8001c56 <_printf_i+0x1fe>
 8001cc0:	7803      	ldrb	r3, [r0, #0]
 8001cc2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001cc6:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8001cca:	e7b4      	b.n	8001c36 <_printf_i+0x1de>
 8001ccc:	6860      	ldr	r0, [r4, #4]
 8001cce:	e744      	b.n	8001b5a <_printf_i+0x102>
 8001cd0:	080057ac 	.word	0x080057ac
 8001cd4:	080057c0 	.word	0x080057c0

08001cd8 <__sfvwrite_r>:
 8001cd8:	6893      	ldr	r3, [r2, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 80f6 	beq.w	8001ecc <__sfvwrite_r+0x1f4>
 8001ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ce4:	f9b1 c00c 	ldrsh.w	ip, [r1, #12]
 8001ce8:	f01c 0f08 	tst.w	ip, #8
 8001cec:	b083      	sub	sp, #12
 8001cee:	4690      	mov	r8, r2
 8001cf0:	4681      	mov	r9, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	d031      	beq.n	8001d5a <__sfvwrite_r+0x82>
 8001cf6:	690b      	ldr	r3, [r1, #16]
 8001cf8:	b37b      	cbz	r3, 8001d5a <__sfvwrite_r+0x82>
 8001cfa:	f01c 0702 	ands.w	r7, ip, #2
 8001cfe:	f8d8 6000 	ldr.w	r6, [r8]
 8001d02:	d038      	beq.n	8001d76 <__sfvwrite_r+0x9e>
 8001d04:	2700      	movs	r7, #0
 8001d06:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8001d0a:	6a21      	ldr	r1, [r4, #32]
 8001d0c:	f8df a2bc 	ldr.w	sl, [pc, #700]	@ 8001fcc <__sfvwrite_r+0x2f4>
 8001d10:	463d      	mov	r5, r7
 8001d12:	4555      	cmp	r5, sl
 8001d14:	462b      	mov	r3, r5
 8001d16:	463a      	mov	r2, r7
 8001d18:	bf28      	it	cs
 8001d1a:	4653      	movcs	r3, sl
 8001d1c:	4648      	mov	r0, r9
 8001d1e:	b1c5      	cbz	r5, 8001d52 <__sfvwrite_r+0x7a>
 8001d20:	47d8      	blx	fp
 8001d22:	2800      	cmp	r0, #0
 8001d24:	f340 80c8 	ble.w	8001eb8 <__sfvwrite_r+0x1e0>
 8001d28:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8001d2c:	1a1b      	subs	r3, r3, r0
 8001d2e:	4407      	add	r7, r0
 8001d30:	1a2d      	subs	r5, r5, r0
 8001d32:	f8c8 3008 	str.w	r3, [r8, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f000 80b4 	beq.w	8001ea4 <__sfvwrite_r+0x1cc>
 8001d3c:	4555      	cmp	r5, sl
 8001d3e:	462b      	mov	r3, r5
 8001d40:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8001d44:	6a21      	ldr	r1, [r4, #32]
 8001d46:	bf28      	it	cs
 8001d48:	4653      	movcs	r3, sl
 8001d4a:	463a      	mov	r2, r7
 8001d4c:	4648      	mov	r0, r9
 8001d4e:	2d00      	cmp	r5, #0
 8001d50:	d1e6      	bne.n	8001d20 <__sfvwrite_r+0x48>
 8001d52:	e9d6 7500 	ldrd	r7, r5, [r6]
 8001d56:	3608      	adds	r6, #8
 8001d58:	e7db      	b.n	8001d12 <__sfvwrite_r+0x3a>
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	4648      	mov	r0, r9
 8001d5e:	f000 f987 	bl	8002070 <__swsetup_r>
 8001d62:	2800      	cmp	r0, #0
 8001d64:	f040 80ad 	bne.w	8001ec2 <__sfvwrite_r+0x1ea>
 8001d68:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8001d6c:	f8d8 6000 	ldr.w	r6, [r8]
 8001d70:	f01c 0702 	ands.w	r7, ip, #2
 8001d74:	d1c6      	bne.n	8001d04 <__sfvwrite_r+0x2c>
 8001d76:	f01c 0a01 	ands.w	sl, ip, #1
 8001d7a:	d163      	bne.n	8001e44 <__sfvwrite_r+0x16c>
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	68a1      	ldr	r1, [r4, #8]
 8001d80:	4657      	mov	r7, sl
 8001d82:	4618      	mov	r0, r3
 8001d84:	468b      	mov	fp, r1
 8001d86:	2f00      	cmp	r7, #0
 8001d88:	d058      	beq.n	8001e3c <__sfvwrite_r+0x164>
 8001d8a:	f41c 7f00 	tst.w	ip, #512	@ 0x200
 8001d8e:	f000 80b1 	beq.w	8001ef4 <__sfvwrite_r+0x21c>
 8001d92:	42b9      	cmp	r1, r7
 8001d94:	460a      	mov	r2, r1
 8001d96:	f200 80dd 	bhi.w	8001f54 <__sfvwrite_r+0x27c>
 8001d9a:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 8001d9e:	d02f      	beq.n	8001e00 <__sfvwrite_r+0x128>
 8001da0:	6921      	ldr	r1, [r4, #16]
 8001da2:	6962      	ldr	r2, [r4, #20]
 8001da4:	1a5d      	subs	r5, r3, r1
 8001da6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001daa:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001dae:	1c6b      	adds	r3, r5, #1
 8001db0:	1052      	asrs	r2, r2, #1
 8001db2:	443b      	add	r3, r7
 8001db4:	4293      	cmp	r3, r2
 8001db6:	bf92      	itee	ls
 8001db8:	4693      	movls	fp, r2
 8001dba:	469b      	movhi	fp, r3
 8001dbc:	461a      	movhi	r2, r3
 8001dbe:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 8001dc2:	f000 80e6 	beq.w	8001f92 <__sfvwrite_r+0x2ba>
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4648      	mov	r0, r9
 8001dca:	f7fe febf 	bl	8000b4c <_malloc_r>
 8001dce:	2800      	cmp	r0, #0
 8001dd0:	f000 80f5 	beq.w	8001fbe <__sfvwrite_r+0x2e6>
 8001dd4:	462a      	mov	r2, r5
 8001dd6:	6921      	ldr	r1, [r4, #16]
 8001dd8:	9001      	str	r0, [sp, #4]
 8001dda:	f000 fbc1 	bl	8002560 <memcpy>
 8001dde:	89a2      	ldrh	r2, [r4, #12]
 8001de0:	9b01      	ldr	r3, [sp, #4]
 8001de2:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8001de6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dea:	81a2      	strh	r2, [r4, #12]
 8001dec:	1958      	adds	r0, r3, r5
 8001dee:	ebab 0505 	sub.w	r5, fp, r5
 8001df2:	f8c4 b014 	str.w	fp, [r4, #20]
 8001df6:	6123      	str	r3, [r4, #16]
 8001df8:	60a5      	str	r5, [r4, #8]
 8001dfa:	6020      	str	r0, [r4, #0]
 8001dfc:	46bb      	mov	fp, r7
 8001dfe:	463a      	mov	r2, r7
 8001e00:	4651      	mov	r1, sl
 8001e02:	9201      	str	r2, [sp, #4]
 8001e04:	f000 f994 	bl	8002130 <memmove>
 8001e08:	68a1      	ldr	r1, [r4, #8]
 8001e0a:	6823      	ldr	r3, [r4, #0]
 8001e0c:	9a01      	ldr	r2, [sp, #4]
 8001e0e:	eba1 010b 	sub.w	r1, r1, fp
 8001e12:	441a      	add	r2, r3
 8001e14:	463d      	mov	r5, r7
 8001e16:	60a1      	str	r1, [r4, #8]
 8001e18:	6022      	str	r2, [r4, #0]
 8001e1a:	2700      	movs	r7, #0
 8001e1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8001e20:	1b5b      	subs	r3, r3, r5
 8001e22:	44aa      	add	sl, r5
 8001e24:	f8c8 3008 	str.w	r3, [r8, #8]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d03b      	beq.n	8001ea4 <__sfvwrite_r+0x1cc>
 8001e2c:	6823      	ldr	r3, [r4, #0]
 8001e2e:	68a1      	ldr	r1, [r4, #8]
 8001e30:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8001e34:	4618      	mov	r0, r3
 8001e36:	468b      	mov	fp, r1
 8001e38:	2f00      	cmp	r7, #0
 8001e3a:	d1a6      	bne.n	8001d8a <__sfvwrite_r+0xb2>
 8001e3c:	e9d6 a700 	ldrd	sl, r7, [r6]
 8001e40:	3608      	adds	r6, #8
 8001e42:	e79e      	b.n	8001d82 <__sfvwrite_r+0xaa>
 8001e44:	4638      	mov	r0, r7
 8001e46:	46bb      	mov	fp, r7
 8001e48:	463d      	mov	r5, r7
 8001e4a:	2d00      	cmp	r5, #0
 8001e4c:	d040      	beq.n	8001ed0 <__sfvwrite_r+0x1f8>
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	d045      	beq.n	8001ede <__sfvwrite_r+0x206>
 8001e52:	463a      	mov	r2, r7
 8001e54:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 8001e58:	6820      	ldr	r0, [r4, #0]
 8001e5a:	68a1      	ldr	r1, [r4, #8]
 8001e5c:	42aa      	cmp	r2, r5
 8001e5e:	bf28      	it	cs
 8001e60:	462a      	movcs	r2, r5
 8001e62:	4560      	cmp	r0, ip
 8001e64:	d904      	bls.n	8001e70 <__sfvwrite_r+0x198>
 8001e66:	eb01 0a03 	add.w	sl, r1, r3
 8001e6a:	4552      	cmp	r2, sl
 8001e6c:	f300 8082 	bgt.w	8001f74 <__sfvwrite_r+0x29c>
 8001e70:	4293      	cmp	r3, r2
 8001e72:	dc72      	bgt.n	8001f5a <__sfvwrite_r+0x282>
 8001e74:	6a21      	ldr	r1, [r4, #32]
 8001e76:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8001e7a:	465a      	mov	r2, fp
 8001e7c:	4648      	mov	r0, r9
 8001e7e:	47e0      	blx	ip
 8001e80:	f1b0 0a00 	subs.w	sl, r0, #0
 8001e84:	dd18      	ble.n	8001eb8 <__sfvwrite_r+0x1e0>
 8001e86:	ebb7 070a 	subs.w	r7, r7, sl
 8001e8a:	d00f      	beq.n	8001eac <__sfvwrite_r+0x1d4>
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8001e92:	eba3 030a 	sub.w	r3, r3, sl
 8001e96:	44d3      	add	fp, sl
 8001e98:	eba5 050a 	sub.w	r5, r5, sl
 8001e9c:	f8c8 3008 	str.w	r3, [r8, #8]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1d2      	bne.n	8001e4a <__sfvwrite_r+0x172>
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	b003      	add	sp, #12
 8001ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eac:	4621      	mov	r1, r4
 8001eae:	4648      	mov	r0, r9
 8001eb0:	f7ff fb2e 	bl	8001510 <_fflush_r>
 8001eb4:	2800      	cmp	r0, #0
 8001eb6:	d0ea      	beq.n	8001e8e <__sfvwrite_r+0x1b6>
 8001eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ec0:	81a3      	strh	r3, [r4, #12]
 8001ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec6:	b003      	add	sp, #12
 8001ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ecc:	2000      	movs	r0, #0
 8001ece:	4770      	bx	lr
 8001ed0:	6875      	ldr	r5, [r6, #4]
 8001ed2:	4633      	mov	r3, r6
 8001ed4:	3608      	adds	r6, #8
 8001ed6:	2d00      	cmp	r5, #0
 8001ed8:	d0fa      	beq.n	8001ed0 <__sfvwrite_r+0x1f8>
 8001eda:	f8d3 b000 	ldr.w	fp, [r3]
 8001ede:	462a      	mov	r2, r5
 8001ee0:	210a      	movs	r1, #10
 8001ee2:	4658      	mov	r0, fp
 8001ee4:	f000 faec 	bl	80024c0 <memchr>
 8001ee8:	2800      	cmp	r0, #0
 8001eea:	d065      	beq.n	8001fb8 <__sfvwrite_r+0x2e0>
 8001eec:	3001      	adds	r0, #1
 8001eee:	eba0 070b 	sub.w	r7, r0, fp
 8001ef2:	e7ae      	b.n	8001e52 <__sfvwrite_r+0x17a>
 8001ef4:	6922      	ldr	r2, [r4, #16]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d314      	bcc.n	8001f24 <__sfvwrite_r+0x24c>
 8001efa:	6962      	ldr	r2, [r4, #20]
 8001efc:	42ba      	cmp	r2, r7
 8001efe:	d811      	bhi.n	8001f24 <__sfvwrite_r+0x24c>
 8001f00:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001f04:	42bb      	cmp	r3, r7
 8001f06:	bf28      	it	cs
 8001f08:	463b      	movcs	r3, r7
 8001f0a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8001f0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001f10:	6a21      	ldr	r1, [r4, #32]
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	4648      	mov	r0, r9
 8001f18:	4652      	mov	r2, sl
 8001f1a:	47a8      	blx	r5
 8001f1c:	1e05      	subs	r5, r0, #0
 8001f1e:	ddcb      	ble.n	8001eb8 <__sfvwrite_r+0x1e0>
 8001f20:	1b7f      	subs	r7, r7, r5
 8001f22:	e77b      	b.n	8001e1c <__sfvwrite_r+0x144>
 8001f24:	42b9      	cmp	r1, r7
 8001f26:	bf28      	it	cs
 8001f28:	4639      	movcs	r1, r7
 8001f2a:	460d      	mov	r5, r1
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	460a      	mov	r2, r1
 8001f30:	4651      	mov	r1, sl
 8001f32:	f000 f8fd 	bl	8002130 <memmove>
 8001f36:	68a1      	ldr	r1, [r4, #8]
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	1b49      	subs	r1, r1, r5
 8001f3c:	442b      	add	r3, r5
 8001f3e:	60a1      	str	r1, [r4, #8]
 8001f40:	6023      	str	r3, [r4, #0]
 8001f42:	2900      	cmp	r1, #0
 8001f44:	d1ec      	bne.n	8001f20 <__sfvwrite_r+0x248>
 8001f46:	4621      	mov	r1, r4
 8001f48:	4648      	mov	r0, r9
 8001f4a:	f7ff fae1 	bl	8001510 <_fflush_r>
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d0e6      	beq.n	8001f20 <__sfvwrite_r+0x248>
 8001f52:	e7b1      	b.n	8001eb8 <__sfvwrite_r+0x1e0>
 8001f54:	46bb      	mov	fp, r7
 8001f56:	463a      	mov	r2, r7
 8001f58:	e752      	b.n	8001e00 <__sfvwrite_r+0x128>
 8001f5a:	4659      	mov	r1, fp
 8001f5c:	9201      	str	r2, [sp, #4]
 8001f5e:	f000 f8e7 	bl	8002130 <memmove>
 8001f62:	9a01      	ldr	r2, [sp, #4]
 8001f64:	68a3      	ldr	r3, [r4, #8]
 8001f66:	1a9b      	subs	r3, r3, r2
 8001f68:	60a3      	str	r3, [r4, #8]
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	6023      	str	r3, [r4, #0]
 8001f70:	4692      	mov	sl, r2
 8001f72:	e788      	b.n	8001e86 <__sfvwrite_r+0x1ae>
 8001f74:	4659      	mov	r1, fp
 8001f76:	4652      	mov	r2, sl
 8001f78:	f000 f8da 	bl	8002130 <memmove>
 8001f7c:	6823      	ldr	r3, [r4, #0]
 8001f7e:	4453      	add	r3, sl
 8001f80:	6023      	str	r3, [r4, #0]
 8001f82:	4621      	mov	r1, r4
 8001f84:	4648      	mov	r0, r9
 8001f86:	f7ff fac3 	bl	8001510 <_fflush_r>
 8001f8a:	2800      	cmp	r0, #0
 8001f8c:	f43f af7b 	beq.w	8001e86 <__sfvwrite_r+0x1ae>
 8001f90:	e792      	b.n	8001eb8 <__sfvwrite_r+0x1e0>
 8001f92:	4648      	mov	r0, r9
 8001f94:	f000 fb7e 	bl	8002694 <_realloc_r>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	f47f af26 	bne.w	8001dec <__sfvwrite_r+0x114>
 8001fa0:	6921      	ldr	r1, [r4, #16]
 8001fa2:	4648      	mov	r0, r9
 8001fa4:	f7ff f9ce 	bl	8001344 <_free_r>
 8001fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fac:	220c      	movs	r2, #12
 8001fae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fb2:	f8c9 2000 	str.w	r2, [r9]
 8001fb6:	e781      	b.n	8001ebc <__sfvwrite_r+0x1e4>
 8001fb8:	1c6a      	adds	r2, r5, #1
 8001fba:	4617      	mov	r7, r2
 8001fbc:	e74a      	b.n	8001e54 <__sfvwrite_r+0x17c>
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fc4:	f8c9 2000 	str.w	r2, [r9]
 8001fc8:	e778      	b.n	8001ebc <__sfvwrite_r+0x1e4>
 8001fca:	bf00      	nop
 8001fcc:	7ffffc00 	.word	0x7ffffc00

08001fd0 <__swbuf_r>:
 8001fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fd2:	460d      	mov	r5, r1
 8001fd4:	4614      	mov	r4, r2
 8001fd6:	4606      	mov	r6, r0
 8001fd8:	b110      	cbz	r0, 8001fe0 <__swbuf_r+0x10>
 8001fda:	6a03      	ldr	r3, [r0, #32]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d037      	beq.n	8002050 <__swbuf_r+0x80>
 8001fe0:	89a3      	ldrh	r3, [r4, #12]
 8001fe2:	69a2      	ldr	r2, [r4, #24]
 8001fe4:	60a2      	str	r2, [r4, #8]
 8001fe6:	071a      	lsls	r2, r3, #28
 8001fe8:	d519      	bpl.n	800201e <__swbuf_r+0x4e>
 8001fea:	6923      	ldr	r3, [r4, #16]
 8001fec:	b1bb      	cbz	r3, 800201e <__swbuf_r+0x4e>
 8001fee:	6822      	ldr	r2, [r4, #0]
 8001ff0:	6961      	ldr	r1, [r4, #20]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	b2ed      	uxtb	r5, r5
 8001ff6:	4299      	cmp	r1, r3
 8001ff8:	462f      	mov	r7, r5
 8001ffa:	dd20      	ble.n	800203e <__swbuf_r+0x6e>
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	68a1      	ldr	r1, [r4, #8]
 8002000:	3901      	subs	r1, #1
 8002002:	60a1      	str	r1, [r4, #8]
 8002004:	1c51      	adds	r1, r2, #1
 8002006:	6021      	str	r1, [r4, #0]
 8002008:	7015      	strb	r5, [r2, #0]
 800200a:	6962      	ldr	r2, [r4, #20]
 800200c:	429a      	cmp	r2, r3
 800200e:	d00d      	beq.n	800202c <__swbuf_r+0x5c>
 8002010:	89a3      	ldrh	r3, [r4, #12]
 8002012:	07db      	lsls	r3, r3, #31
 8002014:	d501      	bpl.n	800201a <__swbuf_r+0x4a>
 8002016:	2d0a      	cmp	r5, #10
 8002018:	d008      	beq.n	800202c <__swbuf_r+0x5c>
 800201a:	4638      	mov	r0, r7
 800201c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800201e:	4621      	mov	r1, r4
 8002020:	4630      	mov	r0, r6
 8002022:	f000 f825 	bl	8002070 <__swsetup_r>
 8002026:	b938      	cbnz	r0, 8002038 <__swbuf_r+0x68>
 8002028:	6923      	ldr	r3, [r4, #16]
 800202a:	e7e0      	b.n	8001fee <__swbuf_r+0x1e>
 800202c:	4621      	mov	r1, r4
 800202e:	4630      	mov	r0, r6
 8002030:	f7ff fa6e 	bl	8001510 <_fflush_r>
 8002034:	2800      	cmp	r0, #0
 8002036:	d0f0      	beq.n	800201a <__swbuf_r+0x4a>
 8002038:	f04f 37ff 	mov.w	r7, #4294967295
 800203c:	e7ed      	b.n	800201a <__swbuf_r+0x4a>
 800203e:	4621      	mov	r1, r4
 8002040:	4630      	mov	r0, r6
 8002042:	f7ff fa65 	bl	8001510 <_fflush_r>
 8002046:	2800      	cmp	r0, #0
 8002048:	d1f6      	bne.n	8002038 <__swbuf_r+0x68>
 800204a:	6822      	ldr	r2, [r4, #0]
 800204c:	2301      	movs	r3, #1
 800204e:	e7d6      	b.n	8001ffe <__swbuf_r+0x2e>
 8002050:	f7fe ff9a 	bl	8000f88 <__sinit>
 8002054:	e7c4      	b.n	8001fe0 <__swbuf_r+0x10>
 8002056:	bf00      	nop

08002058 <__swbuf>:
 8002058:	b410      	push	{r4}
 800205a:	4c04      	ldr	r4, [pc, #16]	@ (800206c <__swbuf+0x14>)
 800205c:	4603      	mov	r3, r0
 800205e:	460a      	mov	r2, r1
 8002060:	6820      	ldr	r0, [r4, #0]
 8002062:	bc10      	pop	{r4}
 8002064:	4619      	mov	r1, r3
 8002066:	f7ff bfb3 	b.w	8001fd0 <__swbuf_r>
 800206a:	bf00      	nop
 800206c:	2000001c 	.word	0x2000001c

08002070 <__swsetup_r>:
 8002070:	b538      	push	{r3, r4, r5, lr}
 8002072:	4b2e      	ldr	r3, [pc, #184]	@ (800212c <__swsetup_r+0xbc>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4605      	mov	r5, r0
 8002078:	460c      	mov	r4, r1
 800207a:	b113      	cbz	r3, 8002082 <__swsetup_r+0x12>
 800207c:	6a1a      	ldr	r2, [r3, #32]
 800207e:	2a00      	cmp	r2, #0
 8002080:	d04b      	beq.n	800211a <__swsetup_r+0xaa>
 8002082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002086:	0718      	lsls	r0, r3, #28
 8002088:	d51c      	bpl.n	80020c4 <__swsetup_r+0x54>
 800208a:	6922      	ldr	r2, [r4, #16]
 800208c:	b322      	cbz	r2, 80020d8 <__swsetup_r+0x68>
 800208e:	f013 0101 	ands.w	r1, r3, #1
 8002092:	d007      	beq.n	80020a4 <__swsetup_r+0x34>
 8002094:	6961      	ldr	r1, [r4, #20]
 8002096:	2000      	movs	r0, #0
 8002098:	4249      	negs	r1, r1
 800209a:	60a0      	str	r0, [r4, #8]
 800209c:	61a1      	str	r1, [r4, #24]
 800209e:	b13a      	cbz	r2, 80020b0 <__swsetup_r+0x40>
 80020a0:	2000      	movs	r0, #0
 80020a2:	bd38      	pop	{r3, r4, r5, pc}
 80020a4:	0798      	lsls	r0, r3, #30
 80020a6:	bf58      	it	pl
 80020a8:	6961      	ldrpl	r1, [r4, #20]
 80020aa:	60a1      	str	r1, [r4, #8]
 80020ac:	2a00      	cmp	r2, #0
 80020ae:	d1f7      	bne.n	80020a0 <__swsetup_r+0x30>
 80020b0:	0619      	lsls	r1, r3, #24
 80020b2:	bf58      	it	pl
 80020b4:	4610      	movpl	r0, r2
 80020b6:	d5f4      	bpl.n	80020a2 <__swsetup_r+0x32>
 80020b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020bc:	81a3      	strh	r3, [r4, #12]
 80020be:	f04f 30ff 	mov.w	r0, #4294967295
 80020c2:	bd38      	pop	{r3, r4, r5, pc}
 80020c4:	06d9      	lsls	r1, r3, #27
 80020c6:	d52c      	bpl.n	8002122 <__swsetup_r+0xb2>
 80020c8:	075a      	lsls	r2, r3, #29
 80020ca:	d412      	bmi.n	80020f2 <__swsetup_r+0x82>
 80020cc:	6922      	ldr	r2, [r4, #16]
 80020ce:	f043 0308 	orr.w	r3, r3, #8
 80020d2:	81a3      	strh	r3, [r4, #12]
 80020d4:	2a00      	cmp	r2, #0
 80020d6:	d1da      	bne.n	800208e <__swsetup_r+0x1e>
 80020d8:	f403 7120 	and.w	r1, r3, #640	@ 0x280
 80020dc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80020e0:	d0d5      	beq.n	800208e <__swsetup_r+0x1e>
 80020e2:	4621      	mov	r1, r4
 80020e4:	4628      	mov	r0, r5
 80020e6:	f000 fb09 	bl	80026fc <__smakebuf_r>
 80020ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020ee:	6922      	ldr	r2, [r4, #16]
 80020f0:	e7cd      	b.n	800208e <__swsetup_r+0x1e>
 80020f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80020f4:	b151      	cbz	r1, 800210c <__swsetup_r+0x9c>
 80020f6:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 80020fa:	4291      	cmp	r1, r2
 80020fc:	d004      	beq.n	8002108 <__swsetup_r+0x98>
 80020fe:	4628      	mov	r0, r5
 8002100:	f7ff f920 	bl	8001344 <_free_r>
 8002104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	6362      	str	r2, [r4, #52]	@ 0x34
 800210c:	6922      	ldr	r2, [r4, #16]
 800210e:	2100      	movs	r1, #0
 8002110:	e9c4 2100 	strd	r2, r1, [r4]
 8002114:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002118:	e7d9      	b.n	80020ce <__swsetup_r+0x5e>
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe ff34 	bl	8000f88 <__sinit>
 8002120:	e7af      	b.n	8002082 <__swsetup_r+0x12>
 8002122:	2209      	movs	r2, #9
 8002124:	602a      	str	r2, [r5, #0]
 8002126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800212a:	e7c7      	b.n	80020bc <__swsetup_r+0x4c>
 800212c:	2000001c 	.word	0x2000001c

08002130 <memmove>:
 8002130:	4288      	cmp	r0, r1
 8002132:	d90e      	bls.n	8002152 <memmove+0x22>
 8002134:	188b      	adds	r3, r1, r2
 8002136:	4283      	cmp	r3, r0
 8002138:	d90b      	bls.n	8002152 <memmove+0x22>
 800213a:	eb00 0c02 	add.w	ip, r0, r2
 800213e:	2a00      	cmp	r2, #0
 8002140:	d06e      	beq.n	8002220 <memmove+0xf0>
 8002142:	4662      	mov	r2, ip
 8002144:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 8002148:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800214c:	4299      	cmp	r1, r3
 800214e:	d1f9      	bne.n	8002144 <memmove+0x14>
 8002150:	4770      	bx	lr
 8002152:	2a0f      	cmp	r2, #15
 8002154:	d80f      	bhi.n	8002176 <memmove+0x46>
 8002156:	4603      	mov	r3, r0
 8002158:	f102 3cff 	add.w	ip, r2, #4294967295
 800215c:	2a00      	cmp	r2, #0
 800215e:	d05f      	beq.n	8002220 <memmove+0xf0>
 8002160:	f10c 0c01 	add.w	ip, ip, #1
 8002164:	3b01      	subs	r3, #1
 8002166:	448c      	add	ip, r1
 8002168:	f811 2b01 	ldrb.w	r2, [r1], #1
 800216c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002170:	4561      	cmp	r1, ip
 8002172:	d1f9      	bne.n	8002168 <memmove+0x38>
 8002174:	4770      	bx	lr
 8002176:	ea40 0301 	orr.w	r3, r0, r1
 800217a:	079b      	lsls	r3, r3, #30
 800217c:	d151      	bne.n	8002222 <memmove+0xf2>
 800217e:	f1a2 0310 	sub.w	r3, r2, #16
 8002182:	b570      	push	{r4, r5, r6, lr}
 8002184:	f101 0c20 	add.w	ip, r1, #32
 8002188:	f023 050f 	bic.w	r5, r3, #15
 800218c:	f101 0e10 	add.w	lr, r1, #16
 8002190:	f100 0410 	add.w	r4, r0, #16
 8002194:	44ac      	add	ip, r5
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800219c:	f844 5c10 	str.w	r5, [r4, #-16]
 80021a0:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 80021a4:	f844 5c0c 	str.w	r5, [r4, #-12]
 80021a8:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 80021ac:	f844 5c08 	str.w	r5, [r4, #-8]
 80021b0:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 80021b4:	f844 5c04 	str.w	r5, [r4, #-4]
 80021b8:	f10e 0e10 	add.w	lr, lr, #16
 80021bc:	45e6      	cmp	lr, ip
 80021be:	f104 0410 	add.w	r4, r4, #16
 80021c2:	d1e9      	bne.n	8002198 <memmove+0x68>
 80021c4:	3301      	adds	r3, #1
 80021c6:	f012 0f0c 	tst.w	r2, #12
 80021ca:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80021ce:	f002 040f 	and.w	r4, r2, #15
 80021d2:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 80021d6:	d028      	beq.n	800222a <memmove+0xfa>
 80021d8:	3c04      	subs	r4, #4
 80021da:	f024 0603 	bic.w	r6, r4, #3
 80021de:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 80021e2:	441e      	add	r6, r3
 80021e4:	1f1c      	subs	r4, r3, #4
 80021e6:	468e      	mov	lr, r1
 80021e8:	f85e 5b04 	ldr.w	r5, [lr], #4
 80021ec:	f844 5f04 	str.w	r5, [r4, #4]!
 80021f0:	42b4      	cmp	r4, r6
 80021f2:	d1f9      	bne.n	80021e8 <memmove+0xb8>
 80021f4:	f10c 0401 	add.w	r4, ip, #1
 80021f8:	f002 0203 	and.w	r2, r2, #3
 80021fc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002200:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8002204:	f102 3cff 	add.w	ip, r2, #4294967295
 8002208:	b14a      	cbz	r2, 800221e <memmove+0xee>
 800220a:	f10c 0c01 	add.w	ip, ip, #1
 800220e:	3b01      	subs	r3, #1
 8002210:	448c      	add	ip, r1
 8002212:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800221a:	4561      	cmp	r1, ip
 800221c:	d1f9      	bne.n	8002212 <memmove+0xe2>
 800221e:	bd70      	pop	{r4, r5, r6, pc}
 8002220:	4770      	bx	lr
 8002222:	f102 3cff 	add.w	ip, r2, #4294967295
 8002226:	4603      	mov	r3, r0
 8002228:	e79a      	b.n	8002160 <memmove+0x30>
 800222a:	4622      	mov	r2, r4
 800222c:	e7ea      	b.n	8002204 <memmove+0xd4>
 800222e:	bf00      	nop

08002230 <_init_signal_r>:
 8002230:	b538      	push	{r3, r4, r5, lr}
 8002232:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8002234:	b10c      	cbz	r4, 800223a <_init_signal_r+0xa>
 8002236:	2000      	movs	r0, #0
 8002238:	bd38      	pop	{r3, r4, r5, pc}
 800223a:	2180      	movs	r1, #128	@ 0x80
 800223c:	4605      	mov	r5, r0
 800223e:	f7fe fc85 	bl	8000b4c <_malloc_r>
 8002242:	4602      	mov	r2, r0
 8002244:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8002246:	b130      	cbz	r0, 8002256 <_init_signal_r+0x26>
 8002248:	1f03      	subs	r3, r0, #4
 800224a:	327c      	adds	r2, #124	@ 0x7c
 800224c:	f843 4f04 	str.w	r4, [r3, #4]!
 8002250:	4293      	cmp	r3, r2
 8002252:	d1fb      	bne.n	800224c <_init_signal_r+0x1c>
 8002254:	e7ef      	b.n	8002236 <_init_signal_r+0x6>
 8002256:	f04f 30ff 	mov.w	r0, #4294967295
 800225a:	bd38      	pop	{r3, r4, r5, pc}

0800225c <_signal_r>:
 800225c:	b530      	push	{r4, r5, lr}
 800225e:	291f      	cmp	r1, #31
 8002260:	b083      	sub	sp, #12
 8002262:	4605      	mov	r5, r0
 8002264:	d808      	bhi.n	8002278 <_signal_r+0x1c>
 8002266:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002268:	460c      	mov	r4, r1
 800226a:	b153      	cbz	r3, 8002282 <_signal_r+0x26>
 800226c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002270:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8002274:	b003      	add	sp, #12
 8002276:	bd30      	pop	{r4, r5, pc}
 8002278:	2316      	movs	r3, #22
 800227a:	6003      	str	r3, [r0, #0]
 800227c:	f04f 30ff 	mov.w	r0, #4294967295
 8002280:	e7f8      	b.n	8002274 <_signal_r+0x18>
 8002282:	2180      	movs	r1, #128	@ 0x80
 8002284:	9201      	str	r2, [sp, #4]
 8002286:	f7fe fc61 	bl	8000b4c <_malloc_r>
 800228a:	9a01      	ldr	r2, [sp, #4]
 800228c:	63e8      	str	r0, [r5, #60]	@ 0x3c
 800228e:	4603      	mov	r3, r0
 8002290:	2800      	cmp	r0, #0
 8002292:	d0f3      	beq.n	800227c <_signal_r+0x20>
 8002294:	1f01      	subs	r1, r0, #4
 8002296:	f100 057c 	add.w	r5, r0, #124	@ 0x7c
 800229a:	2000      	movs	r0, #0
 800229c:	f841 0f04 	str.w	r0, [r1, #4]!
 80022a0:	42a9      	cmp	r1, r5
 80022a2:	d1fb      	bne.n	800229c <_signal_r+0x40>
 80022a4:	e7e2      	b.n	800226c <_signal_r+0x10>
 80022a6:	bf00      	nop

080022a8 <_raise_r>:
 80022a8:	291f      	cmp	r1, #31
 80022aa:	b538      	push	{r3, r4, r5, lr}
 80022ac:	4605      	mov	r5, r0
 80022ae:	d81e      	bhi.n	80022ee <_raise_r+0x46>
 80022b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80022b2:	460c      	mov	r4, r1
 80022b4:	b16a      	cbz	r2, 80022d2 <_raise_r+0x2a>
 80022b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80022ba:	b153      	cbz	r3, 80022d2 <_raise_r+0x2a>
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d006      	beq.n	80022ce <_raise_r+0x26>
 80022c0:	1c59      	adds	r1, r3, #1
 80022c2:	d010      	beq.n	80022e6 <_raise_r+0x3e>
 80022c4:	2100      	movs	r1, #0
 80022c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80022ca:	4620      	mov	r0, r4
 80022cc:	4798      	blx	r3
 80022ce:	2000      	movs	r0, #0
 80022d0:	bd38      	pop	{r3, r4, r5, pc}
 80022d2:	4628      	mov	r0, r5
 80022d4:	f000 f8f2 	bl	80024bc <_getpid_r>
 80022d8:	4622      	mov	r2, r4
 80022da:	4601      	mov	r1, r0
 80022dc:	4628      	mov	r0, r5
 80022de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022e2:	f000 b8d5 	b.w	8002490 <_kill_r>
 80022e6:	2316      	movs	r3, #22
 80022e8:	6003      	str	r3, [r0, #0]
 80022ea:	2001      	movs	r0, #1
 80022ec:	bd38      	pop	{r3, r4, r5, pc}
 80022ee:	2316      	movs	r3, #22
 80022f0:	6003      	str	r3, [r0, #0]
 80022f2:	f04f 30ff 	mov.w	r0, #4294967295
 80022f6:	bd38      	pop	{r3, r4, r5, pc}

080022f8 <__sigtramp_r>:
 80022f8:	291f      	cmp	r1, #31
 80022fa:	d82a      	bhi.n	8002352 <__sigtramp_r+0x5a>
 80022fc:	b538      	push	{r3, r4, r5, lr}
 80022fe:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002300:	460c      	mov	r4, r1
 8002302:	4605      	mov	r5, r0
 8002304:	b1a3      	cbz	r3, 8002330 <__sigtramp_r+0x38>
 8002306:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 800230a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800230e:	b14a      	cbz	r2, 8002324 <__sigtramp_r+0x2c>
 8002310:	1c51      	adds	r1, r2, #1
 8002312:	d00b      	beq.n	800232c <__sigtramp_r+0x34>
 8002314:	2a01      	cmp	r2, #1
 8002316:	d007      	beq.n	8002328 <__sigtramp_r+0x30>
 8002318:	2500      	movs	r5, #0
 800231a:	4620      	mov	r0, r4
 800231c:	601d      	str	r5, [r3, #0]
 800231e:	4790      	blx	r2
 8002320:	4628      	mov	r0, r5
 8002322:	bd38      	pop	{r3, r4, r5, pc}
 8002324:	2001      	movs	r0, #1
 8002326:	bd38      	pop	{r3, r4, r5, pc}
 8002328:	2003      	movs	r0, #3
 800232a:	bd38      	pop	{r3, r4, r5, pc}
 800232c:	2002      	movs	r0, #2
 800232e:	bd38      	pop	{r3, r4, r5, pc}
 8002330:	2180      	movs	r1, #128	@ 0x80
 8002332:	f7fe fc0b 	bl	8000b4c <_malloc_r>
 8002336:	4603      	mov	r3, r0
 8002338:	63e8      	str	r0, [r5, #60]	@ 0x3c
 800233a:	b138      	cbz	r0, 800234c <__sigtramp_r+0x54>
 800233c:	1f02      	subs	r2, r0, #4
 800233e:	2100      	movs	r1, #0
 8002340:	307c      	adds	r0, #124	@ 0x7c
 8002342:	f842 1f04 	str.w	r1, [r2, #4]!
 8002346:	4290      	cmp	r0, r2
 8002348:	d1fb      	bne.n	8002342 <__sigtramp_r+0x4a>
 800234a:	e7dc      	b.n	8002306 <__sigtramp_r+0xe>
 800234c:	f04f 30ff 	mov.w	r0, #4294967295
 8002350:	bd38      	pop	{r3, r4, r5, pc}
 8002352:	f04f 30ff 	mov.w	r0, #4294967295
 8002356:	4770      	bx	lr

08002358 <raise>:
 8002358:	b538      	push	{r3, r4, r5, lr}
 800235a:	4b13      	ldr	r3, [pc, #76]	@ (80023a8 <raise+0x50>)
 800235c:	281f      	cmp	r0, #31
 800235e:	681d      	ldr	r5, [r3, #0]
 8002360:	d81d      	bhi.n	800239e <raise+0x46>
 8002362:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8002364:	4604      	mov	r4, r0
 8002366:	b162      	cbz	r2, 8002382 <raise+0x2a>
 8002368:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 800236c:	b14b      	cbz	r3, 8002382 <raise+0x2a>
 800236e:	2b01      	cmp	r3, #1
 8002370:	d005      	beq.n	800237e <raise+0x26>
 8002372:	1c59      	adds	r1, r3, #1
 8002374:	d00f      	beq.n	8002396 <raise+0x3e>
 8002376:	2100      	movs	r1, #0
 8002378:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
 800237c:	4798      	blx	r3
 800237e:	2000      	movs	r0, #0
 8002380:	bd38      	pop	{r3, r4, r5, pc}
 8002382:	4628      	mov	r0, r5
 8002384:	f000 f89a 	bl	80024bc <_getpid_r>
 8002388:	4622      	mov	r2, r4
 800238a:	4601      	mov	r1, r0
 800238c:	4628      	mov	r0, r5
 800238e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002392:	f000 b87d 	b.w	8002490 <_kill_r>
 8002396:	2316      	movs	r3, #22
 8002398:	602b      	str	r3, [r5, #0]
 800239a:	2001      	movs	r0, #1
 800239c:	bd38      	pop	{r3, r4, r5, pc}
 800239e:	2316      	movs	r3, #22
 80023a0:	602b      	str	r3, [r5, #0]
 80023a2:	f04f 30ff 	mov.w	r0, #4294967295
 80023a6:	bd38      	pop	{r3, r4, r5, pc}
 80023a8:	2000001c 	.word	0x2000001c

080023ac <signal>:
 80023ac:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <signal+0x48>)
 80023ae:	281f      	cmp	r0, #31
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	681e      	ldr	r6, [r3, #0]
 80023b4:	d808      	bhi.n	80023c8 <signal+0x1c>
 80023b6:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 80023b8:	4604      	mov	r4, r0
 80023ba:	460d      	mov	r5, r1
 80023bc:	b14b      	cbz	r3, 80023d2 <signal+0x26>
 80023be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80023c2:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
 80023c6:	bd70      	pop	{r4, r5, r6, pc}
 80023c8:	2316      	movs	r3, #22
 80023ca:	6033      	str	r3, [r6, #0]
 80023cc:	f04f 30ff 	mov.w	r0, #4294967295
 80023d0:	bd70      	pop	{r4, r5, r6, pc}
 80023d2:	2180      	movs	r1, #128	@ 0x80
 80023d4:	4630      	mov	r0, r6
 80023d6:	f7fe fbb9 	bl	8000b4c <_malloc_r>
 80023da:	4603      	mov	r3, r0
 80023dc:	63f0      	str	r0, [r6, #60]	@ 0x3c
 80023de:	2800      	cmp	r0, #0
 80023e0:	d0f4      	beq.n	80023cc <signal+0x20>
 80023e2:	1f02      	subs	r2, r0, #4
 80023e4:	2100      	movs	r1, #0
 80023e6:	307c      	adds	r0, #124	@ 0x7c
 80023e8:	f842 1f04 	str.w	r1, [r2, #4]!
 80023ec:	4290      	cmp	r0, r2
 80023ee:	d1fb      	bne.n	80023e8 <signal+0x3c>
 80023f0:	e7e5      	b.n	80023be <signal+0x12>
 80023f2:	bf00      	nop
 80023f4:	2000001c 	.word	0x2000001c

080023f8 <_init_signal>:
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <_init_signal+0x30>)
 80023fc:	681d      	ldr	r5, [r3, #0]
 80023fe:	6bec      	ldr	r4, [r5, #60]	@ 0x3c
 8002400:	b10c      	cbz	r4, 8002406 <_init_signal+0xe>
 8002402:	2000      	movs	r0, #0
 8002404:	bd38      	pop	{r3, r4, r5, pc}
 8002406:	2180      	movs	r1, #128	@ 0x80
 8002408:	4628      	mov	r0, r5
 800240a:	f7fe fb9f 	bl	8000b4c <_malloc_r>
 800240e:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8002410:	b138      	cbz	r0, 8002422 <_init_signal+0x2a>
 8002412:	1f03      	subs	r3, r0, #4
 8002414:	f100 027c 	add.w	r2, r0, #124	@ 0x7c
 8002418:	f843 4f04 	str.w	r4, [r3, #4]!
 800241c:	4293      	cmp	r3, r2
 800241e:	d1fb      	bne.n	8002418 <_init_signal+0x20>
 8002420:	e7ef      	b.n	8002402 <_init_signal+0xa>
 8002422:	f04f 30ff 	mov.w	r0, #4294967295
 8002426:	bd38      	pop	{r3, r4, r5, pc}
 8002428:	2000001c 	.word	0x2000001c

0800242c <__sigtramp>:
 800242c:	b538      	push	{r3, r4, r5, lr}
 800242e:	4b17      	ldr	r3, [pc, #92]	@ (800248c <__sigtramp+0x60>)
 8002430:	281f      	cmp	r0, #31
 8002432:	681d      	ldr	r5, [r3, #0]
 8002434:	d826      	bhi.n	8002484 <__sigtramp+0x58>
 8002436:	4604      	mov	r4, r0
 8002438:	6be8      	ldr	r0, [r5, #60]	@ 0x3c
 800243a:	b1a0      	cbz	r0, 8002466 <__sigtramp+0x3a>
 800243c:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
 8002440:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8002444:	b14b      	cbz	r3, 800245a <__sigtramp+0x2e>
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	d00b      	beq.n	8002462 <__sigtramp+0x36>
 800244a:	2b01      	cmp	r3, #1
 800244c:	d007      	beq.n	800245e <__sigtramp+0x32>
 800244e:	2500      	movs	r5, #0
 8002450:	6005      	str	r5, [r0, #0]
 8002452:	4620      	mov	r0, r4
 8002454:	4798      	blx	r3
 8002456:	4628      	mov	r0, r5
 8002458:	bd38      	pop	{r3, r4, r5, pc}
 800245a:	2001      	movs	r0, #1
 800245c:	bd38      	pop	{r3, r4, r5, pc}
 800245e:	2003      	movs	r0, #3
 8002460:	bd38      	pop	{r3, r4, r5, pc}
 8002462:	2002      	movs	r0, #2
 8002464:	bd38      	pop	{r3, r4, r5, pc}
 8002466:	2180      	movs	r1, #128	@ 0x80
 8002468:	4628      	mov	r0, r5
 800246a:	f7fe fb6f 	bl	8000b4c <_malloc_r>
 800246e:	63e8      	str	r0, [r5, #60]	@ 0x3c
 8002470:	b140      	cbz	r0, 8002484 <__sigtramp+0x58>
 8002472:	1f03      	subs	r3, r0, #4
 8002474:	f100 017c 	add.w	r1, r0, #124	@ 0x7c
 8002478:	2200      	movs	r2, #0
 800247a:	f843 2f04 	str.w	r2, [r3, #4]!
 800247e:	4299      	cmp	r1, r3
 8002480:	d1fb      	bne.n	800247a <__sigtramp+0x4e>
 8002482:	e7db      	b.n	800243c <__sigtramp+0x10>
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	bd38      	pop	{r3, r4, r5, pc}
 800248a:	bf00      	nop
 800248c:	2000001c 	.word	0x2000001c

08002490 <_kill_r>:
 8002490:	b570      	push	{r4, r5, r6, lr}
 8002492:	460c      	mov	r4, r1
 8002494:	4d08      	ldr	r5, [pc, #32]	@ (80024b8 <_kill_r+0x28>)
 8002496:	4603      	mov	r3, r0
 8002498:	2600      	movs	r6, #0
 800249a:	4620      	mov	r0, r4
 800249c:	4611      	mov	r1, r2
 800249e:	461c      	mov	r4, r3
 80024a0:	602e      	str	r6, [r5, #0]
 80024a2:	f000 fa05 	bl	80028b0 <_kill>
 80024a6:	1c43      	adds	r3, r0, #1
 80024a8:	d000      	beq.n	80024ac <_kill_r+0x1c>
 80024aa:	bd70      	pop	{r4, r5, r6, pc}
 80024ac:	682b      	ldr	r3, [r5, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0fb      	beq.n	80024aa <_kill_r+0x1a>
 80024b2:	6023      	str	r3, [r4, #0]
 80024b4:	bd70      	pop	{r4, r5, r6, pc}
 80024b6:	bf00      	nop
 80024b8:	200002f4 	.word	0x200002f4

080024bc <_getpid_r>:
 80024bc:	f000 b9e8 	b.w	8002890 <_getpid>

080024c0 <memchr>:
 80024c0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80024c4:	2a10      	cmp	r2, #16
 80024c6:	db2b      	blt.n	8002520 <memchr+0x60>
 80024c8:	f010 0f07 	tst.w	r0, #7
 80024cc:	d008      	beq.n	80024e0 <memchr+0x20>
 80024ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80024d2:	3a01      	subs	r2, #1
 80024d4:	428b      	cmp	r3, r1
 80024d6:	d02d      	beq.n	8002534 <memchr+0x74>
 80024d8:	f010 0f07 	tst.w	r0, #7
 80024dc:	b342      	cbz	r2, 8002530 <memchr+0x70>
 80024de:	d1f6      	bne.n	80024ce <memchr+0xe>
 80024e0:	b4f0      	push	{r4, r5, r6, r7}
 80024e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80024e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80024ea:	f022 0407 	bic.w	r4, r2, #7
 80024ee:	f07f 0700 	mvns.w	r7, #0
 80024f2:	2300      	movs	r3, #0
 80024f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80024f8:	3c08      	subs	r4, #8
 80024fa:	ea85 0501 	eor.w	r5, r5, r1
 80024fe:	ea86 0601 	eor.w	r6, r6, r1
 8002502:	fa85 f547 	uadd8	r5, r5, r7
 8002506:	faa3 f587 	sel	r5, r3, r7
 800250a:	fa86 f647 	uadd8	r6, r6, r7
 800250e:	faa5 f687 	sel	r6, r5, r7
 8002512:	b98e      	cbnz	r6, 8002538 <memchr+0x78>
 8002514:	d1ee      	bne.n	80024f4 <memchr+0x34>
 8002516:	bcf0      	pop	{r4, r5, r6, r7}
 8002518:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800251c:	f002 0207 	and.w	r2, r2, #7
 8002520:	b132      	cbz	r2, 8002530 <memchr+0x70>
 8002522:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002526:	3a01      	subs	r2, #1
 8002528:	ea83 0301 	eor.w	r3, r3, r1
 800252c:	b113      	cbz	r3, 8002534 <memchr+0x74>
 800252e:	d1f8      	bne.n	8002522 <memchr+0x62>
 8002530:	2000      	movs	r0, #0
 8002532:	4770      	bx	lr
 8002534:	3801      	subs	r0, #1
 8002536:	4770      	bx	lr
 8002538:	2d00      	cmp	r5, #0
 800253a:	bf06      	itte	eq
 800253c:	4635      	moveq	r5, r6
 800253e:	3803      	subeq	r0, #3
 8002540:	3807      	subne	r0, #7
 8002542:	f015 0f01 	tst.w	r5, #1
 8002546:	d107      	bne.n	8002558 <memchr+0x98>
 8002548:	3001      	adds	r0, #1
 800254a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800254e:	bf02      	ittt	eq
 8002550:	3001      	addeq	r0, #1
 8002552:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8002556:	3001      	addeq	r0, #1
 8002558:	bcf0      	pop	{r4, r5, r6, r7}
 800255a:	3801      	subs	r0, #1
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop

08002560 <memcpy>:
 8002560:	4684      	mov	ip, r0
 8002562:	ea41 0300 	orr.w	r3, r1, r0
 8002566:	f013 0303 	ands.w	r3, r3, #3
 800256a:	d16d      	bne.n	8002648 <memcpy+0xe8>
 800256c:	3a40      	subs	r2, #64	@ 0x40
 800256e:	d341      	bcc.n	80025f4 <memcpy+0x94>
 8002570:	f851 3b04 	ldr.w	r3, [r1], #4
 8002574:	f840 3b04 	str.w	r3, [r0], #4
 8002578:	f851 3b04 	ldr.w	r3, [r1], #4
 800257c:	f840 3b04 	str.w	r3, [r0], #4
 8002580:	f851 3b04 	ldr.w	r3, [r1], #4
 8002584:	f840 3b04 	str.w	r3, [r0], #4
 8002588:	f851 3b04 	ldr.w	r3, [r1], #4
 800258c:	f840 3b04 	str.w	r3, [r0], #4
 8002590:	f851 3b04 	ldr.w	r3, [r1], #4
 8002594:	f840 3b04 	str.w	r3, [r0], #4
 8002598:	f851 3b04 	ldr.w	r3, [r1], #4
 800259c:	f840 3b04 	str.w	r3, [r0], #4
 80025a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80025a4:	f840 3b04 	str.w	r3, [r0], #4
 80025a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025ac:	f840 3b04 	str.w	r3, [r0], #4
 80025b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80025b4:	f840 3b04 	str.w	r3, [r0], #4
 80025b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025bc:	f840 3b04 	str.w	r3, [r0], #4
 80025c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80025c4:	f840 3b04 	str.w	r3, [r0], #4
 80025c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025cc:	f840 3b04 	str.w	r3, [r0], #4
 80025d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80025d4:	f840 3b04 	str.w	r3, [r0], #4
 80025d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025dc:	f840 3b04 	str.w	r3, [r0], #4
 80025e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80025e4:	f840 3b04 	str.w	r3, [r0], #4
 80025e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025ec:	f840 3b04 	str.w	r3, [r0], #4
 80025f0:	3a40      	subs	r2, #64	@ 0x40
 80025f2:	d2bd      	bcs.n	8002570 <memcpy+0x10>
 80025f4:	3230      	adds	r2, #48	@ 0x30
 80025f6:	d311      	bcc.n	800261c <memcpy+0xbc>
 80025f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80025fc:	f840 3b04 	str.w	r3, [r0], #4
 8002600:	f851 3b04 	ldr.w	r3, [r1], #4
 8002604:	f840 3b04 	str.w	r3, [r0], #4
 8002608:	f851 3b04 	ldr.w	r3, [r1], #4
 800260c:	f840 3b04 	str.w	r3, [r0], #4
 8002610:	f851 3b04 	ldr.w	r3, [r1], #4
 8002614:	f840 3b04 	str.w	r3, [r0], #4
 8002618:	3a10      	subs	r2, #16
 800261a:	d2ed      	bcs.n	80025f8 <memcpy+0x98>
 800261c:	320c      	adds	r2, #12
 800261e:	d305      	bcc.n	800262c <memcpy+0xcc>
 8002620:	f851 3b04 	ldr.w	r3, [r1], #4
 8002624:	f840 3b04 	str.w	r3, [r0], #4
 8002628:	3a04      	subs	r2, #4
 800262a:	d2f9      	bcs.n	8002620 <memcpy+0xc0>
 800262c:	3204      	adds	r2, #4
 800262e:	d008      	beq.n	8002642 <memcpy+0xe2>
 8002630:	07d2      	lsls	r2, r2, #31
 8002632:	bf1c      	itt	ne
 8002634:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8002638:	f800 3b01 	strbne.w	r3, [r0], #1
 800263c:	d301      	bcc.n	8002642 <memcpy+0xe2>
 800263e:	880b      	ldrh	r3, [r1, #0]
 8002640:	8003      	strh	r3, [r0, #0]
 8002642:	4660      	mov	r0, ip
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	2a08      	cmp	r2, #8
 800264a:	d313      	bcc.n	8002674 <memcpy+0x114>
 800264c:	078b      	lsls	r3, r1, #30
 800264e:	d08d      	beq.n	800256c <memcpy+0xc>
 8002650:	f010 0303 	ands.w	r3, r0, #3
 8002654:	d08a      	beq.n	800256c <memcpy+0xc>
 8002656:	f1c3 0304 	rsb	r3, r3, #4
 800265a:	1ad2      	subs	r2, r2, r3
 800265c:	07db      	lsls	r3, r3, #31
 800265e:	bf1c      	itt	ne
 8002660:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8002664:	f800 3b01 	strbne.w	r3, [r0], #1
 8002668:	d380      	bcc.n	800256c <memcpy+0xc>
 800266a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800266e:	f820 3b02 	strh.w	r3, [r0], #2
 8002672:	e77b      	b.n	800256c <memcpy+0xc>
 8002674:	3a04      	subs	r2, #4
 8002676:	d3d9      	bcc.n	800262c <memcpy+0xcc>
 8002678:	3a01      	subs	r2, #1
 800267a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800267e:	f800 3b01 	strb.w	r3, [r0], #1
 8002682:	d2f9      	bcs.n	8002678 <memcpy+0x118>
 8002684:	780b      	ldrb	r3, [r1, #0]
 8002686:	7003      	strb	r3, [r0, #0]
 8002688:	784b      	ldrb	r3, [r1, #1]
 800268a:	7043      	strb	r3, [r0, #1]
 800268c:	788b      	ldrb	r3, [r1, #2]
 800268e:	7083      	strb	r3, [r0, #2]
 8002690:	4660      	mov	r0, ip
 8002692:	4770      	bx	lr

08002694 <_realloc_r>:
 8002694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002698:	4614      	mov	r4, r2
 800269a:	b349      	cbz	r1, 80026f0 <_realloc_r+0x5c>
 800269c:	b1ea      	cbz	r2, 80026da <_realloc_r+0x46>
 800269e:	4606      	mov	r6, r0
 80026a0:	460d      	mov	r5, r1
 80026a2:	f000 f8dd 	bl	8002860 <_malloc_usable_size_r>
 80026a6:	4284      	cmp	r4, r0
 80026a8:	4607      	mov	r7, r0
 80026aa:	d802      	bhi.n	80026b2 <_realloc_r+0x1e>
 80026ac:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80026b0:	d81a      	bhi.n	80026e8 <_realloc_r+0x54>
 80026b2:	4621      	mov	r1, r4
 80026b4:	4630      	mov	r0, r6
 80026b6:	f7fe fa49 	bl	8000b4c <_malloc_r>
 80026ba:	4680      	mov	r8, r0
 80026bc:	b178      	cbz	r0, 80026de <_realloc_r+0x4a>
 80026be:	42bc      	cmp	r4, r7
 80026c0:	4622      	mov	r2, r4
 80026c2:	4629      	mov	r1, r5
 80026c4:	bf28      	it	cs
 80026c6:	463a      	movcs	r2, r7
 80026c8:	f7ff ff4a 	bl	8002560 <memcpy>
 80026cc:	4630      	mov	r0, r6
 80026ce:	4629      	mov	r1, r5
 80026d0:	f7fe fe38 	bl	8001344 <_free_r>
 80026d4:	4640      	mov	r0, r8
 80026d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026da:	f7fe fe33 	bl	8001344 <_free_r>
 80026de:	f04f 0800 	mov.w	r8, #0
 80026e2:	4640      	mov	r0, r8
 80026e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026e8:	46a8      	mov	r8, r5
 80026ea:	4640      	mov	r0, r8
 80026ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026f4:	4611      	mov	r1, r2
 80026f6:	f7fe ba29 	b.w	8000b4c <_malloc_r>
 80026fa:	bf00      	nop

080026fc <__smakebuf_r>:
 80026fc:	b570      	push	{r4, r5, r6, lr}
 80026fe:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8002702:	460c      	mov	r4, r1
 8002704:	0799      	lsls	r1, r3, #30
 8002706:	b096      	sub	sp, #88	@ 0x58
 8002708:	d507      	bpl.n	800271a <__smakebuf_r+0x1e>
 800270a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800270e:	2201      	movs	r2, #1
 8002710:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8002714:	6023      	str	r3, [r4, #0]
 8002716:	b016      	add	sp, #88	@ 0x58
 8002718:	bd70      	pop	{r4, r5, r6, pc}
 800271a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800271e:	2900      	cmp	r1, #0
 8002720:	4605      	mov	r5, r0
 8002722:	db29      	blt.n	8002778 <__smakebuf_r+0x7c>
 8002724:	466a      	mov	r2, sp
 8002726:	f000 f873 	bl	8002810 <_fstat_r>
 800272a:	2800      	cmp	r0, #0
 800272c:	db22      	blt.n	8002774 <__smakebuf_r+0x78>
 800272e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002732:	4628      	mov	r0, r5
 8002734:	9e01      	ldr	r6, [sp, #4]
 8002736:	f7fe fa09 	bl	8000b4c <_malloc_r>
 800273a:	b388      	cbz	r0, 80027a0 <__smakebuf_r+0xa4>
 800273c:	89a3      	ldrh	r3, [r4, #12]
 800273e:	6020      	str	r0, [r4, #0]
 8002740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002744:	f406 4670 	and.w	r6, r6, #61440	@ 0xf000
 8002748:	81a3      	strh	r3, [r4, #12]
 800274a:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800274e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002752:	e9c4 0304 	strd	r0, r3, [r4, #16]
 8002756:	d1de      	bne.n	8002716 <__smakebuf_r+0x1a>
 8002758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800275c:	4628      	mov	r0, r5
 800275e:	f000 f86d 	bl	800283c <_isatty_r>
 8002762:	2800      	cmp	r0, #0
 8002764:	d0d7      	beq.n	8002716 <__smakebuf_r+0x1a>
 8002766:	89a3      	ldrh	r3, [r4, #12]
 8002768:	f023 0303 	bic.w	r3, r3, #3
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	81a3      	strh	r3, [r4, #12]
 8002772:	e7d0      	b.n	8002716 <__smakebuf_r+0x1a>
 8002774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002778:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800277c:	bf14      	ite	ne
 800277e:	2640      	movne	r6, #64	@ 0x40
 8002780:	f44f 6680 	moveq.w	r6, #1024	@ 0x400
 8002784:	4631      	mov	r1, r6
 8002786:	4628      	mov	r0, r5
 8002788:	f7fe f9e0 	bl	8000b4c <_malloc_r>
 800278c:	b140      	cbz	r0, 80027a0 <__smakebuf_r+0xa4>
 800278e:	89a3      	ldrh	r3, [r4, #12]
 8002790:	6020      	str	r0, [r4, #0]
 8002792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002796:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800279a:	81a3      	strh	r3, [r4, #12]
 800279c:	b016      	add	sp, #88	@ 0x58
 800279e:	bd70      	pop	{r4, r5, r6, pc}
 80027a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027a4:	059a      	lsls	r2, r3, #22
 80027a6:	d4b6      	bmi.n	8002716 <__smakebuf_r+0x1a>
 80027a8:	f023 0303 	bic.w	r3, r3, #3
 80027ac:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80027b0:	f043 0302 	orr.w	r3, r3, #2
 80027b4:	2101      	movs	r1, #1
 80027b6:	e9c4 2104 	strd	r2, r1, [r4, #16]
 80027ba:	81a3      	strh	r3, [r4, #12]
 80027bc:	6022      	str	r2, [r4, #0]
 80027be:	e7aa      	b.n	8002716 <__smakebuf_r+0x1a>

080027c0 <__swhatbuf_r>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	460c      	mov	r4, r1
 80027c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027c8:	2900      	cmp	r1, #0
 80027ca:	b096      	sub	sp, #88	@ 0x58
 80027cc:	4615      	mov	r5, r2
 80027ce:	461e      	mov	r6, r3
 80027d0:	db0f      	blt.n	80027f2 <__swhatbuf_r+0x32>
 80027d2:	466a      	mov	r2, sp
 80027d4:	f000 f81c 	bl	8002810 <_fstat_r>
 80027d8:	2800      	cmp	r0, #0
 80027da:	db0a      	blt.n	80027f2 <__swhatbuf_r+0x32>
 80027dc:	9b01      	ldr	r3, [sp, #4]
 80027de:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80027e2:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 80027e6:	fab3 f383 	clz	r3, r3
 80027ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	e008      	b.n	8002804 <__swhatbuf_r+0x44>
 80027f2:	89a2      	ldrh	r2, [r4, #12]
 80027f4:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	bf14      	ite	ne
 80027fe:	2240      	movne	r2, #64	@ 0x40
 8002800:	f44f 6280 	moveq.w	r2, #1024	@ 0x400
 8002804:	2000      	movs	r0, #0
 8002806:	6033      	str	r3, [r6, #0]
 8002808:	602a      	str	r2, [r5, #0]
 800280a:	b016      	add	sp, #88	@ 0x58
 800280c:	bd70      	pop	{r4, r5, r6, pc}
 800280e:	bf00      	nop

08002810 <_fstat_r>:
 8002810:	b570      	push	{r4, r5, r6, lr}
 8002812:	460c      	mov	r4, r1
 8002814:	4d08      	ldr	r5, [pc, #32]	@ (8002838 <_fstat_r+0x28>)
 8002816:	4603      	mov	r3, r0
 8002818:	2600      	movs	r6, #0
 800281a:	4620      	mov	r0, r4
 800281c:	4611      	mov	r1, r2
 800281e:	461c      	mov	r4, r3
 8002820:	602e      	str	r6, [r5, #0]
 8002822:	f000 f82d 	bl	8002880 <_fstat>
 8002826:	1c43      	adds	r3, r0, #1
 8002828:	d000      	beq.n	800282c <_fstat_r+0x1c>
 800282a:	bd70      	pop	{r4, r5, r6, pc}
 800282c:	682b      	ldr	r3, [r5, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0fb      	beq.n	800282a <_fstat_r+0x1a>
 8002832:	6023      	str	r3, [r4, #0]
 8002834:	bd70      	pop	{r4, r5, r6, pc}
 8002836:	bf00      	nop
 8002838:	200002f4 	.word	0x200002f4

0800283c <_isatty_r>:
 800283c:	b538      	push	{r3, r4, r5, lr}
 800283e:	4d07      	ldr	r5, [pc, #28]	@ (800285c <_isatty_r+0x20>)
 8002840:	2200      	movs	r2, #0
 8002842:	4604      	mov	r4, r0
 8002844:	4608      	mov	r0, r1
 8002846:	602a      	str	r2, [r5, #0]
 8002848:	f000 f82a 	bl	80028a0 <_isatty>
 800284c:	1c43      	adds	r3, r0, #1
 800284e:	d000      	beq.n	8002852 <_isatty_r+0x16>
 8002850:	bd38      	pop	{r3, r4, r5, pc}
 8002852:	682b      	ldr	r3, [r5, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0fb      	beq.n	8002850 <_isatty_r+0x14>
 8002858:	6023      	str	r3, [r4, #0]
 800285a:	bd38      	pop	{r3, r4, r5, pc}
 800285c:	200002f4 	.word	0x200002f4

08002860 <_malloc_usable_size_r>:
 8002860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002864:	1f18      	subs	r0, r3, #4
 8002866:	2b00      	cmp	r3, #0
 8002868:	bfbc      	itt	lt
 800286a:	580b      	ldrlt	r3, [r1, r0]
 800286c:	18c0      	addlt	r0, r0, r3
 800286e:	4770      	bx	lr

08002870 <_close>:
 8002870:	4b02      	ldr	r3, [pc, #8]	@ (800287c <_close+0xc>)
 8002872:	2258      	movs	r2, #88	@ 0x58
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	f04f 30ff 	mov.w	r0, #4294967295
 800287a:	4770      	bx	lr
 800287c:	200002f4 	.word	0x200002f4

08002880 <_fstat>:
 8002880:	4b02      	ldr	r3, [pc, #8]	@ (800288c <_fstat+0xc>)
 8002882:	2258      	movs	r2, #88	@ 0x58
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	f04f 30ff 	mov.w	r0, #4294967295
 800288a:	4770      	bx	lr
 800288c:	200002f4 	.word	0x200002f4

08002890 <_getpid>:
 8002890:	4b02      	ldr	r3, [pc, #8]	@ (800289c <_getpid+0xc>)
 8002892:	2258      	movs	r2, #88	@ 0x58
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	f04f 30ff 	mov.w	r0, #4294967295
 800289a:	4770      	bx	lr
 800289c:	200002f4 	.word	0x200002f4

080028a0 <_isatty>:
 80028a0:	4b02      	ldr	r3, [pc, #8]	@ (80028ac <_isatty+0xc>)
 80028a2:	2258      	movs	r2, #88	@ 0x58
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	2000      	movs	r0, #0
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	200002f4 	.word	0x200002f4

080028b0 <_kill>:
 80028b0:	4b02      	ldr	r3, [pc, #8]	@ (80028bc <_kill+0xc>)
 80028b2:	2258      	movs	r2, #88	@ 0x58
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ba:	4770      	bx	lr
 80028bc:	200002f4 	.word	0x200002f4

080028c0 <_lseek>:
 80028c0:	4b02      	ldr	r3, [pc, #8]	@ (80028cc <_lseek+0xc>)
 80028c2:	2258      	movs	r2, #88	@ 0x58
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ca:	4770      	bx	lr
 80028cc:	200002f4 	.word	0x200002f4

080028d0 <_read>:
 80028d0:	4b02      	ldr	r3, [pc, #8]	@ (80028dc <_read+0xc>)
 80028d2:	2258      	movs	r2, #88	@ 0x58
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	f04f 30ff 	mov.w	r0, #4294967295
 80028da:	4770      	bx	lr
 80028dc:	200002f4 	.word	0x200002f4

080028e0 <_write>:
 80028e0:	4b02      	ldr	r3, [pc, #8]	@ (80028ec <_write+0xc>)
 80028e2:	2258      	movs	r2, #88	@ 0x58
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ea:	4770      	bx	lr
 80028ec:	200002f4 	.word	0x200002f4

080028f0 <_exit>:
 80028f0:	e7fe      	b.n	80028f0 <_exit>
 80028f2:	bf00      	nop

080028f4 <__do_global_dtors_aux>:
 80028f4:	b510      	push	{r4, lr}
 80028f6:	4c05      	ldr	r4, [pc, #20]	@ (800290c <__do_global_dtors_aux+0x18>)
 80028f8:	7823      	ldrb	r3, [r4, #0]
 80028fa:	b933      	cbnz	r3, 800290a <__do_global_dtors_aux+0x16>
 80028fc:	4b04      	ldr	r3, [pc, #16]	@ (8002910 <__do_global_dtors_aux+0x1c>)
 80028fe:	b113      	cbz	r3, 8002906 <__do_global_dtors_aux+0x12>
 8002900:	4804      	ldr	r0, [pc, #16]	@ (8002914 <__do_global_dtors_aux+0x20>)
 8002902:	f3af 8000 	nop.w
 8002906:	2301      	movs	r3, #1
 8002908:	7023      	strb	r3, [r4, #0]
 800290a:	bd10      	pop	{r4, pc}
 800290c:	20000315 	.word	0x20000315
 8002910:	00000000 	.word	0x00000000
 8002914:	080056d4 	.word	0x080056d4

08002918 <frame_dummy>:
 8002918:	b508      	push	{r3, lr}
 800291a:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <frame_dummy+0x10>)
 800291c:	b11b      	cbz	r3, 8002926 <frame_dummy+0xe>
 800291e:	4903      	ldr	r1, [pc, #12]	@ (800292c <frame_dummy+0x14>)
 8002920:	4803      	ldr	r0, [pc, #12]	@ (8002930 <frame_dummy+0x18>)
 8002922:	f3af 8000 	nop.w
 8002926:	bd08      	pop	{r3, pc}
 8002928:	00000000 	.word	0x00000000
 800292c:	20000318 	.word	0x20000318
 8002930:	080056d4 	.word	0x080056d4

08002934 <handle>:
/// This function will handle the 'p' command send from the capture board.
/// It returns the squared version of the scmd given.
/// It does this in approximately equal time, which allows us to see clear
/// differences between different scmd values.
uint8_t handle(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *buf)
{
 8002934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002938:	b091      	sub	sp, #68	@ 0x44
 800293a:	af00      	add	r7, sp, #0
 800293c:	603b      	str	r3, [r7, #0]
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
 8002942:	460b      	mov	r3, r1
 8002944:	71bb      	strb	r3, [r7, #6]
 8002946:	4613      	mov	r3, r2
 8002948:	717b      	strb	r3, [r7, #5]
 800294a:	466b      	mov	r3, sp
 800294c:	461e      	mov	r6, r3
  volatile uint8_t result = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  int arr[4] = {7,2,2};
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	2307      	movs	r3, #7
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	2302      	movs	r3, #2
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	2302      	movs	r3, #2
 800296c:	61bb      	str	r3, [r7, #24]
  int return_string_len =  ((arr[1] + 1) * arr[0]) + 1;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	3301      	adds	r3, #1
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	fb02 f303 	mul.w	r3, r2, r3
 8002978:	3301      	adds	r3, #1
 800297a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  char string[return_string_len];
 800297c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800297e:	1e4b      	subs	r3, r1, #1
 8002980:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002982:	460a      	mov	r2, r1
 8002984:	2300      	movs	r3, #0
 8002986:	4690      	mov	r8, r2
 8002988:	4699      	mov	r9, r3
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	f04f 0300 	mov.w	r3, #0
 8002992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800299a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800299e:	460a      	mov	r2, r1
 80029a0:	2300      	movs	r3, #0
 80029a2:	4614      	mov	r4, r2
 80029a4:	461d      	mov	r5, r3
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	f04f 0300 	mov.w	r3, #0
 80029ae:	00eb      	lsls	r3, r5, #3
 80029b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029b4:	00e2      	lsls	r2, r4, #3
 80029b6:	460b      	mov	r3, r1
 80029b8:	3307      	adds	r3, #7
 80029ba:	08db      	lsrs	r3, r3, #3
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	ebad 0d03 	sub.w	sp, sp, r3
 80029c2:	466b      	mov	r3, sp
 80029c4:	3300      	adds	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24

  // expects an input of byte lenght, of number neurons in first layer#
  for(int x = 0; x < arr[0]; x++){
 80029c8:	2300      	movs	r3, #0
 80029ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029cc:	e00f      	b.n	80029ee <handle+0xba>
      net->layers[0].neurons[x].a = (signed char)(buf[x]);
 80029ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	4413      	add	r3, r2
 80029d4:	7819      	ldrb	r1, [r3, #0]
 80029d6:	4b41      	ldr	r3, [pc, #260]	@ (8002adc <handle+0x1a8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e0:	011b      	lsls	r3, r3, #4
 80029e2:	4413      	add	r3, r2
 80029e4:	b24a      	sxtb	r2, r1
 80029e6:	725a      	strb	r2, [r3, #9]
  for(int x = 0; x < arr[0]; x++){
 80029e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029ea:	3301      	adds	r3, #1
 80029ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029f2:	429a      	cmp	r2, r3
 80029f4:	dbeb      	blt.n	80029ce <handle+0x9a>
  }
  // char string[] = "Hello";
  for(int x = 0; x < arr[1]; x++){ // Crossing first layer (not input layer)
 80029f6:	2300      	movs	r3, #0
 80029f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029fa:	e035      	b.n	8002a68 <handle+0x134>
      for(int y = 0;y<arr[0];y++){ // Choose each neuron from input layer, and save it's weight, and set weight of first weight to (x+1) * 10, in essence this is only for basic testing, and essentialy it ssends back S1,S2,S3,S4,S5...0 where SX is weight of input X-th connection, of x-th neuron   
 80029fc:	2300      	movs	r3, #0
 80029fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a00:	e018      	b.n	8002a34 <handle+0x100>
          //if(y == 0){
          //    net->layers[0].neurons[y].weights[x] = (unsigned char)((x+1) * 10);
          //}
          string[(x*(arr[0]+1)) + y] = net->layers[0].neurons[y].weights[x];
 8002a02:	4b36      	ldr	r3, [pc, #216]	@ (8002adc <handle+0x1a8>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	4413      	add	r3, r2
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a14:	4413      	add	r3, r2
 8002a16:	f993 1000 	ldrsb.w	r1, [r3]
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a20:	fb03 f202 	mul.w	r2, r3, r2
 8002a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a26:	4413      	add	r3, r2
 8002a28:	b2c9      	uxtb	r1, r1
 8002a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a2c:	54d1      	strb	r1, [r2, r3]
      for(int y = 0;y<arr[0];y++){ // Choose each neuron from input layer, and save it's weight, and set weight of first weight to (x+1) * 10, in essence this is only for basic testing, and essentialy it ssends back S1,S2,S3,S4,S5...0 where SX is weight of input X-th connection, of x-th neuron   
 8002a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a30:	3301      	adds	r3, #1
 8002a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	dbe2      	blt.n	8002a02 <handle+0xce>
      }
      string[(x*(arr[0]+1)) + arr[0]] = net->layers[0].neurons[x].bias;
 8002a3c:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <handle+0x1a8>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	4413      	add	r3, r2
 8002a4a:	f993 1008 	ldrsb.w	r1, [r3, #8]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	3301      	adds	r3, #1
 8002a52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a54:	fb03 f202 	mul.w	r2, r3, r2
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	b2c9      	uxtb	r1, r1
 8002a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a60:	54d1      	strb	r1, [r2, r3]
  for(int x = 0; x < arr[1]; x++){ // Crossing first layer (not input layer)
 8002a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a64:	3301      	adds	r3, #1
 8002a66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	dbc5      	blt.n	80029fc <handle+0xc8>
  }
  string[return_string_len - 1] = 0;
 8002a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a72:	3b01      	subs	r3, #1
 8002a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a76:	2100      	movs	r1, #0
 8002a78:	54d1      	strb	r1, [r2, r3]


  // Start measurement.
  trigger_high();
 8002a7a:	f000 fe1f 	bl	80036bc <trigger_high>
  for(int x = 0;x<100;x++){
 8002a7e:	2300      	movs	r3, #0
 8002a80:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a82:	e003      	b.n	8002a8c <handle+0x158>
      __asm__("nop");
 8002a84:	bf00      	nop
  for(int x = 0;x<100;x++){
 8002a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a88:	3301      	adds	r3, #1
 8002a8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a8e:	2b63      	cmp	r3, #99	@ 0x63
 8002a90:	ddf8      	ble.n	8002a84 <handle+0x150>
  }

  forward(*net,0);
 8002a92:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <handle+0x1a8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2200      	movs	r2, #0
 8002a98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002a9c:	f000 f944 	bl	8002d28 <forward>
  //              result = 1 *0;
  //}
  //for(int x = 0;x<100;x++){
  //    __asm__("nop");
  //}
  trigger_low();
 8002aa0:	f000 fe17 	bl	80036d2 <trigger_low>

  // For now we can just return the result back to the user.
  result = scmd*scmd;
 8002aa4:	79ba      	ldrb	r2, [r7, #6]
 8002aa6:	79bb      	ldrb	r3, [r7, #6]
 8002aa8:	fb12 f303 	smulbb	r3, r2, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t buff[1] = { result };
 8002ab2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	733b      	strb	r3, [r7, #12]
  uint8_t return_len = return_string_len;
 8002aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002abc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  simpleserial_put('r', return_len, string);
 8002ac0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	2072      	movs	r0, #114	@ 0x72
 8002aca:	f000 fc89 	bl	80033e0 <simpleserial_put>

  return 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	46b5      	mov	sp, r6
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3744      	adds	r7, #68	@ 0x44
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002adc:	2000006c 	.word	0x2000006c

08002ae0 <main>:

int main(void) {
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
    // Setup the specific chipset.
  platform_init();
 8002ae6:	f000 fd1b 	bl	8003520 <platform_init>
  // Setup serial communication line.
  init_uart();
 8002aea:	f000 fd6b 	bl	80035c4 <init_uart>
  // Setup measurement trigger.
  trigger_setup();
 8002aee:	f000 fdb9 	bl	8003664 <trigger_setup>

  simpleserial_init();
 8002af2:	f000 fae9 	bl	80030c8 <simpleserial_init>

  // Insert your handlers here.
  simpleserial_addcmd('p', 16, handle);
 8002af6:	4a0d      	ldr	r2, [pc, #52]	@ (8002b2c <main+0x4c>)
 8002af8:	2110      	movs	r1, #16
 8002afa:	2070      	movs	r0, #112	@ 0x70
 8002afc:	f000 faf6 	bl	80030ec <simpleserial_addcmd>

  arr[0] = 7;
 8002b00:	4b0b      	ldr	r3, [pc, #44]	@ (8002b30 <main+0x50>)
 8002b02:	2207      	movs	r2, #7
 8002b04:	601a      	str	r2, [r3, #0]
  arr[1] = 2;
 8002b06:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <main+0x50>)
 8002b08:	2202      	movs	r2, #2
 8002b0a:	605a      	str	r2, [r3, #4]
  arr[2] = 2;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <main+0x50>)
 8002b0e:	2202      	movs	r2, #2
 8002b10:	609a      	str	r2, [r3, #8]
  network ann = construct_quantized_network2(3,arr);
 8002b12:	463b      	mov	r3, r7
 8002b14:	4a06      	ldr	r2, [pc, #24]	@ (8002b30 <main+0x50>)
 8002b16:	2103      	movs	r1, #3
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f000 f876 	bl	8002c0a <construct_quantized_network2>
  net = &ann;
 8002b1e:	4a05      	ldr	r2, [pc, #20]	@ (8002b34 <main+0x54>)
 8002b20:	463b      	mov	r3, r7
 8002b22:	6013      	str	r3, [r2, #0]
  // What for the capture board to send commands and handle them.
  while (1)
    simpleserial_get();
 8002b24:	f000 fb28 	bl	8003178 <simpleserial_get>
 8002b28:	e7fc      	b.n	8002b24 <main+0x44>
 8002b2a:	bf00      	nop
 8002b2c:	08002935 	.word	0x08002935
 8002b30:	20000000 	.word	0x20000000
 8002b34:	2000006c 	.word	0x2000006c

08002b38 <quantized_create_neuron>:

//Generating ANN functions
/**
 * Create quantized neuron (weights, biases and activation functions), while also filling random values to it's weight for NEXT LAYER connections
 */
neuron quantized_create_neuron(int num_out_weights){
 8002b38:	b590      	push	{r4, r7, lr}
 8002b3a:	b089      	sub	sp, #36	@ 0x24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
    neuron new_neuron;
    new_neuron.bias = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	753b      	strb	r3, [r7, #20]
    new_neuron.a = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	757b      	strb	r3, [r7, #21]
    new_neuron.z = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61bb      	str	r3, [r7, #24]
    new_neuron.weights = (signed char*) malloc(num_out_weights * sizeof(signed char));
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fd ffc7 	bl	8000ae4 <malloc>
 8002b56:	4603      	mov	r3, r0
 8002b58:	613b      	str	r3, [r7, #16]
    new_neuron.num_weights = num_out_weights;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	60fb      	str	r3, [r7, #12]

    for (int i=0; i<num_out_weights; i++){
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	e00f      	b.n	8002b84 <quantized_create_neuron+0x4c>
        //new_neuron.weights[i] = (signed char)(rand() / (RAND_MAX / ( QUANTIZED_MAX - QUANTIZED_MIN + 2)));
        new_neuron.weights[i] = (signed char)(rand() % 256);
 8002b64:	f7fe f8ac 	bl	8000cc0 <rand>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	425a      	negs	r2, r3
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	bf58      	it	pl
 8002b72:	4253      	negpl	r3, r2
 8002b74:	6939      	ldr	r1, [r7, #16]
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	440a      	add	r2, r1
 8002b7a:	b25b      	sxtb	r3, r3
 8002b7c:	7013      	strb	r3, [r2, #0]
    for (int i=0; i<num_out_weights; i++){
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3301      	adds	r3, #1
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	69fa      	ldr	r2, [r7, #28]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	dbeb      	blt.n	8002b64 <quantized_create_neuron+0x2c>
        //new_neuron.weights[i] = 0;
    }
    return new_neuron;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	461c      	mov	r4, r3
 8002b90:	f107 030c 	add.w	r3, r7, #12
 8002b94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd90      	pop	{r4, r7, pc}

08002ba2 <create_layer>:
/**
 * Create layer, containing all neccesary nerons
 */
layer create_layer(int num_neurons){
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b084      	sub	sp, #16
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	6039      	str	r1, [r7, #0]
    layer lay;
    lay.num_neurons = num_neurons;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	60bb      	str	r3, [r7, #8]
    lay.neurons = (neuron*) malloc(num_neurons * sizeof(neuron));
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7fd ff95 	bl	8000ae4 <malloc>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	60fb      	str	r3, [r7, #12]
    return lay;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	f107 0308 	add.w	r3, r7, #8
 8002bc6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002bca:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <create_network>:
/**
 * Create whole network, containing all neccesary layers
 */
network create_network(int num_layers){
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
 8002bde:	6039      	str	r1, [r7, #0]
    network net;
    net.num_layers = num_layers;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	60bb      	str	r3, [r7, #8]
    net.layers = (layer*) malloc(num_layers * sizeof(layer));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7fd ff7b 	bl	8000ae4 <malloc>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	60fb      	str	r3, [r7, #12]
    return net;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	f107 0308 	add.w	r3, r7, #8
 8002bfa:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002bfe:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <construct_quantized_network2>:
/**
 * Initialize/allocate whole network
 */
network construct_quantized_network2(int num_layers, int *num_neurons) {
 8002c0a:	b590      	push	{r4, r7, lr}
 8002c0c:	b08f      	sub	sp, #60	@ 0x3c
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6278      	str	r0, [r7, #36]	@ 0x24
 8002c12:	6239      	str	r1, [r7, #32]
 8002c14:	61fa      	str	r2, [r7, #28]
    //srand(time(NULL)); 
    network net = create_network(num_layers);
 8002c16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c1a:	6a39      	ldr	r1, [r7, #32]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff ffda 	bl	8002bd6 <create_network>
    int i, j;
    for (i=0; i<num_layers; i++){
 8002c22:	2300      	movs	r3, #0
 8002c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c26:	e017      	b.n	8002c58 <construct_quantized_network2+0x4e>
        net.layers[i] = create_layer(num_neurons[i]);
 8002c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	69fa      	ldr	r2, [r7, #28]
 8002c2e:	4413      	add	r3, r2
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	18d4      	adds	r4, r2, r3
 8002c3a:	f107 0310 	add.w	r3, r7, #16
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff ffaf 	bl	8002ba2 <create_layer>
 8002c44:	4622      	mov	r2, r4
 8002c46:	f107 0310 	add.w	r3, r7, #16
 8002c4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002c4e:	e882 0003 	stmia.w	r2, {r0, r1}
    for (i=0; i<num_layers; i++){
 8002c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c54:	3301      	adds	r3, #1
 8002c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	dbe3      	blt.n	8002c28 <construct_quantized_network2+0x1e>
    }
    // For each layer create neurons with number of weights eqaual to the number of neurons in the following layer,
    // wherein the last layer is the output layer
    for (i=1; i<num_layers; i++){
 8002c60:	2301      	movs	r3, #1
 8002c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c64:	e02b      	b.n	8002cbe <construct_quantized_network2+0xb4>
        for (j=0; j<net.layers[i - 1].num_neurons; j++){
 8002c66:	2300      	movs	r3, #0
 8002c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c6a:	e01a      	b.n	8002ca2 <construct_quantized_network2+0x98>
            net.layers[i - 1].neurons[j] = quantized_create_neuron(net.layers[i].num_neurons);
 8002c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c70:	00db      	lsls	r3, r3, #3
 8002c72:	4413      	add	r3, r2
 8002c74:	6819      	ldr	r1, [r3, #0]
 8002c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c7a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	4413      	add	r3, r2
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	18d4      	adds	r4, r2, r3
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff52 	bl	8002b38 <quantized_create_neuron>
 8002c94:	463b      	mov	r3, r7
 8002c96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        for (j=0; j<net.layers[i - 1].num_neurons; j++){
 8002c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca6:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002caa:	3b01      	subs	r3, #1
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	dbd9      	blt.n	8002c6c <construct_quantized_network2+0x62>
    for (i=1; i<num_layers; i++){
 8002cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cba:	3301      	adds	r3, #1
 8002cbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	dbcf      	blt.n	8002c66 <construct_quantized_network2+0x5c>
        }
    }
    for (j=0; j<net.layers[num_layers - 1].num_neurons; j++){// Create neurons for output layer, it's weight should be 0, as they connect to nothing
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cca:	e016      	b.n	8002cfa <construct_quantized_network2+0xf0>
            net.layers[num_layers - 1].neurons[j] = quantized_create_neuron(0);
 8002ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4413      	add	r3, r2
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	18d4      	adds	r4, r2, r3
 8002ce2:	463b      	mov	r3, r7
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff ff26 	bl	8002b38 <quantized_create_neuron>
 8002cec:	463b      	mov	r3, r7
 8002cee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for (j=0; j<net.layers[num_layers - 1].num_neurons; j++){// Create neurons for output layer, it's weight should be 0, as they connect to nothing
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002d02:	3b01      	subs	r3, #1
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	4413      	add	r3, r2
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	dbdd      	blt.n	8002ccc <construct_quantized_network2+0xc2>
    }
    return net;
 8002d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d12:	461a      	mov	r2, r3
 8002d14:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d18:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d1c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002d20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d22:	373c      	adds	r7, #60	@ 0x3c
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd90      	pop	{r4, r7, pc}

08002d28 <forward>:
        free(&(net.layers[i].neurons));
    }
    free(&(net.layers));
}

void forward(network net, int dummy_operations){
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b08b      	sub	sp, #44	@ 0x2c
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	f107 0308 	add.w	r3, r7, #8
 8002d32:	e883 0003 	stmia.w	r3, {r0, r1}
 8002d36:	607a      	str	r2, [r7, #4]
    int i, j, k;
    uint8_t result, scmd = 16;
 8002d38:	2310      	movs	r3, #16
 8002d3a:	76fb      	strb	r3, [r7, #27]
    // for each layer
    for (i=1; i<net.num_layers; i++){
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d40:	e0e1      	b.n	8002f06 <forward+0x1de>
        
        // for each neuron in this layer
        for (j=0; j<net.layers[i].num_neurons; j++){
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
 8002d46:	e0b7      	b.n	8002eb8 <forward+0x190>
            net.layers[i].neurons[j].z = net.layers[i].neurons[j].bias;
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	4413      	add	r3, r2
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	4413      	add	r3, r2
 8002d58:	f993 1008 	ldrsb.w	r1, [r3, #8]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	4413      	add	r3, r2
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	4413      	add	r3, r2
 8002d6c:	460a      	mov	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]
            // for all neurons on the previous layer
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 8002d70:	2300      	movs	r3, #0
 8002d72:	61fb      	str	r3, [r7, #28]
 8002d74:	e035      	b.n	8002de2 <forward+0xba>
                //net.layers[i].neurons[j].z += (int)(net.layers[i-1].neurons[k].weights[j]) * (int)(net.layers[i-1].neurons[k].a); // We are looking for THIS MULTIPLICATION
                net.layers[i].neurons[j].z = net.layers[i].neurons[j].z +
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	011b      	lsls	r3, r3, #4
 8002d84:	4413      	add	r3, r2
 8002d86:	68d9      	ldr	r1, [r3, #12]
                ((net.layers[i-1].neurons[k].weights[j]) * (net.layers[i-1].neurons[k].a));
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002d90:	3b01      	subs	r3, #1
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	4413      	add	r3, r2
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	011b      	lsls	r3, r3, #4
 8002d9c:	4413      	add	r3, r2
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	4413      	add	r3, r2
 8002da4:	f993 3000 	ldrsb.w	r3, [r3]
 8002da8:	4618      	mov	r0, r3
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dae:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002db2:	3b01      	subs	r3, #1
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	4413      	add	r3, r2
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002dc4:	fb03 f200 	mul.w	r2, r3, r0
                net.layers[i].neurons[j].z = net.layers[i].neurons[j].z +
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	4403      	add	r3, r0
 8002dd0:	6858      	ldr	r0, [r3, #4]
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	4403      	add	r3, r0
 8002dd8:	440a      	add	r2, r1
 8002dda:	60da      	str	r2, [r3, #12]
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	3301      	adds	r3, #1
 8002de0:	61fb      	str	r3, [r7, #28]
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002dea:	3b01      	subs	r3, #1
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4413      	add	r3, r2
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	dbbe      	blt.n	8002d76 <forward+0x4e>
                //net.layers[i].neurons[j].z = net.layers[i].neurons[j].z + (int)(net.layers[i-1].neurons[k].weights[j] * net.layers[i-1].neurons[k].a); // We are looking for THIS MULTIPLICATION
            }
            //get a values
            // REQUINTIZE net.layers[i].neurons[j].a = net.layers[i].neurons[j].z;
            //apply relu
            if(i < net.num_layers-1){ // if we are at last layer use relu AF (this should be to classification MLP)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	da2a      	bge.n	8002e58 <forward+0x130>
                if((signed char)net.layers[i].neurons[j].z < 0){// if the intermediate value is under the treshold (0), set final value of actiovation to 0
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	4413      	add	r3, r2
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	4413      	add	r3, r2
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	b25b      	sxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	da0a      	bge.n	8002e30 <forward+0x108>
                    net.layers[i].neurons[j].a = 0;
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4413      	add	r3, r2
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	6a3b      	ldr	r3, [r7, #32]
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	4413      	add	r3, r2
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	725a      	strb	r2, [r3, #9]
 8002e2e:	e040      	b.n	8002eb2 <forward+0x18a>
                }
                else{ //, otherwise let it as is
                    net.layers[i].neurons[j].a = (signed char)(net.layers[i].neurons[j].z);
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4413      	add	r3, r2
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	011b      	lsls	r3, r3, #4
 8002e3e:	4413      	add	r3, r2
 8002e40:	68d9      	ldr	r1, [r3, #12]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	4413      	add	r3, r2
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	4413      	add	r3, r2
 8002e52:	b24a      	sxtb	r2, r1
 8002e54:	725a      	strb	r2, [r3, #9]
 8002e56:	e02c      	b.n	8002eb2 <forward+0x18a>
                }
            }
            //apply sigmoid to the last layer
            else{ // if we are at last layer, apply sigmoid AF to all it's neurons results
                // Sigmoid for the output layer
                float sigmoid = 1.0f / (1.0f + expf(-net.layers[i].neurons[j].z));
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4413      	add	r3, r2
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	4413      	add	r3, r2
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	425b      	negs	r3, r3
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7fd fbe3 	bl	8000638 <__aeabi_i2f>
 8002e72:	4603      	mov	r3, r0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7fd f98b 	bl	8000190 <expf>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fd fb25 	bl	80004d0 <__addsf3>
 8002e86:	4603      	mov	r3, r0
 8002e88:	4619      	mov	r1, r3
 8002e8a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002e8e:	f7fd fcdb 	bl	8000848 <__aeabi_fdiv>
 8002e92:	4603      	mov	r3, r0
 8002e94:	617b      	str	r3, [r7, #20]
                net.layers[i].neurons[j].a = (signed char)(sigmoid); //
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	18d4      	adds	r4, r2, r3
 8002ea6:	6978      	ldr	r0, [r7, #20]
 8002ea8:	f7fd fdf6 	bl	8000a98 <__aeabi_f2iz>
 8002eac:	4603      	mov	r3, r0
 8002eae:	b25b      	sxtb	r3, r3
 8002eb0:	7263      	strb	r3, [r4, #9]
        for (j=0; j<net.layers[i].num_neurons; j++){
 8002eb2:	6a3b      	ldr	r3, [r7, #32]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	623b      	str	r3, [r7, #32]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	00db      	lsls	r3, r3, #3
 8002ebe:	4413      	add	r3, r2
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6a3a      	ldr	r2, [r7, #32]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	f6ff af3f 	blt.w	8002d48 <forward+0x20>
            }
        }
        //OPTIONAL DUMMY OPERATIONS
        if (dummy_operations > 0){ // Dummy opetaions to confuse attacker, it is aplied only, and only if expresly allowed
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	dd17      	ble.n	8002f00 <forward+0x1d8>
            for (volatile int dummy_i = 0; dummy_i<10; dummy_i++) {
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	e011      	b.n	8002efa <forward+0x1d2>
                result = scmd *scmd;
 8002ed6:	7efa      	ldrb	r2, [r7, #27]
 8002ed8:	7efb      	ldrb	r3, [r7, #27]
 8002eda:	fb12 f303 	smulbb	r3, r2, r3
 8002ede:	76bb      	strb	r3, [r7, #26]
                result = scmd *scmd;
 8002ee0:	7efa      	ldrb	r2, [r7, #27]
 8002ee2:	7efb      	ldrb	r3, [r7, #27]
 8002ee4:	fb12 f303 	smulbb	r3, r2, r3
 8002ee8:	76bb      	strb	r3, [r7, #26]
                result = scmd *scmd;
 8002eea:	7efa      	ldrb	r2, [r7, #27]
 8002eec:	7efb      	ldrb	r3, [r7, #27]
 8002eee:	fb12 f303 	smulbb	r3, r2, r3
 8002ef2:	76bb      	strb	r3, [r7, #26]
            for (volatile int dummy_i = 0; dummy_i<10; dummy_i++) {
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	613b      	str	r3, [r7, #16]
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	2b09      	cmp	r3, #9
 8002efe:	ddea      	ble.n	8002ed6 <forward+0x1ae>
    for (i=1; i<net.num_layers; i++){
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	3301      	adds	r3, #1
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	f6ff af19 	blt.w	8002d42 <forward+0x1a>
            }
        }
    }
}
 8002f10:	bf00      	nop
 8002f12:	bf00      	nop
 8002f14:	372c      	adds	r7, #44	@ 0x2c
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd90      	pop	{r4, r7, pc}

08002f1a <ss_crc>:


// 0xA6 formerly 
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b085      	sub	sp, #20
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
	unsigned int k = 0;
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
	uint8_t crc = 0x00;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	72fb      	strb	r3, [r7, #11]
	while (len--) {
 8002f2e:	e01f      	b.n	8002f70 <ss_crc+0x56>
		crc ^= *buf++;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	607a      	str	r2, [r7, #4]
 8002f36:	781a      	ldrb	r2, [r3, #0]
 8002f38:	7afb      	ldrb	r3, [r7, #11]
 8002f3a:	4053      	eors	r3, r2
 8002f3c:	72fb      	strb	r3, [r7, #11]
		for (k = 0; k < 8; k++) {
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	e012      	b.n	8002f6a <ss_crc+0x50>
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 8002f44:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	da07      	bge.n	8002f5c <ss_crc+0x42>
 8002f4c:	7afb      	ldrb	r3, [r7, #11]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	b25b      	sxtb	r3, r3
 8002f52:	f083 034d 	eor.w	r3, r3, #77	@ 0x4d
 8002f56:	b25b      	sxtb	r3, r3
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	e002      	b.n	8002f62 <ss_crc+0x48>
 8002f5c:	7afb      	ldrb	r3, [r7, #11]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	72fb      	strb	r3, [r7, #11]
		for (k = 0; k < 8; k++) {
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2b07      	cmp	r3, #7
 8002f6e:	d9e9      	bls.n	8002f44 <ss_crc+0x2a>
	while (len--) {
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	1e5a      	subs	r2, r3, #1
 8002f74:	70fa      	strb	r2, [r7, #3]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1da      	bne.n	8002f30 <ss_crc+0x16>
		}
	}
	return crc;
 8002f7a:	7afb      	ldrb	r3, [r7, #11]

}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bc80      	pop	{r7}
 8002f84:	4770      	bx	lr

08002f86 <check_version>:
}

#define FRAME_BYTE 0x00

uint8_t check_version(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *data)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b084      	sub	sp, #16
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	603b      	str	r3, [r7, #0]
 8002f8e:	4603      	mov	r3, r0
 8002f90:	71fb      	strb	r3, [r7, #7]
 8002f92:	460b      	mov	r3, r1
 8002f94:	71bb      	strb	r3, [r7, #6]
 8002f96:	4613      	mov	r3, r2
 8002f98:	717b      	strb	r3, [r7, #5]
	uint8_t ver = SS_VER;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	73fb      	strb	r3, [r7, #15]
	simpleserial_put('r', 1, &ver);
 8002f9e:	f107 030f 	add.w	r3, r7, #15
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	2072      	movs	r0, #114	@ 0x72
 8002fa8:	f000 fa1a 	bl	80033e0 <simpleserial_put>
	return SS_ERR_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	0000      	movs	r0, r0

08002fb8 <ss_get_commands>:

uint8_t ss_get_commands(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *data)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	71fb      	strb	r3, [r7, #7]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	71bb      	strb	r3, [r7, #6]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	717b      	strb	r3, [r7, #5]
    uint8_t cmd_chars[MAX_SS_CMDS];
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8002fcc:	2300      	movs	r3, #0
 8002fce:	77fb      	strb	r3, [r7, #31]
 8002fd0:	e010      	b.n	8002ff4 <ss_get_commands+0x3c>
        cmd_chars[i] = commands[i].c;
 8002fd2:	7ffa      	ldrb	r2, [r7, #31]
 8002fd4:	7ff9      	ldrb	r1, [r7, #31]
 8002fd6:	4811      	ldr	r0, [pc, #68]	@ (800301c <ss_get_commands+0x64>)
 8002fd8:	4613      	mov	r3, r2
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4403      	add	r3, r0
 8002fe2:	781a      	ldrb	r2, [r3, #0]
 8002fe4:	f101 0320 	add.w	r3, r1, #32
 8002fe8:	443b      	add	r3, r7
 8002fea:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8002fee:	7ffb      	ldrb	r3, [r7, #31]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	77fb      	strb	r3, [r7, #31]
 8002ff4:	7ffa      	ldrb	r2, [r7, #31]
 8002ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <ss_get_commands+0x68>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	dbe8      	blt.n	8002fd2 <ss_get_commands+0x1a>
    }

    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 8003000:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <ss_get_commands+0x68>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	b2db      	uxtb	r3, r3
 8003006:	f107 020c 	add.w	r2, r7, #12
 800300a:	4619      	mov	r1, r3
 800300c:	2072      	movs	r0, #114	@ 0x72
 800300e:	f000 f9e7 	bl	80033e0 <simpleserial_put>
    return 0x00;
 8003012:	2300      	movs	r3, #0

}
 8003014:	4618      	mov	r0, r3
 8003016:	3720      	adds	r7, #32
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000074 	.word	0x20000074
 8003020:	20000070 	.word	0x20000070

08003024 <stuff_data>:

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 1;
 8003030:	2301      	movs	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
	uint8_t last = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	73bb      	strb	r3, [r7, #14]
	for (; i < len; i++) {
 8003038:	e012      	b.n	8003060 <stuff_data+0x3c>
		if (buf[i] == FRAME_BYTE) {
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d109      	bne.n	800305a <stuff_data+0x36>
			buf[last] = i - last;
 8003046:	7bbb      	ldrb	r3, [r7, #14]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	4413      	add	r3, r2
 800304c:	7bf9      	ldrb	r1, [r7, #15]
 800304e:	7bba      	ldrb	r2, [r7, #14]
 8003050:	1a8a      	subs	r2, r1, r2
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]
			last = i;
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	73bb      	strb	r3, [r7, #14]
	for (; i < len; i++) {
 800305a:	7bfb      	ldrb	r3, [r7, #15]
 800305c:	3301      	adds	r3, #1
 800305e:	73fb      	strb	r3, [r7, #15]
 8003060:	7bfa      	ldrb	r2, [r7, #15]
 8003062:	78fb      	ldrb	r3, [r7, #3]
 8003064:	429a      	cmp	r2, r3
 8003066:	d3e8      	bcc.n	800303a <stuff_data+0x16>
		}
	}
	return 0x00;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	70fb      	strb	r3, [r7, #3]
	uint8_t next = buf[0];
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	73fb      	strb	r3, [r7, #15]
	buf[0] = 0x00;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	701a      	strb	r2, [r3, #0]
	//len -= 1;
	uint8_t tmp = next;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	73bb      	strb	r3, [r7, #14]
	while ((next < len) && tmp != 0) {
 8003090:	e00d      	b.n	80030ae <unstuff_data+0x3a>
		tmp = buf[next];
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	4413      	add	r3, r2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	73bb      	strb	r3, [r7, #14]
		buf[next] = FRAME_BYTE;
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	4413      	add	r3, r2
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
		next += tmp;
 80030a6:	7bfa      	ldrb	r2, [r7, #15]
 80030a8:	7bbb      	ldrb	r3, [r7, #14]
 80030aa:	4413      	add	r3, r2
 80030ac:	73fb      	strb	r3, [r7, #15]
	while ((next < len) && tmp != 0) {
 80030ae:	7bfa      	ldrb	r2, [r7, #15]
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d202      	bcs.n	80030bc <unstuff_data+0x48>
 80030b6:	7bbb      	ldrb	r3, [r7, #14]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1ea      	bne.n	8003092 <unstuff_data+0x1e>
	}
	return next;
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <simpleserial_init>:

// Set up the SimpleSerial module by preparing internal commands
// This just adds the "v" command for now...
void simpleserial_init()
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
	simpleserial_addcmd('v', 0, check_version);
 80030cc:	4a05      	ldr	r2, [pc, #20]	@ (80030e4 <simpleserial_init+0x1c>)
 80030ce:	2100      	movs	r1, #0
 80030d0:	2076      	movs	r0, #118	@ 0x76
 80030d2:	f000 f80b 	bl	80030ec <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 80030d6:	4a04      	ldr	r2, [pc, #16]	@ (80030e8 <simpleserial_init+0x20>)
 80030d8:	2100      	movs	r1, #0
 80030da:	2077      	movs	r0, #119	@ 0x77
 80030dc:	f000 f806 	bl	80030ec <simpleserial_addcmd>
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	08002f87 	.word	0x08002f87
 80030e8:	08002fb9 	.word	0x08002fb9

080030ec <simpleserial_addcmd>:

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
 80030f8:	73fb      	strb	r3, [r7, #15]
	if(num_commands >= MAX_SS_CMDS) {
 80030fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003170 <simpleserial_addcmd+0x84>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2b0f      	cmp	r3, #15
 8003100:	dd04      	ble.n	800310c <simpleserial_addcmd+0x20>
		putch('a');
 8003102:	2061      	movs	r0, #97	@ 0x61
 8003104:	f000 fb0e 	bl	8003724 <putch>
		return 1;
 8003108:	2301      	movs	r3, #1
 800310a:	e02d      	b.n	8003168 <simpleserial_addcmd+0x7c>
	}

	if(len >= MAX_SS_LEN) {
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2bff      	cmp	r3, #255	@ 0xff
 8003110:	d904      	bls.n	800311c <simpleserial_addcmd+0x30>
		putch('b');
 8003112:	2062      	movs	r0, #98	@ 0x62
 8003114:	f000 fb06 	bl	8003724 <putch>
		return 1;
 8003118:	2301      	movs	r3, #1
 800311a:	e025      	b.n	8003168 <simpleserial_addcmd+0x7c>
	}

	commands[num_commands].c   = c;
 800311c:	4b14      	ldr	r3, [pc, #80]	@ (8003170 <simpleserial_addcmd+0x84>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4914      	ldr	r1, [pc, #80]	@ (8003174 <simpleserial_addcmd+0x88>)
 8003122:	4613      	mov	r3, r2
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	7bfa      	ldrb	r2, [r7, #15]
 800312e:	701a      	strb	r2, [r3, #0]
	commands[num_commands].len = len;
 8003130:	4b0f      	ldr	r3, [pc, #60]	@ (8003170 <simpleserial_addcmd+0x84>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	490f      	ldr	r1, [pc, #60]	@ (8003174 <simpleserial_addcmd+0x88>)
 8003136:	4613      	mov	r3, r2
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	4413      	add	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	440b      	add	r3, r1
 8003140:	3304      	adds	r3, #4
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	601a      	str	r2, [r3, #0]
	commands[num_commands].fp  = fp;
 8003146:	4b0a      	ldr	r3, [pc, #40]	@ (8003170 <simpleserial_addcmd+0x84>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	490a      	ldr	r1, [pc, #40]	@ (8003174 <simpleserial_addcmd+0x88>)
 800314c:	4613      	mov	r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	3308      	adds	r3, #8
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	601a      	str	r2, [r3, #0]
	num_commands++;
 800315c:	4b04      	ldr	r3, [pc, #16]	@ (8003170 <simpleserial_addcmd+0x84>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3301      	adds	r3, #1
 8003162:	4a03      	ldr	r2, [pc, #12]	@ (8003170 <simpleserial_addcmd+0x84>)
 8003164:	6013      	str	r3, [r2, #0]

	return 0;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000070 	.word	0x20000070
 8003174:	20000074 	.word	0x20000074

08003178 <simpleserial_get>:

void simpleserial_get(void)
{
 8003178:	b590      	push	{r4, r7, lr}
 800317a:	b0c7      	sub	sp, #284	@ 0x11c
 800317c:	af00      	add	r7, sp, #0
	uint8_t data_buf[MAX_SS_LEN];
	uint8_t err = 0;
 800317e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003182:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 4; i++) {
 800318a:	2300      	movs	r3, #0
 800318c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003190:	e022      	b.n	80031d8 <simpleserial_get+0x60>
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 8003192:	f000 faa9 	bl	80036e8 <getch>
 8003196:	4603      	mov	r3, r0
 8003198:	4619      	mov	r1, r3
 800319a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800319e:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80031a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031a6:	4413      	add	r3, r2
 80031a8:	460a      	mov	r2, r1
 80031aa:	701a      	strb	r2, [r3, #0]
		if (data_buf[i] == FRAME_BYTE) {
 80031ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031b0:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80031b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b8:	4413      	add	r3, r2
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d106      	bne.n	80031ce <simpleserial_get+0x56>
			err = SS_ERR_FRAME_BYTE;
 80031c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031c4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031c8:	2205      	movs	r2, #5
 80031ca:	701a      	strb	r2, [r3, #0]
			goto ERROR;
 80031cc:	e0f9      	b.n	80033c2 <simpleserial_get+0x24a>
	for (int i = 0; i < 4; i++) {
 80031ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d2:	3301      	adds	r3, #1
 80031d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80031d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031dc:	2b03      	cmp	r3, #3
 80031de:	ddd8      	ble.n	8003192 <simpleserial_get+0x1a>
		}
	}
	uint8_t next_frame = unstuff_data(data_buf, 4);
 80031e0:	f107 0308 	add.w	r3, r7, #8
 80031e4:	2104      	movs	r1, #4
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff ff44 	bl	8003074 <unstuff_data>
 80031ec:	4603      	mov	r3, r0
 80031ee:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

	// check for valid command
	uint8_t c = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
	for(c = 0; c < num_commands; c++)
 80031f8:	2300      	movs	r3, #0
 80031fa:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 80031fe:	e014      	b.n	800322a <simpleserial_get+0xb2>
	{
		if(commands[c].c == data_buf[1])
 8003200:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8003204:	4974      	ldr	r1, [pc, #464]	@ (80033d8 <simpleserial_get+0x260>)
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	781a      	ldrb	r2, [r3, #0]
 8003212:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003216:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800321a:	785b      	ldrb	r3, [r3, #1]
 800321c:	429a      	cmp	r2, r3
 800321e:	d00b      	beq.n	8003238 <simpleserial_get+0xc0>
	for(c = 0; c < num_commands; c++)
 8003220:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003224:	3301      	adds	r3, #1
 8003226:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 800322a:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 800322e:	4b6b      	ldr	r3, [pc, #428]	@ (80033dc <simpleserial_get+0x264>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	dbe4      	blt.n	8003200 <simpleserial_get+0x88>
 8003236:	e000      	b.n	800323a <simpleserial_get+0xc2>
			break;
 8003238:	bf00      	nop
	}

	if (c == num_commands) {
 800323a:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 800323e:	4b67      	ldr	r3, [pc, #412]	@ (80033dc <simpleserial_get+0x264>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d106      	bne.n	8003254 <simpleserial_get+0xdc>
		err = SS_ERR_CMD;
 8003246:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800324a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800324e:	2201      	movs	r2, #1
 8003250:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8003252:	e0b6      	b.n	80033c2 <simpleserial_get+0x24a>
	}

	//check that next frame not beyond end of message
	// account for cmd, scmd, len, data, crc, end of frame
	if ((data_buf[3] + 5) < next_frame) {
 8003254:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003258:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800325c:	78db      	ldrb	r3, [r3, #3]
 800325e:	1d5a      	adds	r2, r3, #5
 8003260:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8003264:	429a      	cmp	r2, r3
 8003266:	da06      	bge.n	8003276 <simpleserial_get+0xfe>
		err = SS_ERR_LEN;
 8003268:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800326c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003270:	2204      	movs	r2, #4
 8003272:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8003274:	e0a5      	b.n	80033c2 <simpleserial_get+0x24a>
	}

	// read in data
	// eq to len + crc + frame end
	int i = 4;
 8003276:	2304      	movs	r3, #4
 8003278:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	for (; i < data_buf[3] + 5; i++) {
 800327c:	e022      	b.n	80032c4 <simpleserial_get+0x14c>
		data_buf[i] = getch();
 800327e:	f000 fa33 	bl	80036e8 <getch>
 8003282:	4603      	mov	r3, r0
 8003284:	4619      	mov	r1, r3
 8003286:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800328a:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 800328e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003292:	4413      	add	r3, r2
 8003294:	460a      	mov	r2, r1
 8003296:	701a      	strb	r2, [r3, #0]
		if (data_buf[i] == FRAME_BYTE) {
 8003298:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800329c:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80032a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032a4:	4413      	add	r3, r2
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d106      	bne.n	80032ba <simpleserial_get+0x142>
			err = SS_ERR_FRAME_BYTE;
 80032ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032b0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032b4:	2205      	movs	r2, #5
 80032b6:	701a      	strb	r2, [r3, #0]
			goto ERROR;
 80032b8:	e083      	b.n	80033c2 <simpleserial_get+0x24a>
	for (; i < data_buf[3] + 5; i++) {
 80032ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032be:	3301      	adds	r3, #1
 80032c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80032c4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80032cc:	78db      	ldrb	r3, [r3, #3]
 80032ce:	3304      	adds	r3, #4
 80032d0:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80032d4:	429a      	cmp	r2, r3
 80032d6:	ddd2      	ble.n	800327e <simpleserial_get+0x106>
		}
	}

	//check that final byte is the FRAME_BYTE
	data_buf[i] = getch();
 80032d8:	f000 fa06 	bl	80036e8 <getch>
 80032dc:	4603      	mov	r3, r0
 80032de:	4619      	mov	r1, r3
 80032e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032e4:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80032e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032ec:	4413      	add	r3, r2
 80032ee:	460a      	mov	r2, r1
 80032f0:	701a      	strb	r2, [r3, #0]
	if (data_buf[i] != FRAME_BYTE) {
 80032f2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032f6:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80032fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032fe:	4413      	add	r3, r2
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d006      	beq.n	8003314 <simpleserial_get+0x19c>
		err = SS_ERR_LEN;
 8003306:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800330a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800330e:	2204      	movs	r2, #4
 8003310:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8003312:	e056      	b.n	80033c2 <simpleserial_get+0x24a>
	}

	//fully unstuff data now
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 8003314:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8003318:	f107 0208 	add.w	r2, r7, #8
 800331c:	18d0      	adds	r0, r2, r3
 800331e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003322:	b2da      	uxtb	r2, r3
 8003324:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	b2db      	uxtb	r3, r3
 800332c:	3301      	adds	r3, #1
 800332e:	b2db      	uxtb	r3, r3
 8003330:	4619      	mov	r1, r3
 8003332:	f7ff fe9f 	bl	8003074 <unstuff_data>

	//calc crc excluding original frame offset and frame end and crc
	uint8_t crc = ss_crc(data_buf+1, i-2);
 8003336:	f107 0308 	add.w	r3, r7, #8
 800333a:	3301      	adds	r3, #1
 800333c:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	3a02      	subs	r2, #2
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	4611      	mov	r1, r2
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff fde6 	bl	8002f1a <ss_crc>
 800334e:	4603      	mov	r3, r0
 8003350:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
	if (crc != data_buf[i-1]) {
 8003354:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003358:	3b01      	subs	r3, #1
 800335a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800335e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003362:	5cd3      	ldrb	r3, [r2, r3]
 8003364:	f897 210a 	ldrb.w	r2, [r7, #266]	@ 0x10a
 8003368:	429a      	cmp	r2, r3
 800336a:	d006      	beq.n	800337a <simpleserial_get+0x202>
		err = SS_ERR_CRC;
 800336c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003370:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8003378:	e023      	b.n	80033c2 <simpleserial_get+0x24a>
	}

	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 800337a:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 800337e:	4916      	ldr	r1, [pc, #88]	@ (80033d8 <simpleserial_get+0x260>)
 8003380:	4613      	mov	r3, r2
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	4413      	add	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	440b      	add	r3, r1
 800338a:	3308      	adds	r3, #8
 800338c:	681c      	ldr	r4, [r3, #0]
 800338e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003392:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003396:	7858      	ldrb	r0, [r3, #1]
 8003398:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800339c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033a0:	7899      	ldrb	r1, [r3, #2]
 80033a2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033a6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033aa:	78da      	ldrb	r2, [r3, #3]
 80033ac:	f107 0308 	add.w	r3, r7, #8
 80033b0:	3304      	adds	r3, #4
 80033b2:	47a0      	blx	r4
 80033b4:	4603      	mov	r3, r0
 80033b6:	461a      	mov	r2, r3
 80033b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033bc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033c0:	701a      	strb	r2, [r3, #0]

ERROR:
	simpleserial_put('e', 0x01, &err);
 80033c2:	1dfb      	adds	r3, r7, #7
 80033c4:	461a      	mov	r2, r3
 80033c6:	2101      	movs	r1, #1
 80033c8:	2065      	movs	r0, #101	@ 0x65
 80033ca:	f000 f809 	bl	80033e0 <simpleserial_put>
	return;
 80033ce:	bf00      	nop
}
 80033d0:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd90      	pop	{r4, r7, pc}
 80033d8:	20000074 	.word	0x20000074
 80033dc:	20000070 	.word	0x20000070

080033e0 <simpleserial_put>:

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 80033e0:	b590      	push	{r4, r7, lr}
 80033e2:	b0c5      	sub	sp, #276	@ 0x114
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033ea:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033f4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80033f8:	4602      	mov	r2, r0
 80033fa:	701a      	strb	r2, [r3, #0]
 80033fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003400:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003404:	460a      	mov	r2, r1
 8003406:	701a      	strb	r2, [r3, #0]
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 8003408:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800340c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
	data_buf[1] = c;
 8003414:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003418:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800341c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003420:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 8003424:	7812      	ldrb	r2, [r2, #0]
 8003426:	705a      	strb	r2, [r3, #1]
	data_buf[2] = size;
 8003428:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800342c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003430:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003434:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8003438:	7812      	ldrb	r2, [r2, #0]
 800343a:	709a      	strb	r2, [r3, #2]
	int i = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	for (; i < size; i++) {
 8003442:	e015      	b.n	8003470 <simpleserial_put+0x90>
		data_buf[i + 3] = output[i];
 8003444:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003448:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800344c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	441a      	add	r2, r3
 8003454:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003458:	3303      	adds	r3, #3
 800345a:	7811      	ldrb	r1, [r2, #0]
 800345c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003460:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003464:	54d1      	strb	r1, [r2, r3]
	for (; i < size; i++) {
 8003466:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800346a:	3301      	adds	r3, #1
 800346c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003470:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003474:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800347e:	429a      	cmp	r2, r3
 8003480:	dbe0      	blt.n	8003444 <simpleserial_put+0x64>
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 8003482:	f107 0308 	add.w	r3, r7, #8
 8003486:	3301      	adds	r3, #1
 8003488:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800348c:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8003490:	7812      	ldrb	r2, [r2, #0]
 8003492:	3202      	adds	r2, #2
 8003494:	b2d1      	uxtb	r1, r2
 8003496:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800349a:	1cd4      	adds	r4, r2, #3
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff fd3c 	bl	8002f1a <ss_crc>
 80034a2:	4603      	mov	r3, r0
 80034a4:	461a      	mov	r2, r3
 80034a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80034ae:	551a      	strb	r2, [r3, r4]
	data_buf[i + 4] = 0x00;
 80034b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034b4:	3304      	adds	r3, #4
 80034b6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80034ba:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80034be:	2100      	movs	r1, #0
 80034c0:	54d1      	strb	r1, [r2, r3]
	stuff_data(data_buf, i + 5);
 80034c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	3305      	adds	r3, #5
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	f107 0308 	add.w	r3, r7, #8
 80034d0:	4611      	mov	r1, r2
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fda6 	bl	8003024 <stuff_data>
	for (int i = 0; i < size + 5; i++) {
 80034d8:	2300      	movs	r3, #0
 80034da:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80034de:	e00f      	b.n	8003500 <simpleserial_put+0x120>
		putch(data_buf[i]);
 80034e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034e4:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 80034e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80034ec:	4413      	add	r3, r2
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 f917 	bl	8003724 <putch>
	for (int i = 0; i < size + 5; i++) {
 80034f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80034fa:	3301      	adds	r3, #1
 80034fc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003500:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003504:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	3304      	adds	r3, #4
 800350c:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8003510:	429a      	cmp	r2, r3
 8003512:	dde5      	ble.n	80034e0 <simpleserial_put+0x100>
	}
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 800351c:	46bd      	mov	sp, r7
 800351e:	bd90      	pop	{r4, r7, pc}

08003520 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b096      	sub	sp, #88	@ 0x58
 8003524:	af00      	add	r7, sp, #0
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 8003526:	2303      	movs	r3, #3
 8003528:	62fb      	str	r3, [r7, #44]	@ 0x2c
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 800352a:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800352e:	633b      	str	r3, [r7, #48]	@ 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8003530:	2300      	movs	r3, #0
 8003532:	63fb      	str	r3, [r7, #60]	@ 0x3c
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8003534:	2300      	movs	r3, #0
 8003536:	64fb      	str	r3, [r7, #76]	@ 0x4c
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8003538:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800353c:	4618      	mov	r0, r3
 800353e:	f000 f925 	bl	800378c <HAL_RCC_OscConfig>

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8003542:	230f      	movs	r3, #15
 8003544:	61bb      	str	r3, [r7, #24]
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8003546:	2301      	movs	r3, #1
 8003548:	61fb      	str	r3, [r7, #28]
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 800354a:	2300      	movs	r3, #0
 800354c:	623b      	str	r3, [r7, #32]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800354e:	2300      	movs	r3, #0
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003552:	2300      	movs	r3, #0
 8003554:	62bb      	str	r3, [r7, #40]	@ 0x28
     uint32_t flash_latency = 0;
 8003556:	2300      	movs	r3, #0
 8003558:	657b      	str	r3, [r7, #84]	@ 0x54
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 800355a:	f107 0318 	add.w	r3, r7, #24
 800355e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003560:	4618      	mov	r0, r3
 8003562:	f001 f929 	bl	80047b8 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003566:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <platform_init+0x9c>)
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	4a14      	ldr	r2, [pc, #80]	@ (80035bc <platform_init+0x9c>)
 800356c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003570:	6153      	str	r3, [r2, #20]
 8003572:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <platform_init+0x9c>)
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800357a:	603b      	str	r3, [r7, #0]
 800357c:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 800357e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003582:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8003584:	2301      	movs	r3, #1
 8003586:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 8003588:	2300      	movs	r3, #0
 800358a:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800358c:	2303      	movs	r3, #3
 800358e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8003590:	1d3b      	adds	r3, r7, #4
 8003592:	4619      	mov	r1, r3
 8003594:	480a      	ldr	r0, [pc, #40]	@ (80035c0 <platform_init+0xa0>)
 8003596:	f001 fa99 	bl	8004acc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 800359a:	2201      	movs	r2, #1
 800359c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80035a0:	4807      	ldr	r0, [pc, #28]	@ (80035c0 <platform_init+0xa0>)
 80035a2:	f001 fc11 	bl	8004dc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 80035a6:	2201      	movs	r2, #1
 80035a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80035ac:	4804      	ldr	r0, [pc, #16]	@ (80035c0 <platform_init+0xa0>)
 80035ae:	f001 fc0b 	bl	8004dc8 <HAL_GPIO_WritePin>
#endif
}
 80035b2:	bf00      	nop
 80035b4:	3758      	adds	r7, #88	@ 0x58
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000
 80035c0:	48000800 	.word	0x48000800

080035c4 <init_uart>:

void init_uart(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 80035ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80035ce:	60fb      	str	r3, [r7, #12]
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 80035d0:	2302      	movs	r3, #2
 80035d2:	613b      	str	r3, [r7, #16]
  GpioInit.Pull      = GPIO_PULLUP;
 80035d4:	2301      	movs	r3, #1
 80035d6:	617b      	str	r3, [r7, #20]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80035d8:	2303      	movs	r3, #3
 80035da:	61bb      	str	r3, [r7, #24]
  GpioInit.Alternate = GPIO_AF7_USART1;
 80035dc:	2307      	movs	r3, #7
 80035de:	61fb      	str	r3, [r7, #28]
  __GPIOA_CLK_ENABLE();
 80035e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003658 <init_uart+0x94>)
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003658 <init_uart+0x94>)
 80035e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ea:	6153      	str	r3, [r2, #20]
 80035ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <init_uart+0x94>)
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	68bb      	ldr	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80035f8:	f107 030c 	add.w	r3, r7, #12
 80035fc:	4619      	mov	r1, r3
 80035fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003602:	f001 fa63 	bl	8004acc <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 8003606:	4b15      	ldr	r3, [pc, #84]	@ (800365c <init_uart+0x98>)
 8003608:	4a15      	ldr	r2, [pc, #84]	@ (8003660 <init_uart+0x9c>)
 800360a:	601a      	str	r2, [r3, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
 800360c:	4b13      	ldr	r3, [pc, #76]	@ (800365c <init_uart+0x98>)
 800360e:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8003612:	605a      	str	r2, [r3, #4]
  #else
  UartHandle.Init.BaudRate   = 38400;
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8003614:	4b11      	ldr	r3, [pc, #68]	@ (800365c <init_uart+0x98>)
 8003616:	2200      	movs	r2, #0
 8003618:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800361a:	4b10      	ldr	r3, [pc, #64]	@ (800365c <init_uart+0x98>)
 800361c:	2200      	movs	r2, #0
 800361e:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8003620:	4b0e      	ldr	r3, [pc, #56]	@ (800365c <init_uart+0x98>)
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <init_uart+0x98>)
 8003628:	2200      	movs	r2, #0
 800362a:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800362c:	4b0b      	ldr	r3, [pc, #44]	@ (800365c <init_uart+0x98>)
 800362e:	220c      	movs	r2, #12
 8003630:	615a      	str	r2, [r3, #20]
  __USART1_CLK_ENABLE();
 8003632:	4b09      	ldr	r3, [pc, #36]	@ (8003658 <init_uart+0x94>)
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	4a08      	ldr	r2, [pc, #32]	@ (8003658 <init_uart+0x94>)
 8003638:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800363c:	6193      	str	r3, [r2, #24]
 800363e:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <init_uart+0x94>)
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003646:	607b      	str	r3, [r7, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
  HAL_UART_Init(&UartHandle);
 800364a:	4804      	ldr	r0, [pc, #16]	@ (800365c <init_uart+0x98>)
 800364c:	f001 fe1d 	bl	800528a <HAL_UART_Init>
}
 8003650:	bf00      	nop
 8003652:	3720      	adds	r7, #32
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40021000 	.word	0x40021000
 800365c:	20000134 	.word	0x20000134
 8003660:	40013800 	.word	0x40013800

08003664 <trigger_setup>:

void trigger_setup(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800366a:	4b13      	ldr	r3, [pc, #76]	@ (80036b8 <trigger_setup+0x54>)
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	4a12      	ldr	r2, [pc, #72]	@ (80036b8 <trigger_setup+0x54>)
 8003670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003674:	6153      	str	r3, [r2, #20]
 8003676:	4b10      	ldr	r3, [pc, #64]	@ (80036b8 <trigger_setup+0x54>)
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
 8003682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003686:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8003688:	2301      	movs	r3, #1
 800368a:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003690:	2303      	movs	r3, #3
 8003692:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8003694:	1d3b      	adds	r3, r7, #4
 8003696:	4619      	mov	r1, r3
 8003698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800369c:	f001 fa16 	bl	8004acc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036aa:	f001 fb8d 	bl	8004dc8 <HAL_GPIO_WritePin>
}
 80036ae:	bf00      	nop
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	40021000 	.word	0x40021000

080036bc <trigger_high>:

void trigger_high(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 80036c0:	2201      	movs	r2, #1
 80036c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036ca:	f001 fb7d 	bl	8004dc8 <HAL_GPIO_WritePin>
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <trigger_low>:

void trigger_low(void)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80036d6:	2200      	movs	r2, #0
 80036d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036e0:	f001 fb72 	bl	8004dc8 <HAL_GPIO_WritePin>
}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <getch>:

char getch(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80036ee:	e005      	b.n	80036fc <getch+0x14>
    USART1->ICR |= (1 << 3);
 80036f0:	4b0a      	ldr	r3, [pc, #40]	@ (800371c <getch+0x34>)
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	4a09      	ldr	r2, [pc, #36]	@ (800371c <getch+0x34>)
 80036f6:	f043 0308 	orr.w	r3, r3, #8
 80036fa:	6213      	str	r3, [r2, #32]
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80036fc:	1df9      	adds	r1, r7, #7
 80036fe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003702:	2201      	movs	r2, #1
 8003704:	4806      	ldr	r0, [pc, #24]	@ (8003720 <getch+0x38>)
 8003706:	f001 fedd 	bl	80054c4 <HAL_UART_Receive>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1ef      	bne.n	80036f0 <getch+0x8>
  //putch(d);
  return d;
 8003710:	79fb      	ldrb	r3, [r7, #7]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	40013800 	.word	0x40013800
 8003720:	20000134 	.word	0x20000134

08003724 <putch>:

void putch(char c)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
  uint8_t d  = c;
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8003732:	f107 010f 	add.w	r1, r7, #15
 8003736:	f241 3388 	movw	r3, #5000	@ 0x1388
 800373a:	2201      	movs	r2, #1
 800373c:	4803      	ldr	r0, [pc, #12]	@ (800374c <putch+0x28>)
 800373e:	f001 fe35 	bl	80053ac <HAL_UART_Transmit>
}
 8003742:	bf00      	nop
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000134 	.word	0x20000134

08003750 <HAL_GetTick>:
{
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
	return hal_sys_tick++;
 8003754:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <HAL_GetTick+0x18>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	1c5a      	adds	r2, r3, #1
 800375a:	4903      	ldr	r1, [pc, #12]	@ (8003768 <HAL_GetTick+0x18>)
 800375c:	600a      	str	r2, [r1, #0]
}
 800375e:	4618      	mov	r0, r3
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	200001a4 	.word	0x200001a4

0800376c <HAL_RCC_GetSysClockFreq>:

#define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
                                     USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or USART CR1 fields of parameters set by UART_SetConfig API */

uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
	return F_CPU;
 8003770:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8003774:	4618      	mov	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_RCC_GetPCLK1Freq>:

uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
	return F_CPU;
 8003780:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr

0800378c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003792:	af00      	add	r7, sp, #0
 8003794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003798:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800379c:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 8180 	beq.w	8003aba <HAL_RCC_OscConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80037ba:	4bbe      	ldr	r3, [pc, #760]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 030c 	and.w	r3, r3, #12
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d00c      	beq.n	80037e0 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037c6:	4bbb      	ldr	r3, [pc, #748]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d15d      	bne.n	800388e <HAL_RCC_OscConfig+0x102>
 80037d2:	4bb8      	ldr	r3, [pc, #736]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037de:	d156      	bne.n	800388e <HAL_RCC_OscConfig+0x102>
 80037e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037e4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80037f4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	b2db      	uxtb	r3, r3
 8003802:	f043 0301 	orr.w	r3, r3, #1
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	d102      	bne.n	8003812 <HAL_RCC_OscConfig+0x86>
 800380c:	4ba9      	ldr	r3, [pc, #676]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	e015      	b.n	800383e <HAL_RCC_OscConfig+0xb2>
 8003812:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003816:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003826:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800382a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800382e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003832:	fa93 f3a3 	rbit	r3, r3
 8003836:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800383a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 800383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003842:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003846:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800384a:	fa92 f2a2 	rbit	r2, r2
 800384e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return(result);
 8003852:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003856:	fab2 f282 	clz	r2, r2
 800385a:	b252      	sxtb	r2, r2
 800385c:	f042 0220 	orr.w	r2, r2, #32
 8003860:	b252      	sxtb	r2, r2
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	f002 021f 	and.w	r2, r2, #31
 8003868:	2101      	movs	r1, #1
 800386a:	fa01 f202 	lsl.w	r2, r1, r2
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 8121 	beq.w	8003ab8 <HAL_RCC_OscConfig+0x32c>
 8003876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800387a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	f040 8118 	bne.w	8003ab8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	f000 bf8c 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003892:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800389e:	d106      	bne.n	80038ae <HAL_RCC_OscConfig+0x122>
 80038a0:	4b84      	ldr	r3, [pc, #528]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a83      	ldr	r2, [pc, #524]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	e036      	b.n	800391c <HAL_RCC_OscConfig+0x190>
 80038ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10c      	bne.n	80038d8 <HAL_RCC_OscConfig+0x14c>
 80038be:	4b7d      	ldr	r3, [pc, #500]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a79      	ldr	r2, [pc, #484]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d4:	6013      	str	r3, [r2, #0]
 80038d6:	e021      	b.n	800391c <HAL_RCC_OscConfig+0x190>
 80038d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038e8:	d10c      	bne.n	8003904 <HAL_RCC_OscConfig+0x178>
 80038ea:	4b72      	ldr	r3, [pc, #456]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a71      	ldr	r2, [pc, #452]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	4b6f      	ldr	r3, [pc, #444]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a6e      	ldr	r2, [pc, #440]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80038fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	e00b      	b.n	800391c <HAL_RCC_OscConfig+0x190>
 8003904:	4b6b      	ldr	r3, [pc, #428]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a6a      	ldr	r2, [pc, #424]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 800390a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	4b68      	ldr	r3, [pc, #416]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a67      	ldr	r2, [pc, #412]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003916:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800391a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800391c:	4b65      	ldr	r3, [pc, #404]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 800391e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003920:	f023 020f 	bic.w	r2, r3, #15
 8003924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003928:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	4960      	ldr	r1, [pc, #384]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003932:	4313      	orrs	r3, r2
 8003934:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003936:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800393a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d05a      	beq.n	80039fc <HAL_RCC_OscConfig+0x270>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003946:	f7ff ff03 	bl	8003750 <HAL_GetTick>
 800394a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394e:	e00a      	b.n	8003966 <HAL_RCC_OscConfig+0x1da>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003950:	f7ff fefe 	bl	8003750 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b64      	cmp	r3, #100	@ 0x64
 800395e:	d902      	bls.n	8003966 <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	f000 bf20 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003966:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800396a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003972:	fa93 f3a3 	rbit	r3, r3
 8003976:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return(result);
 800397a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	fab3 f383 	clz	r3, r3
 8003982:	b2db      	uxtb	r3, r3
 8003984:	095b      	lsrs	r3, r3, #5
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f043 0301 	orr.w	r3, r3, #1
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b01      	cmp	r3, #1
 8003990:	d102      	bne.n	8003998 <HAL_RCC_OscConfig+0x20c>
 8003992:	4b48      	ldr	r3, [pc, #288]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	e015      	b.n	80039c4 <HAL_RCC_OscConfig+0x238>
 8003998:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800399c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80039a4:	fa93 f3a3 	rbit	r3, r3
 80039a8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80039ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039b0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80039b4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80039c0:	4b3c      	ldr	r3, [pc, #240]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039c8:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80039cc:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80039d0:	fa92 f2a2 	rbit	r2, r2
 80039d4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return(result);
 80039d8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80039dc:	fab2 f282 	clz	r2, r2
 80039e0:	b252      	sxtb	r2, r2
 80039e2:	f042 0220 	orr.w	r2, r2, #32
 80039e6:	b252      	sxtb	r2, r2
 80039e8:	b2d2      	uxtb	r2, r2
 80039ea:	f002 021f 	and.w	r2, r2, #31
 80039ee:	2101      	movs	r1, #1
 80039f0:	fa01 f202 	lsl.w	r2, r1, r2
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0aa      	beq.n	8003950 <HAL_RCC_OscConfig+0x1c4>
 80039fa:	e05e      	b.n	8003aba <HAL_RCC_OscConfig+0x32e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fc:	f7ff fea8 	bl	8003750 <HAL_GetTick>
 8003a00:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a04:	e00a      	b.n	8003a1c <HAL_RCC_OscConfig+0x290>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a06:	f7ff fea3 	bl	8003750 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b64      	cmp	r3, #100	@ 0x64
 8003a14:	d902      	bls.n	8003a1c <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	f000 bec5 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003a1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a20:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003a28:	fa93 f3a3 	rbit	r3, r3
 8003a2c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return(result);
 8003a30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a34:	fab3 f383 	clz	r3, r3
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d102      	bne.n	8003a4e <HAL_RCC_OscConfig+0x2c2>
 8003a48:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	e015      	b.n	8003a7a <HAL_RCC_OscConfig+0x2ee>
 8003a4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a52:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003a5a:	fa93 f3a3 	rbit	r3, r3
 8003a5e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003a62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a66:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003a6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003a6e:	fa93 f3a3 	rbit	r3, r3
 8003a72:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003a76:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab4 <HAL_RCC_OscConfig+0x328>)
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a7e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003a82:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003a86:	fa92 f2a2 	rbit	r2, r2
 8003a8a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return(result);
 8003a8e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003a92:	fab2 f282 	clz	r2, r2
 8003a96:	b252      	sxtb	r2, r2
 8003a98:	f042 0220 	orr.w	r2, r2, #32
 8003a9c:	b252      	sxtb	r2, r2
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	f002 021f 	and.w	r2, r2, #31
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1aa      	bne.n	8003a06 <HAL_RCC_OscConfig+0x27a>
 8003ab0:	e003      	b.n	8003aba <HAL_RCC_OscConfig+0x32e>
 8003ab2:	bf00      	nop
 8003ab4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 817e 	beq.w	8003dcc <HAL_RCC_OscConfig+0x640>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ad0:	4ba6      	ldr	r3, [pc, #664]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 030c 	and.w	r3, r3, #12
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00b      	beq.n	8003af4 <HAL_RCC_OscConfig+0x368>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003adc:	4ba3      	ldr	r3, [pc, #652]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d173      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x444>
 8003ae8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d16d      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x444>
 8003af4:	2302      	movs	r3, #2
 8003af6:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afa:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8003afe:	fa93 f3a3 	rbit	r3, r3
 8003b02:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return(result);
 8003b06:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b0a:	fab3 f383 	clz	r3, r3
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d102      	bne.n	8003b24 <HAL_RCC_OscConfig+0x398>
 8003b1e:	4b93      	ldr	r3, [pc, #588]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	e013      	b.n	8003b4c <HAL_RCC_OscConfig+0x3c0>
 8003b24:	2302      	movs	r3, #2
 8003b26:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003b2e:	fa93 f3a3 	rbit	r3, r3
 8003b32:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8003b36:	2302      	movs	r3, #2
 8003b38:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003b3c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003b40:	fa93 f3a3 	rbit	r3, r3
 8003b44:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003b48:	4b88      	ldr	r3, [pc, #544]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	2202      	movs	r2, #2
 8003b4e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003b52:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8003b56:	fa92 f2a2 	rbit	r2, r2
 8003b5a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return(result);
 8003b5e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003b62:	fab2 f282 	clz	r2, r2
 8003b66:	b252      	sxtb	r2, r2
 8003b68:	f042 0220 	orr.w	r2, r2, #32
 8003b6c:	b252      	sxtb	r2, r2
 8003b6e:	b2d2      	uxtb	r2, r2
 8003b70:	f002 021f 	and.w	r2, r2, #31
 8003b74:	2101      	movs	r1, #1
 8003b76:	fa01 f202 	lsl.w	r2, r1, r2
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00a      	beq.n	8003b96 <HAL_RCC_OscConfig+0x40a>
 8003b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d002      	beq.n	8003b96 <HAL_RCC_OscConfig+0x40a>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	f000 be08 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b96:	4b75      	ldr	r3, [pc, #468]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6959      	ldr	r1, [r3, #20]
 8003baa:	23f8      	movs	r3, #248	@ 0xf8
 8003bac:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb0:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003bb4:	fa93 f3a3 	rbit	r3, r3
 8003bb8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
  return(result);
 8003bbc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8003bc0:	fab3 f383 	clz	r3, r3
 8003bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc8:	4968      	ldr	r1, [pc, #416]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bce:	e0fd      	b.n	8003dcc <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 8088 	beq.w	8003cf2 <HAL_RCC_OscConfig+0x566>
 8003be2:	2301      	movs	r3, #1
 8003be4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return(result);
 8003bf4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bf8:	fab3 f383 	clz	r3, r3
 8003bfc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c00:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	461a      	mov	r2, r3
 8003c08:	2301      	movs	r3, #1
 8003c0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0c:	f7ff fda0 	bl	8003750 <HAL_GetTick>
 8003c10:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c14:	e00a      	b.n	8003c2c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c16:	f7ff fd9b 	bl	8003750 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d902      	bls.n	8003c2c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	f000 bdbd 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c32:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003c36:	fa93 f3a3 	rbit	r3, r3
 8003c3a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return(result);
 8003c3e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c42:	fab3 f383 	clz	r3, r3
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	095b      	lsrs	r3, r3, #5
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d102      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4d0>
 8003c56:	4b45      	ldr	r3, [pc, #276]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	e013      	b.n	8003c84 <HAL_RCC_OscConfig+0x4f8>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003c66:	fa93 f3a3 	rbit	r3, r3
 8003c6a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003c6e:	2302      	movs	r3, #2
 8003c70:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c74:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c78:	fa93 f3a3 	rbit	r3, r3
 8003c7c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003c80:	4b3a      	ldr	r3, [pc, #232]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	2202      	movs	r2, #2
 8003c86:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003c8a:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003c8e:	fa92 f2a2 	rbit	r2, r2
 8003c92:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return(result);
 8003c96:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003c9a:	fab2 f282 	clz	r2, r2
 8003c9e:	b252      	sxtb	r2, r2
 8003ca0:	f042 0220 	orr.w	r2, r2, #32
 8003ca4:	b252      	sxtb	r2, r2
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	f002 021f 	and.w	r2, r2, #31
 8003cac:	2101      	movs	r1, #1
 8003cae:	fa01 f202 	lsl.w	r2, r1, r2
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ae      	beq.n	8003c16 <HAL_RCC_OscConfig+0x48a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6959      	ldr	r1, [r3, #20]
 8003ccc:	23f8      	movs	r3, #248	@ 0xf8
 8003cce:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003cd6:	fa93 f3a3 	rbit	r3, r3
 8003cda:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  return(result);
 8003cde:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8003ce2:	fab3 f383 	clz	r3, r3
 8003ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cea:	4920      	ldr	r1, [pc, #128]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	600b      	str	r3, [r1, #0]
 8003cf0:	e06c      	b.n	8003dcc <HAL_RCC_OscConfig+0x640>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8003cfc:	fa93 f3a3 	rbit	r3, r3
 8003d00:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return(result);
 8003d04:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d08:	fab3 f383 	clz	r3, r3
 8003d0c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d10:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	461a      	mov	r2, r3
 8003d18:	2300      	movs	r3, #0
 8003d1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1c:	f7ff fd18 	bl	8003750 <HAL_GetTick>
 8003d20:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d24:	e00a      	b.n	8003d3c <HAL_RCC_OscConfig+0x5b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d26:	f7ff fd13 	bl	8003750 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d902      	bls.n	8003d3c <HAL_RCC_OscConfig+0x5b0>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	f000 bd35 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003d46:	fa93 f3a3 	rbit	r3, r3
 8003d4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return(result);
 8003d4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d52:	fab3 f383 	clz	r3, r3
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	095b      	lsrs	r3, r3, #5
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d104      	bne.n	8003d70 <HAL_RCC_OscConfig+0x5e4>
 8003d66:	4b01      	ldr	r3, [pc, #4]	@ (8003d6c <HAL_RCC_OscConfig+0x5e0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	e015      	b.n	8003d98 <HAL_RCC_OscConfig+0x60c>
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	2302      	movs	r3, #2
 8003d72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003d82:	2302      	movs	r3, #2
 8003d84:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003d88:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003d94:	4bc5      	ldr	r3, [pc, #788]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003d9e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003da2:	fa92 f2a2 	rbit	r2, r2
 8003da6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return(result);
 8003daa:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003dae:	fab2 f282 	clz	r2, r2
 8003db2:	b252      	sxtb	r2, r2
 8003db4:	f042 0220 	orr.w	r2, r2, #32
 8003db8:	b252      	sxtb	r2, r2
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	f002 021f 	and.w	r2, r2, #31
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1ac      	bne.n	8003d26 <HAL_RCC_OscConfig+0x59a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 810a 	beq.w	8003ff6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003de6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d073      	beq.n	8003eda <HAL_RCC_OscConfig+0x74e>
 8003df2:	2301      	movs	r3, #1
 8003df4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	fa93 f3a3 	rbit	r3, r3
 8003e00:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return(result);
 8003e04:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e08:	fab3 f383 	clz	r3, r3
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4ba8      	ldr	r3, [pc, #672]	@ (80040b0 <HAL_RCC_OscConfig+0x924>)
 8003e10:	4413      	add	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	461a      	mov	r2, r3
 8003e16:	2301      	movs	r3, #1
 8003e18:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e1a:	f7ff fc99 	bl	8003750 <HAL_GetTick>
 8003e1e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e22:	e00a      	b.n	8003e3a <HAL_RCC_OscConfig+0x6ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e24:	f7ff fc94 	bl	8003750 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d902      	bls.n	8003e3a <HAL_RCC_OscConfig+0x6ae>
        {
          return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	f000 bcb6 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e44:	fa93 f3a3 	rbit	r3, r3
 8003e48:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e56:	fa93 f2a3 	rbit	r2, r3
 8003e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e62:	601a      	str	r2, [r3, #0]
 8003e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	fa93 f2a3 	rbit	r2, r3
 8003e7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003e86:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e88:	4b88      	ldr	r3, [pc, #544]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8003e8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e90:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003e94:	2102      	movs	r1, #2
 8003e96:	6019      	str	r1, [r3, #0]
 8003e98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e9c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	fa93 f1a3 	rbit	r1, r3
 8003ea6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eaa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003eae:	6019      	str	r1, [r3, #0]
  return(result);
 8003eb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	fab3 f383 	clz	r3, r3
 8003ebe:	b25b      	sxtb	r3, r3
 8003ec0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003ec4:	b25b      	sxtb	r3, r3
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	f003 031f 	and.w	r3, r3, #31
 8003ecc:	2101      	movs	r1, #1
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d0a5      	beq.n	8003e24 <HAL_RCC_OscConfig+0x698>
 8003ed8:	e08d      	b.n	8003ff6 <HAL_RCC_OscConfig+0x86a>
 8003eda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ede:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	fa93 f2a3 	rbit	r2, r3
 8003ef4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003efc:	601a      	str	r2, [r3, #0]
  return(result);
 8003efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f02:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f06:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f08:	fab3 f383 	clz	r3, r3
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b68      	ldr	r3, [pc, #416]	@ (80040b0 <HAL_RCC_OscConfig+0x924>)
 8003f10:	4413      	add	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	461a      	mov	r2, r3
 8003f16:	2300      	movs	r3, #0
 8003f18:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1a:	f7ff fc19 	bl	8003750 <HAL_GetTick>
 8003f1e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f22:	e00a      	b.n	8003f3a <HAL_RCC_OscConfig+0x7ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f24:	f7ff fc14 	bl	8003750 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d902      	bls.n	8003f3a <HAL_RCC_OscConfig+0x7ae>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	f000 bc36 	b.w	80047a6 <HAL_RCC_OscConfig+0x101a>
 8003f3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f42:	2202      	movs	r2, #2
 8003f44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	fa93 f2a3 	rbit	r2, r3
 8003f54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f58:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f62:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f66:	2202      	movs	r2, #2
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	fa93 f2a3 	rbit	r2, r3
 8003f78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f7c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f92:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	fa93 f2a3 	rbit	r2, r3
 8003f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003fa4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa6:	4b41      	ldr	r3, [pc, #260]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8003fa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003fb2:	2102      	movs	r1, #2
 8003fb4:	6019      	str	r1, [r3, #0]
 8003fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	fa93 f1a3 	rbit	r1, r3
 8003fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003fcc:	6019      	str	r1, [r3, #0]
  return(result);
 8003fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	fab3 f383 	clz	r3, r3
 8003fdc:	b25b      	sxtb	r3, r3
 8003fde:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003fe2:	b25b      	sxtb	r3, r3
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f003 031f 	and.w	r3, r3, #31
 8003fea:	2101      	movs	r1, #1
 8003fec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d196      	bne.n	8003f24 <HAL_RCC_OscConfig+0x798>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 81a4 	beq.w	8004354 <HAL_RCC_OscConfig+0xbc8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800400c:	2300      	movs	r3, #0
 800400e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004012:	4b26      	ldr	r3, [pc, #152]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d116      	bne.n	800404c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800401e:	4b23      	ldr	r3, [pc, #140]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	4a22      	ldr	r2, [pc, #136]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 8004024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004028:	61d3      	str	r3, [r2, #28]
 800402a:	4b20      	ldr	r3, [pc, #128]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004036:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004040:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004044:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004046:	2301      	movs	r3, #1
 8004048:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	4b19      	ldr	r3, [pc, #100]	@ (80040b4 <HAL_RCC_OscConfig+0x928>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d11a      	bne.n	800408e <HAL_RCC_OscConfig+0x902>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004058:	4b16      	ldr	r3, [pc, #88]	@ (80040b4 <HAL_RCC_OscConfig+0x928>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a15      	ldr	r2, [pc, #84]	@ (80040b4 <HAL_RCC_OscConfig+0x928>)
 800405e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004062:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004064:	f7ff fb74 	bl	8003750 <HAL_GetTick>
 8004068:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406c:	e009      	b.n	8004082 <HAL_RCC_OscConfig+0x8f6>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800406e:	f7ff fb6f 	bl	8003750 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b64      	cmp	r3, #100	@ 0x64
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x8f6>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e391      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b0c      	ldr	r3, [pc, #48]	@ (80040b4 <HAL_RCC_OscConfig+0x928>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0ef      	beq.n	800406e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800408e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004092:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0x92c>
 800409e:	4b03      	ldr	r3, [pc, #12]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	4a02      	ldr	r2, [pc, #8]	@ (80040ac <HAL_RCC_OscConfig+0x920>)
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	6213      	str	r3, [r2, #32]
 80040aa:	e03b      	b.n	8004124 <HAL_RCC_OscConfig+0x998>
 80040ac:	40021000 	.word	0x40021000
 80040b0:	10908120 	.word	0x10908120
 80040b4:	40007000 	.word	0x40007000
 80040b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10c      	bne.n	80040e2 <HAL_RCC_OscConfig+0x956>
 80040c8:	4b7f      	ldr	r3, [pc, #508]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	4a7e      	ldr	r2, [pc, #504]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	6213      	str	r3, [r2, #32]
 80040d4:	4b7c      	ldr	r3, [pc, #496]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	4a7b      	ldr	r2, [pc, #492]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040da:	f023 0304 	bic.w	r3, r3, #4
 80040de:	6213      	str	r3, [r2, #32]
 80040e0:	e020      	b.n	8004124 <HAL_RCC_OscConfig+0x998>
 80040e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	2b05      	cmp	r3, #5
 80040f0:	d10c      	bne.n	800410c <HAL_RCC_OscConfig+0x980>
 80040f2:	4b75      	ldr	r3, [pc, #468]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	4a74      	ldr	r2, [pc, #464]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80040f8:	f043 0304 	orr.w	r3, r3, #4
 80040fc:	6213      	str	r3, [r2, #32]
 80040fe:	4b72      	ldr	r3, [pc, #456]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	4a71      	ldr	r2, [pc, #452]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 8004104:	f043 0301 	orr.w	r3, r3, #1
 8004108:	6213      	str	r3, [r2, #32]
 800410a:	e00b      	b.n	8004124 <HAL_RCC_OscConfig+0x998>
 800410c:	4b6e      	ldr	r3, [pc, #440]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	4a6d      	ldr	r2, [pc, #436]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	6213      	str	r3, [r2, #32]
 8004118:	4b6b      	ldr	r3, [pc, #428]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	4a6a      	ldr	r2, [pc, #424]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 800411e:	f023 0304 	bic.w	r3, r3, #4
 8004122:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004124:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004128:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 8082 	beq.w	800423a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004136:	f7ff fb0b 	bl	8003750 <HAL_GetTick>
 800413a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800413e:	e00b      	b.n	8004158 <HAL_RCC_OscConfig+0x9cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004140:	f7ff fb06 	bl	8003750 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004150:	4293      	cmp	r3, r2
 8004152:	d901      	bls.n	8004158 <HAL_RCC_OscConfig+0x9cc>
        {
          return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e326      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
 8004158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800415c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004160:	2202      	movs	r2, #2
 8004162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004168:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	fa93 f2a3 	rbit	r2, r3
 8004172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004176:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004180:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004184:	2202      	movs	r2, #2
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800418c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	fa93 f2a3 	rbit	r2, r3
 8004196:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800419a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800419e:	601a      	str	r2, [r3, #0]
  return(result);
 80041a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041a8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041aa:	fab3 f383 	clz	r3, r3
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	095b      	lsrs	r3, r3, #5
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	f043 0302 	orr.w	r3, r3, #2
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d102      	bne.n	80041c4 <HAL_RCC_OscConfig+0xa38>
 80041be:	4b42      	ldr	r3, [pc, #264]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	e013      	b.n	80041ec <HAL_RCC_OscConfig+0xa60>
 80041c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041cc:	2202      	movs	r2, #2
 80041ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	fa93 f2a3 	rbit	r2, r3
 80041de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	4b37      	ldr	r3, [pc, #220]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041f0:	f5a2 72aa 	sub.w	r2, r2, #340	@ 0x154
 80041f4:	2102      	movs	r1, #2
 80041f6:	6011      	str	r1, [r2, #0]
 80041f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041fc:	f5a2 72aa 	sub.w	r2, r2, #340	@ 0x154
 8004200:	6812      	ldr	r2, [r2, #0]
 8004202:	fa92 f1a2 	rbit	r1, r2
 8004206:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800420a:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800420e:	6011      	str	r1, [r2, #0]
  return(result);
 8004210:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004214:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004218:	6812      	ldr	r2, [r2, #0]
 800421a:	fab2 f282 	clz	r2, r2
 800421e:	b252      	sxtb	r2, r2
 8004220:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004224:	b252      	sxtb	r2, r2
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	f002 021f 	and.w	r2, r2, #31
 800422c:	2101      	movs	r1, #1
 800422e:	fa01 f202 	lsl.w	r2, r1, r2
 8004232:	4013      	ands	r3, r2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d083      	beq.n	8004140 <HAL_RCC_OscConfig+0x9b4>
 8004238:	e082      	b.n	8004340 <HAL_RCC_OscConfig+0xbb4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423a:	f7ff fa89 	bl	8003750 <HAL_GetTick>
 800423e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004242:	e00b      	b.n	800425c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004244:	f7ff fa84 	bl	8003750 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004254:	4293      	cmp	r3, r2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e2a4      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
 800425c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004260:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004264:	2202      	movs	r2, #2
 8004266:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004268:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800426c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	fa93 f2a3 	rbit	r2, r3
 8004276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800427a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004284:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004288:	2202      	movs	r2, #2
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004290:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	fa93 f2a3 	rbit	r2, r3
 800429a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800429e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042a2:	601a      	str	r2, [r3, #0]
  return(result);
 80042a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042ac:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ae:	fab3 f383 	clz	r3, r3
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	095b      	lsrs	r3, r3, #5
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	f043 0302 	orr.w	r3, r3, #2
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d104      	bne.n	80042cc <HAL_RCC_OscConfig+0xb40>
 80042c2:	4b01      	ldr	r3, [pc, #4]	@ (80042c8 <HAL_RCC_OscConfig+0xb3c>)
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	e015      	b.n	80042f4 <HAL_RCC_OscConfig+0xb68>
 80042c8:	40021000 	.word	0x40021000
 80042cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042d4:	2202      	movs	r2, #2
 80042d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042dc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	fa93 f2a3 	rbit	r2, r3
 80042e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ea:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	4bad      	ldr	r3, [pc, #692]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042f8:	f5a2 72ba 	sub.w	r2, r2, #372	@ 0x174
 80042fc:	2102      	movs	r1, #2
 80042fe:	6011      	str	r1, [r2, #0]
 8004300:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004304:	f5a2 72ba 	sub.w	r2, r2, #372	@ 0x174
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	fa92 f1a2 	rbit	r1, r2
 800430e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004312:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004316:	6011      	str	r1, [r2, #0]
  return(result);
 8004318:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800431c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	fab2 f282 	clz	r2, r2
 8004326:	b252      	sxtb	r2, r2
 8004328:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800432c:	b252      	sxtb	r2, r2
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	f002 021f 	and.w	r2, r2, #31
 8004334:	2101      	movs	r1, #1
 8004336:	fa01 f202 	lsl.w	r2, r1, r2
 800433a:	4013      	ands	r3, r2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d181      	bne.n	8004244 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004340:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8004344:	2b01      	cmp	r3, #1
 8004346:	d105      	bne.n	8004354 <HAL_RCC_OscConfig+0xbc8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004348:	4b97      	ldr	r3, [pc, #604]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	4a96      	ldr	r2, [pc, #600]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 800434e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004352:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 821f 	beq.w	80047a4 <HAL_RCC_OscConfig+0x1018>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004366:	4b90      	ldr	r3, [pc, #576]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f003 030c 	and.w	r3, r3, #12
 800436e:	2b08      	cmp	r3, #8
 8004370:	f000 8216 	beq.w	80047a0 <HAL_RCC_OscConfig+0x1014>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004378:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	2b02      	cmp	r3, #2
 8004382:	f040 8166 	bne.w	8004652 <HAL_RCC_OscConfig+0xec6>
 8004386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800438a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800438e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004392:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004398:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	fa93 f2a3 	rbit	r2, r3
 80043a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043a6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043aa:	601a      	str	r2, [r3, #0]
  return(result);
 80043ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043b4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b6:	fab3 f383 	clz	r3, r3
 80043ba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043be:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	461a      	mov	r2, r3
 80043c6:	2300      	movs	r3, #0
 80043c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ca:	f7ff f9c1 	bl	8003750 <HAL_GetTick>
 80043ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d2:	e00a      	b.n	80043ea <HAL_RCC_OscConfig+0xc5e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043d4:	f7ff f9bc 	bl	8003750 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	4a72      	ldr	r2, [pc, #456]	@ (80045ac <HAL_RCC_OscConfig+0xe20>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_OscConfig+0xc5e>
          {
            return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e1dd      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
 80043ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043fc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	fa93 f2a3 	rbit	r2, r3
 8004406:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800440a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800440e:	601a      	str	r2, [r3, #0]
  return(result);
 8004410:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004414:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004418:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800441a:	fab3 f383 	clz	r3, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	095b      	lsrs	r3, r3, #5
 8004422:	b2db      	uxtb	r3, r3
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d102      	bne.n	8004434 <HAL_RCC_OscConfig+0xca8>
 800442e:	4b5e      	ldr	r3, [pc, #376]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	e027      	b.n	8004484 <HAL_RCC_OscConfig+0xcf8>
 8004434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004438:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800443c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004446:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	fa93 f2a3 	rbit	r2, r3
 8004450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004454:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800445e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004462:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800446c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	fa93 f2a3 	rbit	r2, r3
 8004476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800447a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	4b49      	ldr	r3, [pc, #292]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004488:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 800448c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004490:	6011      	str	r1, [r2, #0]
 8004492:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004496:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	fa92 f1a2 	rbit	r1, r2
 80044a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044a4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80044a8:	6011      	str	r1, [r2, #0]
  return(result);
 80044aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ae:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80044b2:	6812      	ldr	r2, [r2, #0]
 80044b4:	fab2 f282 	clz	r2, r2
 80044b8:	b252      	sxtb	r2, r2
 80044ba:	f042 0220 	orr.w	r2, r2, #32
 80044be:	b252      	sxtb	r2, r2
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	f002 021f 	and.w	r2, r2, #31
 80044c6:	2101      	movs	r1, #1
 80044c8:	fa01 f202 	lsl.w	r2, r1, r2
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d180      	bne.n	80043d4 <HAL_RCC_OscConfig+0xc48>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044d2:	4b35      	ldr	r3, [pc, #212]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80044da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80044e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	430b      	orrs	r3, r1
 80044f4:	492c      	ldr	r1, [pc, #176]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	604b      	str	r3, [r1, #4]
 80044fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044fe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004502:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004506:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	fa93 f2a3 	rbit	r2, r3
 8004516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800451a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800451e:	601a      	str	r2, [r3, #0]
  return(result);
 8004520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004524:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004528:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800452a:	fab3 f383 	clz	r3, r3
 800452e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004532:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	461a      	mov	r2, r3
 800453a:	2301      	movs	r3, #1
 800453c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453e:	f7ff f907 	bl	8003750 <HAL_GetTick>
 8004542:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004546:	e00a      	b.n	800455e <HAL_RCC_OscConfig+0xdd2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004548:	f7ff f902 	bl	8003750 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	4a15      	ldr	r2, [pc, #84]	@ (80045ac <HAL_RCC_OscConfig+0xe20>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0xdd2>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e123      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
 800455e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004562:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004566:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800456a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004570:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	fa93 f2a3 	rbit	r2, r3
 800457a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800457e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004582:	601a      	str	r2, [r3, #0]
  return(result);
 8004584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004588:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800458c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800458e:	fab3 f383 	clz	r3, r3
 8004592:	b2db      	uxtb	r3, r3
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d106      	bne.n	80045b0 <HAL_RCC_OscConfig+0xe24>
 80045a2:	4b01      	ldr	r3, [pc, #4]	@ (80045a8 <HAL_RCC_OscConfig+0xe1c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	e02b      	b.n	8004600 <HAL_RCC_OscConfig+0xe74>
 80045a8:	40021000 	.word	0x40021000
 80045ac:	00030d40 	.word	0x00030d40
 80045b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80045b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	fa93 f2a3 	rbit	r2, r3
 80045cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045d0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045da:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80045de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045e8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	fa93 f2a3 	rbit	r2, r3
 80045f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045f6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	4b6c      	ldr	r3, [pc, #432]	@ (80047b0 <HAL_RCC_OscConfig+0x1024>)
 80045fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004600:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004604:	f5a2 72e2 	sub.w	r2, r2, #452	@ 0x1c4
 8004608:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800460c:	6011      	str	r1, [r2, #0]
 800460e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004612:	f5a2 72e2 	sub.w	r2, r2, #452	@ 0x1c4
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	fa92 f1a2 	rbit	r1, r2
 800461c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004620:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004624:	6011      	str	r1, [r2, #0]
  return(result);
 8004626:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800462a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800462e:	6812      	ldr	r2, [r2, #0]
 8004630:	fab2 f282 	clz	r2, r2
 8004634:	b252      	sxtb	r2, r2
 8004636:	f042 0220 	orr.w	r2, r2, #32
 800463a:	b252      	sxtb	r2, r2
 800463c:	b2d2      	uxtb	r2, r2
 800463e:	f002 021f 	and.w	r2, r2, #31
 8004642:	2101      	movs	r1, #1
 8004644:	fa01 f202 	lsl.w	r2, r1, r2
 8004648:	4013      	ands	r3, r2
 800464a:	2b00      	cmp	r3, #0
 800464c:	f43f af7c 	beq.w	8004548 <HAL_RCC_OscConfig+0xdbc>
 8004650:	e0a8      	b.n	80047a4 <HAL_RCC_OscConfig+0x1018>
 8004652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004656:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800465a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800465e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004664:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	fa93 f2a3 	rbit	r2, r3
 800466e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004672:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004676:	601a      	str	r2, [r3, #0]
  return(result);
 8004678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800467c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004680:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004682:	fab3 f383 	clz	r3, r3
 8004686:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800468a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	461a      	mov	r2, r3
 8004692:	2300      	movs	r3, #0
 8004694:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004696:	f7ff f85b 	bl	8003750 <HAL_GetTick>
 800469a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800469e:	e00a      	b.n	80046b6 <HAL_RCC_OscConfig+0xf2a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046a0:	f7ff f856 	bl	8003750 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	4a41      	ldr	r2, [pc, #260]	@ (80047b4 <HAL_RCC_OscConfig+0x1028>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0xf2a>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e077      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
 80046b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80046be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046c8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	fa93 f2a3 	rbit	r2, r3
 80046d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046d6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046da:	601a      	str	r2, [r3, #0]
  return(result);
 80046dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046e0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046e6:	fab3 f383 	clz	r3, r3
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d102      	bne.n	8004700 <HAL_RCC_OscConfig+0xf74>
 80046fa:	4b2d      	ldr	r3, [pc, #180]	@ (80047b0 <HAL_RCC_OscConfig+0x1024>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	e027      	b.n	8004750 <HAL_RCC_OscConfig+0xfc4>
 8004700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004704:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004708:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800470c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004712:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	fa93 f2a3 	rbit	r2, r3
 800471c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004720:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800472a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800472e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004738:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	fa93 f2a3 	rbit	r2, r3
 8004742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004746:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	4b18      	ldr	r3, [pc, #96]	@ (80047b0 <HAL_RCC_OscConfig+0x1024>)
 800474e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004750:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004754:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8004758:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800475c:	6011      	str	r1, [r2, #0]
 800475e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004762:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8004766:	6812      	ldr	r2, [r2, #0]
 8004768:	fa92 f1a2 	rbit	r1, r2
 800476c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004770:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004774:	6011      	str	r1, [r2, #0]
  return(result);
 8004776:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800477a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	fab2 f282 	clz	r2, r2
 8004784:	b252      	sxtb	r2, r2
 8004786:	f042 0220 	orr.w	r2, r2, #32
 800478a:	b252      	sxtb	r2, r2
 800478c:	b2d2      	uxtb	r2, r2
 800478e:	f002 021f 	and.w	r2, r2, #31
 8004792:	2101      	movs	r1, #1
 8004794:	fa01 f202 	lsl.w	r2, r1, r2
 8004798:	4013      	ands	r3, r2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d180      	bne.n	80046a0 <HAL_RCC_OscConfig+0xf14>
 800479e:	e001      	b.n	80047a4 <HAL_RCC_OscConfig+0x1018>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e000      	b.n	80047a6 <HAL_RCC_OscConfig+0x101a>
    }
  }
  
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40021000 	.word	0x40021000
 80047b4:	00030d40 	.word	0x00030d40

080047b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b09c      	sub	sp, #112	@ 0x70
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80047c6:	4b98      	ldr	r3, [pc, #608]	@ (8004a28 <HAL_RCC_ClockConfig+0x270>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d910      	bls.n	80047f6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d4:	4b94      	ldr	r3, [pc, #592]	@ (8004a28 <HAL_RCC_ClockConfig+0x270>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f023 0207 	bic.w	r2, r3, #7
 80047dc:	4992      	ldr	r1, [pc, #584]	@ (8004a28 <HAL_RCC_ClockConfig+0x270>)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80047e4:	4b90      	ldr	r3, [pc, #576]	@ (8004a28 <HAL_RCC_ClockConfig+0x270>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d001      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e15a      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d008      	beq.n	8004814 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004802:	4b8a      	ldr	r3, [pc, #552]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	4987      	ldr	r1, [pc, #540]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 8004810:	4313      	orrs	r3, r2
 8004812:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 810d 	beq.w	8004a3c <HAL_RCC_ClockConfig+0x284>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d13d      	bne.n	80048a6 <HAL_RCC_ClockConfig+0xee>
 800482a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800482e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004830:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004832:	fa93 f3a3 	rbit	r3, r3
 8004836:	667b      	str	r3, [r7, #100]	@ 0x64
  return(result);
 8004838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483a:	fab3 f383 	clz	r3, r3
 800483e:	b2db      	uxtb	r3, r3
 8004840:	095b      	lsrs	r3, r3, #5
 8004842:	b2db      	uxtb	r3, r3
 8004844:	f043 0301 	orr.w	r3, r3, #1
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b01      	cmp	r3, #1
 800484c:	d102      	bne.n	8004854 <HAL_RCC_ClockConfig+0x9c>
 800484e:	4b77      	ldr	r3, [pc, #476]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	e00f      	b.n	8004874 <HAL_RCC_ClockConfig+0xbc>
 8004854:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004858:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800485c:	fa93 f3a3 	rbit	r3, r3
 8004860:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004862:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004866:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004868:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800486a:	fa93 f3a3 	rbit	r3, r3
 800486e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004870:	4b6e      	ldr	r3, [pc, #440]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 8004872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004874:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004878:	653a      	str	r2, [r7, #80]	@ 0x50
 800487a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800487c:	fa92 f2a2 	rbit	r2, r2
 8004880:	64fa      	str	r2, [r7, #76]	@ 0x4c
  return(result);
 8004882:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004884:	fab2 f282 	clz	r2, r2
 8004888:	b252      	sxtb	r2, r2
 800488a:	f042 0220 	orr.w	r2, r2, #32
 800488e:	b252      	sxtb	r2, r2
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	f002 021f 	and.w	r2, r2, #31
 8004896:	2101      	movs	r1, #1
 8004898:	fa01 f202 	lsl.w	r2, r1, r2
 800489c:	4013      	ands	r3, r2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d17d      	bne.n	800499e <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e102      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d13d      	bne.n	800492a <HAL_RCC_ClockConfig+0x172>
 80048ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048b6:	fa93 f3a3 	rbit	r3, r3
 80048ba:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 80048bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048be:	fab3 f383 	clz	r3, r3
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	f043 0301 	orr.w	r3, r3, #1
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d102      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x120>
 80048d2:	4b56      	ldr	r3, [pc, #344]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	e00f      	b.n	80048f8 <HAL_RCC_ClockConfig+0x140>
 80048d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ee:	fa93 f3a3 	rbit	r3, r3
 80048f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80048f4:	4b4d      	ldr	r3, [pc, #308]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 80048f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80048fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004900:	fa92 f2a2 	rbit	r2, r2
 8004904:	62fa      	str	r2, [r7, #44]	@ 0x2c
  return(result);
 8004906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004908:	fab2 f282 	clz	r2, r2
 800490c:	b252      	sxtb	r2, r2
 800490e:	f042 0220 	orr.w	r2, r2, #32
 8004912:	b252      	sxtb	r2, r2
 8004914:	b2d2      	uxtb	r2, r2
 8004916:	f002 021f 	and.w	r2, r2, #31
 800491a:	2101      	movs	r1, #1
 800491c:	fa01 f202 	lsl.w	r2, r1, r2
 8004920:	4013      	ands	r3, r2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d13b      	bne.n	800499e <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e0c0      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
 800492a:	2302      	movs	r3, #2
 800492c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004930:	fa93 f3a3 	rbit	r3, r3
 8004934:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004938:	fab3 f383 	clz	r3, r3
 800493c:	b2db      	uxtb	r3, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	b2db      	uxtb	r3, r3
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	d102      	bne.n	8004952 <HAL_RCC_ClockConfig+0x19a>
 800494c:	4b37      	ldr	r3, [pc, #220]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	e00d      	b.n	800496e <HAL_RCC_ClockConfig+0x1b6>
 8004952:	2302      	movs	r3, #2
 8004954:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	fa93 f3a3 	rbit	r3, r3
 800495c:	61fb      	str	r3, [r7, #28]
 800495e:	2302      	movs	r3, #2
 8004960:	61bb      	str	r3, [r7, #24]
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	fa93 f3a3 	rbit	r3, r3
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	4b30      	ldr	r3, [pc, #192]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	2202      	movs	r2, #2
 8004970:	613a      	str	r2, [r7, #16]
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	fa92 f2a2 	rbit	r2, r2
 8004978:	60fa      	str	r2, [r7, #12]
  return(result);
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	fab2 f282 	clz	r2, r2
 8004980:	b252      	sxtb	r2, r2
 8004982:	f042 0220 	orr.w	r2, r2, #32
 8004986:	b252      	sxtb	r2, r2
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	f002 021f 	and.w	r2, r2, #31
 800498e:	2101      	movs	r1, #1
 8004990:	fa01 f202 	lsl.w	r2, r1, r2
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e086      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800499e:	4b23      	ldr	r3, [pc, #140]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f023 0203 	bic.w	r2, r3, #3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	4920      	ldr	r1, [pc, #128]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b0:	f7fe fece 	bl	8003750 <HAL_GetTick>
 80049b4:	66f8      	str	r0, [r7, #108]	@ 0x6c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d112      	bne.n	80049e4 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c0:	f7fe fec6 	bl	8003750 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e06a      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80049d6:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f003 030c 	and.w	r3, r3, #12
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d1ee      	bne.n	80049c0 <HAL_RCC_ClockConfig+0x208>
 80049e2:	e02b      	b.n	8004a3c <HAL_RCC_ClockConfig+0x284>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d121      	bne.n	8004a30 <HAL_RCC_ClockConfig+0x278>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049ec:	e00a      	b.n	8004a04 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ee:	f7fe feaf 	bl	8003750 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e053      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a04:	4b09      	ldr	r3, [pc, #36]	@ (8004a2c <HAL_RCC_ClockConfig+0x274>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f003 030c 	and.w	r3, r3, #12
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d1ee      	bne.n	80049ee <HAL_RCC_ClockConfig+0x236>
 8004a10:	e014      	b.n	8004a3c <HAL_RCC_ClockConfig+0x284>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a12:	f7fe fe9d 	bl	8003750 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d905      	bls.n	8004a30 <HAL_RCC_ClockConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e041      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
 8004a28:	40022000 	.word	0x40022000
 8004a2c:	40021000 	.word	0x40021000
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a30:	4b20      	ldr	r3, [pc, #128]	@ (8004ab4 <HAL_RCC_ClockConfig+0x2fc>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 030c 	and.w	r3, r3, #12
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1ea      	bne.n	8004a12 <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ab8 <HAL_RCC_ClockConfig+0x300>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d210      	bcs.n	8004a6c <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab8 <HAL_RCC_ClockConfig+0x300>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f023 0207 	bic.w	r2, r3, #7
 8004a52:	4919      	ldr	r1, [pc, #100]	@ (8004ab8 <HAL_RCC_ClockConfig+0x300>)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a5a:	4b17      	ldr	r3, [pc, #92]	@ (8004ab8 <HAL_RCC_ClockConfig+0x300>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d001      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e01f      	b.n	8004aac <HAL_RCC_ClockConfig+0x2f4>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d008      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a78:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab4 <HAL_RCC_ClockConfig+0x2fc>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	490b      	ldr	r1, [pc, #44]	@ (8004ab4 <HAL_RCC_ClockConfig+0x2fc>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a96:	4b07      	ldr	r3, [pc, #28]	@ (8004ab4 <HAL_RCC_ClockConfig+0x2fc>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	4903      	ldr	r1, [pc, #12]	@ (8004ab4 <HAL_RCC_ClockConfig+0x2fc>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	604b      	str	r3, [r1, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3770      	adds	r7, #112	@ 0x70
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	40022000 	.word	0x40022000

08004abc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
  return F_CPU;
 8004ac0:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr

08004acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004ae2:	e154      	b.n	8004d8e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	2101      	movs	r1, #1
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	fa01 f303 	lsl.w	r3, r1, r3
 8004af0:	4013      	ands	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8146 	beq.w	8004d88 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d003      	beq.n	8004b0c <HAL_GPIO_Init+0x40>
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	2b12      	cmp	r3, #18
 8004b0a:	d123      	bne.n	8004b54 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	08da      	lsrs	r2, r3, #3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3208      	adds	r2, #8
 8004b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b18:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	220f      	movs	r2, #15
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	08da      	lsrs	r2, r3, #3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	3208      	adds	r2, #8
 8004b4e:	6939      	ldr	r1, [r7, #16]
 8004b50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	2203      	movs	r2, #3
 8004b60:	fa02 f303 	lsl.w	r3, r2, r3
 8004b64:	43db      	mvns	r3, r3
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 0203 	and.w	r2, r3, #3
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	693a      	ldr	r2, [r7, #16]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d00b      	beq.n	8004ba8 <HAL_GPIO_Init+0xdc>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d007      	beq.n	8004ba8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b9c:	2b11      	cmp	r3, #17
 8004b9e:	d003      	beq.n	8004ba8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b12      	cmp	r3, #18
 8004ba6:	d130      	bne.n	8004c0a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	2203      	movs	r2, #3
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68da      	ldr	r2, [r3, #12]
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bde:	2201      	movs	r2, #1
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	fa02 f303 	lsl.w	r3, r2, r3
 8004be6:	43db      	mvns	r3, r3
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	091b      	lsrs	r3, r3, #4
 8004bf4:	f003 0201 	and.w	r2, r3, #1
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	2203      	movs	r2, #3
 8004c16:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1a:	43db      	mvns	r3, r3
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	4013      	ands	r3, r2
 8004c20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 80a0 	beq.w	8004d88 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c48:	4b58      	ldr	r3, [pc, #352]	@ (8004dac <HAL_GPIO_Init+0x2e0>)
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	4a57      	ldr	r2, [pc, #348]	@ (8004dac <HAL_GPIO_Init+0x2e0>)
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	6193      	str	r3, [r2, #24]
 8004c54:	4b55      	ldr	r3, [pc, #340]	@ (8004dac <HAL_GPIO_Init+0x2e0>)
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	60bb      	str	r3, [r7, #8]
 8004c5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8004c60:	4a53      	ldr	r2, [pc, #332]	@ (8004db0 <HAL_GPIO_Init+0x2e4>)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	3302      	adds	r3, #2
 8004c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f003 0303 	and.w	r3, r3, #3
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	220f      	movs	r2, #15
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	4013      	ands	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004c8a:	d019      	beq.n	8004cc0 <HAL_GPIO_Init+0x1f4>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a49      	ldr	r2, [pc, #292]	@ (8004db4 <HAL_GPIO_Init+0x2e8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d013      	beq.n	8004cbc <HAL_GPIO_Init+0x1f0>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a48      	ldr	r2, [pc, #288]	@ (8004db8 <HAL_GPIO_Init+0x2ec>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00d      	beq.n	8004cb8 <HAL_GPIO_Init+0x1ec>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a47      	ldr	r2, [pc, #284]	@ (8004dbc <HAL_GPIO_Init+0x2f0>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d007      	beq.n	8004cb4 <HAL_GPIO_Init+0x1e8>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a46      	ldr	r2, [pc, #280]	@ (8004dc0 <HAL_GPIO_Init+0x2f4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004cac:	2304      	movs	r3, #4
 8004cae:	e008      	b.n	8004cc2 <HAL_GPIO_Init+0x1f6>
 8004cb0:	2305      	movs	r3, #5
 8004cb2:	e006      	b.n	8004cc2 <HAL_GPIO_Init+0x1f6>
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e004      	b.n	8004cc2 <HAL_GPIO_Init+0x1f6>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e002      	b.n	8004cc2 <HAL_GPIO_Init+0x1f6>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <HAL_GPIO_Init+0x1f6>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	f002 0203 	and.w	r2, r2, #3
 8004cc8:	0092      	lsls	r2, r2, #2
 8004cca:	4093      	lsls	r3, r2
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004cd2:	4937      	ldr	r1, [pc, #220]	@ (8004db0 <HAL_GPIO_Init+0x2e4>)
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	089b      	lsrs	r3, r3, #2
 8004cd8:	3302      	adds	r3, #2
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ce0:	4b38      	ldr	r3, [pc, #224]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	4013      	ands	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004d04:	4a2f      	ldr	r2, [pc, #188]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	43db      	mvns	r3, r3
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4013      	ands	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004d2e:	4a25      	ldr	r2, [pc, #148]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d34:	4b23      	ldr	r3, [pc, #140]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4013      	ands	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004d58:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d5e:	4b19      	ldr	r3, [pc, #100]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	43db      	mvns	r3, r3
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004d82:	4a10      	ldr	r2, [pc, #64]	@ (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	fa22 f303 	lsr.w	r3, r2, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f47f aea3 	bne.w	8004ae4 <HAL_GPIO_Init+0x18>
  }
}
 8004d9e:	bf00      	nop
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	40021000 	.word	0x40021000
 8004db0:	40010000 	.word	0x40010000
 8004db4:	48000400 	.word	0x48000400
 8004db8:	48000800 	.word	0x48000800
 8004dbc:	48000c00 	.word	0x48000c00
 8004dc0:	48001000 	.word	0x48001000
 8004dc4:	40010400 	.word	0x40010400

08004dc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	807b      	strh	r3, [r7, #2]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dd8:	787b      	ldrb	r3, [r7, #1]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004de4:	e002      	b.n	8004dec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004de6:	887a      	ldrh	r2, [r7, #2]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bc80      	pop	{r7}
 8004df4:	4770      	bx	lr
 8004df6:	0000      	movs	r0, r0

08004df8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004e04:	2310      	movs	r3, #16
 8004e06:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e10:	2300      	movs	r3, #0
 8004e12:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004e36:	f023 030c 	bic.w	r3, r3, #12
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	68f9      	ldr	r1, [r7, #12]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4aa1      	ldr	r2, [pc, #644]	@ (8005104 <UART_SetConfig+0x30c>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d120      	bne.n	8004ec6 <UART_SetConfig+0xce>
 8004e84:	4ba0      	ldr	r3, [pc, #640]	@ (8005108 <UART_SetConfig+0x310>)
 8004e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e88:	f003 0303 	and.w	r3, r3, #3
 8004e8c:	2b03      	cmp	r3, #3
 8004e8e:	d817      	bhi.n	8004ec0 <UART_SetConfig+0xc8>
 8004e90:	a201      	add	r2, pc, #4	@ (adr r2, 8004e98 <UART_SetConfig+0xa0>)
 8004e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e96:	bf00      	nop
 8004e98:	08004ea9 	.word	0x08004ea9
 8004e9c:	08004eb5 	.word	0x08004eb5
 8004ea0:	08004ebb 	.word	0x08004ebb
 8004ea4:	08004eaf 	.word	0x08004eaf
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	75fb      	strb	r3, [r7, #23]
 8004eac:	e0b5      	b.n	800501a <UART_SetConfig+0x222>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	75fb      	strb	r3, [r7, #23]
 8004eb2:	e0b2      	b.n	800501a <UART_SetConfig+0x222>
 8004eb4:	2304      	movs	r3, #4
 8004eb6:	75fb      	strb	r3, [r7, #23]
 8004eb8:	e0af      	b.n	800501a <UART_SetConfig+0x222>
 8004eba:	2308      	movs	r3, #8
 8004ebc:	75fb      	strb	r3, [r7, #23]
 8004ebe:	e0ac      	b.n	800501a <UART_SetConfig+0x222>
 8004ec0:	2310      	movs	r3, #16
 8004ec2:	75fb      	strb	r3, [r7, #23]
 8004ec4:	e0a9      	b.n	800501a <UART_SetConfig+0x222>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a90      	ldr	r2, [pc, #576]	@ (800510c <UART_SetConfig+0x314>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d124      	bne.n	8004f1a <UART_SetConfig+0x122>
 8004ed0:	4b8d      	ldr	r3, [pc, #564]	@ (8005108 <UART_SetConfig+0x310>)
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ed8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004edc:	d011      	beq.n	8004f02 <UART_SetConfig+0x10a>
 8004ede:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ee2:	d817      	bhi.n	8004f14 <UART_SetConfig+0x11c>
 8004ee4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ee8:	d011      	beq.n	8004f0e <UART_SetConfig+0x116>
 8004eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004eee:	d811      	bhi.n	8004f14 <UART_SetConfig+0x11c>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <UART_SetConfig+0x104>
 8004ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef8:	d006      	beq.n	8004f08 <UART_SetConfig+0x110>
 8004efa:	e00b      	b.n	8004f14 <UART_SetConfig+0x11c>
 8004efc:	2300      	movs	r3, #0
 8004efe:	75fb      	strb	r3, [r7, #23]
 8004f00:	e08b      	b.n	800501a <UART_SetConfig+0x222>
 8004f02:	2302      	movs	r3, #2
 8004f04:	75fb      	strb	r3, [r7, #23]
 8004f06:	e088      	b.n	800501a <UART_SetConfig+0x222>
 8004f08:	2304      	movs	r3, #4
 8004f0a:	75fb      	strb	r3, [r7, #23]
 8004f0c:	e085      	b.n	800501a <UART_SetConfig+0x222>
 8004f0e:	2308      	movs	r3, #8
 8004f10:	75fb      	strb	r3, [r7, #23]
 8004f12:	e082      	b.n	800501a <UART_SetConfig+0x222>
 8004f14:	2310      	movs	r3, #16
 8004f16:	75fb      	strb	r3, [r7, #23]
 8004f18:	e07f      	b.n	800501a <UART_SetConfig+0x222>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005110 <UART_SetConfig+0x318>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d124      	bne.n	8004f6e <UART_SetConfig+0x176>
 8004f24:	4b78      	ldr	r3, [pc, #480]	@ (8005108 <UART_SetConfig+0x310>)
 8004f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f28:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004f2c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f30:	d011      	beq.n	8004f56 <UART_SetConfig+0x15e>
 8004f32:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f36:	d817      	bhi.n	8004f68 <UART_SetConfig+0x170>
 8004f38:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f3c:	d011      	beq.n	8004f62 <UART_SetConfig+0x16a>
 8004f3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f42:	d811      	bhi.n	8004f68 <UART_SetConfig+0x170>
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <UART_SetConfig+0x158>
 8004f48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f4c:	d006      	beq.n	8004f5c <UART_SetConfig+0x164>
 8004f4e:	e00b      	b.n	8004f68 <UART_SetConfig+0x170>
 8004f50:	2300      	movs	r3, #0
 8004f52:	75fb      	strb	r3, [r7, #23]
 8004f54:	e061      	b.n	800501a <UART_SetConfig+0x222>
 8004f56:	2302      	movs	r3, #2
 8004f58:	75fb      	strb	r3, [r7, #23]
 8004f5a:	e05e      	b.n	800501a <UART_SetConfig+0x222>
 8004f5c:	2304      	movs	r3, #4
 8004f5e:	75fb      	strb	r3, [r7, #23]
 8004f60:	e05b      	b.n	800501a <UART_SetConfig+0x222>
 8004f62:	2308      	movs	r3, #8
 8004f64:	75fb      	strb	r3, [r7, #23]
 8004f66:	e058      	b.n	800501a <UART_SetConfig+0x222>
 8004f68:	2310      	movs	r3, #16
 8004f6a:	75fb      	strb	r3, [r7, #23]
 8004f6c:	e055      	b.n	800501a <UART_SetConfig+0x222>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a68      	ldr	r2, [pc, #416]	@ (8005114 <UART_SetConfig+0x31c>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d124      	bne.n	8004fc2 <UART_SetConfig+0x1ca>
 8004f78:	4b63      	ldr	r3, [pc, #396]	@ (8005108 <UART_SetConfig+0x310>)
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004f80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f84:	d011      	beq.n	8004faa <UART_SetConfig+0x1b2>
 8004f86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f8a:	d817      	bhi.n	8004fbc <UART_SetConfig+0x1c4>
 8004f8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f90:	d011      	beq.n	8004fb6 <UART_SetConfig+0x1be>
 8004f92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f96:	d811      	bhi.n	8004fbc <UART_SetConfig+0x1c4>
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <UART_SetConfig+0x1ac>
 8004f9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fa0:	d006      	beq.n	8004fb0 <UART_SetConfig+0x1b8>
 8004fa2:	e00b      	b.n	8004fbc <UART_SetConfig+0x1c4>
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	75fb      	strb	r3, [r7, #23]
 8004fa8:	e037      	b.n	800501a <UART_SetConfig+0x222>
 8004faa:	2302      	movs	r3, #2
 8004fac:	75fb      	strb	r3, [r7, #23]
 8004fae:	e034      	b.n	800501a <UART_SetConfig+0x222>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	75fb      	strb	r3, [r7, #23]
 8004fb4:	e031      	b.n	800501a <UART_SetConfig+0x222>
 8004fb6:	2308      	movs	r3, #8
 8004fb8:	75fb      	strb	r3, [r7, #23]
 8004fba:	e02e      	b.n	800501a <UART_SetConfig+0x222>
 8004fbc:	2310      	movs	r3, #16
 8004fbe:	75fb      	strb	r3, [r7, #23]
 8004fc0:	e02b      	b.n	800501a <UART_SetConfig+0x222>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a54      	ldr	r2, [pc, #336]	@ (8005118 <UART_SetConfig+0x320>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d124      	bne.n	8005016 <UART_SetConfig+0x21e>
 8004fcc:	4b4e      	ldr	r3, [pc, #312]	@ (8005108 <UART_SetConfig+0x310>)
 8004fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004fd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fd8:	d011      	beq.n	8004ffe <UART_SetConfig+0x206>
 8004fda:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fde:	d817      	bhi.n	8005010 <UART_SetConfig+0x218>
 8004fe0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fe4:	d011      	beq.n	800500a <UART_SetConfig+0x212>
 8004fe6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fea:	d811      	bhi.n	8005010 <UART_SetConfig+0x218>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <UART_SetConfig+0x200>
 8004ff0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ff4:	d006      	beq.n	8005004 <UART_SetConfig+0x20c>
 8004ff6:	e00b      	b.n	8005010 <UART_SetConfig+0x218>
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	75fb      	strb	r3, [r7, #23]
 8004ffc:	e00d      	b.n	800501a <UART_SetConfig+0x222>
 8004ffe:	2302      	movs	r3, #2
 8005000:	75fb      	strb	r3, [r7, #23]
 8005002:	e00a      	b.n	800501a <UART_SetConfig+0x222>
 8005004:	2304      	movs	r3, #4
 8005006:	75fb      	strb	r3, [r7, #23]
 8005008:	e007      	b.n	800501a <UART_SetConfig+0x222>
 800500a:	2308      	movs	r3, #8
 800500c:	75fb      	strb	r3, [r7, #23]
 800500e:	e004      	b.n	800501a <UART_SetConfig+0x222>
 8005010:	2310      	movs	r3, #16
 8005012:	75fb      	strb	r3, [r7, #23]
 8005014:	e001      	b.n	800501a <UART_SetConfig+0x222>
 8005016:	2310      	movs	r3, #16
 8005018:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005022:	d17b      	bne.n	800511c <UART_SetConfig+0x324>
  {
    switch (clocksource)
 8005024:	7dfb      	ldrb	r3, [r7, #23]
 8005026:	2b08      	cmp	r3, #8
 8005028:	d856      	bhi.n	80050d8 <UART_SetConfig+0x2e0>
 800502a:	a201      	add	r2, pc, #4	@ (adr r2, 8005030 <UART_SetConfig+0x238>)
 800502c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005030:	08005055 	.word	0x08005055
 8005034:	08005071 	.word	0x08005071
 8005038:	0800508d 	.word	0x0800508d
 800503c:	080050d9 	.word	0x080050d9
 8005040:	080050a7 	.word	0x080050a7
 8005044:	080050d9 	.word	0x080050d9
 8005048:	080050d9 	.word	0x080050d9
 800504c:	080050d9 	.word	0x080050d9
 8005050:	080050c3 	.word	0x080050c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005054:	f7fe fb92 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 8005058:	4603      	mov	r3, r0
 800505a:	005a      	lsls	r2, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	085b      	lsrs	r3, r3, #1
 8005062:	441a      	add	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	fbb2 f3f3 	udiv	r3, r2, r3
 800506c:	82bb      	strh	r3, [r7, #20]
        break;
 800506e:	e036      	b.n	80050de <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005070:	f7ff fd24 	bl	8004abc <HAL_RCC_GetPCLK2Freq>
 8005074:	4603      	mov	r3, r0
 8005076:	005a      	lsls	r2, r3, #1
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	085b      	lsrs	r3, r3, #1
 800507e:	441a      	add	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	fbb2 f3f3 	udiv	r3, r2, r3
 8005088:	82bb      	strh	r3, [r7, #20]
        break;
 800508a:	e028      	b.n	80050de <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	085b      	lsrs	r3, r3, #1
 8005092:	f103 73f4 	add.w	r3, r3, #31981568	@ 0x1e80000
 8005096:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6852      	ldr	r2, [r2, #4]
 800509e:	fbb3 f3f2 	udiv	r3, r3, r2
 80050a2:	82bb      	strh	r3, [r7, #20]
        break;
 80050a4:	e01b      	b.n	80050de <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80050a6:	f7fe fb61 	bl	800376c <HAL_RCC_GetSysClockFreq>
 80050aa:	4603      	mov	r3, r0
 80050ac:	005a      	lsls	r2, r3, #1
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	085b      	lsrs	r3, r3, #1
 80050b4:	441a      	add	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80050be:	82bb      	strh	r3, [r7, #20]
        break;
 80050c0:	e00d      	b.n	80050de <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	085b      	lsrs	r3, r3, #1
 80050c8:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d4:	82bb      	strh	r3, [r7, #20]
        break;
 80050d6:	e002      	b.n	80050de <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	74fb      	strb	r3, [r7, #19]
        break;
 80050dc:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80050de:	8abb      	ldrh	r3, [r7, #20]
 80050e0:	f023 030f 	bic.w	r3, r3, #15
 80050e4:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050e6:	8abb      	ldrh	r3, [r7, #20]
 80050e8:	105b      	asrs	r3, r3, #1
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	897b      	ldrh	r3, [r7, #10]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	897a      	ldrh	r2, [r7, #10]
 80050fe:	60da      	str	r2, [r3, #12]
 8005100:	e075      	b.n	80051ee <UART_SetConfig+0x3f6>
 8005102:	bf00      	nop
 8005104:	40013800 	.word	0x40013800
 8005108:	40021000 	.word	0x40021000
 800510c:	40004400 	.word	0x40004400
 8005110:	40004800 	.word	0x40004800
 8005114:	40004c00 	.word	0x40004c00
 8005118:	40005000 	.word	0x40005000
  }
  else
  {
    switch (clocksource)
 800511c:	7dfb      	ldrb	r3, [r7, #23]
 800511e:	2b08      	cmp	r3, #8
 8005120:	d862      	bhi.n	80051e8 <UART_SetConfig+0x3f0>
 8005122:	a201      	add	r2, pc, #4	@ (adr r2, 8005128 <UART_SetConfig+0x330>)
 8005124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005128:	0800514d 	.word	0x0800514d
 800512c:	0800516d 	.word	0x0800516d
 8005130:	0800518d 	.word	0x0800518d
 8005134:	080051e9 	.word	0x080051e9
 8005138:	080051ad 	.word	0x080051ad
 800513c:	080051e9 	.word	0x080051e9
 8005140:	080051e9 	.word	0x080051e9
 8005144:	080051e9 	.word	0x080051e9
 8005148:	080051cd 	.word	0x080051cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800514c:	f7fe fb16 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 8005150:	4602      	mov	r2, r0
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	085b      	lsrs	r3, r3, #1
 8005158:	441a      	add	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005162:	b29a      	uxth	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60da      	str	r2, [r3, #12]
        break;
 800516a:	e040      	b.n	80051ee <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800516c:	f7ff fca6 	bl	8004abc <HAL_RCC_GetPCLK2Freq>
 8005170:	4602      	mov	r2, r0
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	085b      	lsrs	r3, r3, #1
 8005178:	441a      	add	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005182:	b29a      	uxth	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	60da      	str	r2, [r3, #12]
        break;
 800518a:	e030      	b.n	80051ee <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	085b      	lsrs	r3, r3, #1
 8005192:	f503 0374 	add.w	r3, r3, #15990784	@ 0xf40000
 8005196:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	6852      	ldr	r2, [r2, #4]
 800519e:	fbb3 f3f2 	udiv	r3, r3, r2
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	60da      	str	r2, [r3, #12]
        break;
 80051aa:	e020      	b.n	80051ee <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80051ac:	f7fe fade 	bl	800376c <HAL_RCC_GetSysClockFreq>
 80051b0:	4602      	mov	r2, r0
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	085b      	lsrs	r3, r3, #1
 80051b8:	441a      	add	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	60da      	str	r2, [r3, #12]
        break;
 80051ca:	e010      	b.n	80051ee <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	085b      	lsrs	r3, r3, #1
 80051d2:	f503 4200 	add.w	r2, r3, #32768	@ 0x8000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	b29a      	uxth	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	60da      	str	r2, [r3, #12]
        break;
 80051e6:	e002      	b.n	80051ee <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	74fb      	strb	r3, [r7, #19]
        break;
 80051ec:	bf00      	nop
    }
  }

  return ret;
 80051ee:	7cfb      	ldrb	r3, [r7, #19]

}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af02      	add	r7, sp, #8
 80051fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800520a:	f7fe faa1 	bl	8003750 <HAL_GetTick>
 800520e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0308 	and.w	r3, r3, #8
 800521a:	2b08      	cmp	r3, #8
 800521c:	d10e      	bne.n	800523c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800521e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 f873 	bl	8005318 <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e022      	b.n	8005282 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0304 	and.w	r3, r3, #4
 8005246:	2b04      	cmp	r3, #4
 8005248:	d10e      	bne.n	8005268 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800524a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f85d 	bl	8005318 <UART_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e00c      	b.n	8005282 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3710      	adds	r7, #16
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b082      	sub	sp, #8
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e039      	b.n	8005310 <HAL_UART_Init+0x86>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d103      	bne.n	80052b0 <HAL_UART_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    //HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2224      	movs	r2, #36	@ 0x24
 80052b4:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f022 0201 	bic.w	r2, r2, #1
 80052c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7ff fd95 	bl	8004df8 <UART_SetConfig>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e01b      	b.n	8005310 <HAL_UART_Init+0x86>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052f6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return UART_CheckIdleState(huart);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff ff75 	bl	80051f8 <UART_CheckIdleState>
 800530e:	4603      	mov	r3, r0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	4613      	mov	r3, r2
 8005326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005328:	e02c      	b.n	8005384 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005330:	d028      	beq.n	8005384 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d007      	beq.n	8005348 <UART_WaitOnFlagUntilTimeout+0x30>
 8005338:	f7fe fa0a 	bl	8003750 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	429a      	cmp	r2, r3
 8005346:	d21d      	bcs.n	8005384 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8005356:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0201 	bic.w	r2, r2, #1
 8005366:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e00f      	b.n	80053a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69da      	ldr	r2, [r3, #28]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	4013      	ands	r3, r2
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	429a      	cmp	r2, r3
 8005392:	bf0c      	ite	eq
 8005394:	2301      	moveq	r3, #1
 8005396:	2300      	movne	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	461a      	mov	r2, r3
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d0c3      	beq.n	800532a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af02      	add	r7, sp, #8
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	603b      	str	r3, [r7, #0]
 80053b8:	4613      	mov	r3, r2
 80053ba:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d176      	bne.n	80054ba <HAL_UART_Transmit+0x10e>
  {
    if((pData == NULL ) || (Size == 0U))
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <HAL_UART_Transmit+0x2c>
 80053d2:	88fb      	ldrh	r3, [r7, #6]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e06f      	b.n	80054bc <HAL_UART_Transmit+0x110>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d101      	bne.n	80053ea <HAL_UART_Transmit+0x3e>
 80053e6:	2302      	movs	r3, #2
 80053e8:	e068      	b.n	80054bc <HAL_UART_Transmit+0x110>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2221      	movs	r2, #33	@ 0x21
 80053fc:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005400:	f7fe f9a6 	bl	8003750 <HAL_GetTick>
 8005404:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	88fa      	ldrh	r2, [r7, #6]
 800540a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	88fa      	ldrh	r2, [r7, #6]
 8005412:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while(huart->TxXferCount > 0U)
 8005416:	e033      	b.n	8005480 <HAL_UART_Transmit+0xd4>
    {
      huart->TxXferCount--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800541e:	b29b      	uxth	r3, r3
 8005420:	3b01      	subs	r3, #1
 8005422:	b29a      	uxth	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	2200      	movs	r2, #0
 8005432:	2180      	movs	r1, #128	@ 0x80
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f7ff ff6f 	bl	8005318 <UART_WaitOnFlagUntilTimeout>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e03b      	b.n	80054bc <HAL_UART_Transmit+0x110>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800544c:	d111      	bne.n	8005472 <HAL_UART_Transmit+0xc6>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10d      	bne.n	8005472 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	881a      	ldrh	r2, [r3, #0]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005466:	b292      	uxth	r2, r2
 8005468:	851a      	strh	r2, [r3, #40]	@ 0x28
        pData += 2U;
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	3302      	adds	r3, #2
 800546e:	60bb      	str	r3, [r7, #8]
 8005470:	e006      	b.n	8005480 <HAL_UART_Transmit+0xd4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	60ba      	str	r2, [r7, #8]
 8005478:	781a      	ldrb	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	851a      	strh	r2, [r3, #40]	@ 0x28
    while(huart->TxXferCount > 0U)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005486:	b29b      	uxth	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1c5      	bne.n	8005418 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2200      	movs	r2, #0
 8005494:	2140      	movs	r1, #64	@ 0x40
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f7ff ff3e 	bl	8005318 <UART_WaitOnFlagUntilTimeout>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <HAL_UART_Transmit+0xfa>
    {
      return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e00a      	b.n	80054bc <HAL_UART_Transmit+0x110>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    return HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	e000      	b.n	80054bc <HAL_UART_Transmit+0x110>
  }
  else
  {
    return HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
  }
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08a      	sub	sp, #40	@ 0x28
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	603b      	str	r3, [r7, #0]
 80054d0:	4613      	mov	r3, r2
 80054d2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	f040 809f 	bne.w	8005624 <HAL_UART_Receive+0x160>
  {
    if((pData == NULL ) || (Size == 0U))
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_UART_Receive+0x2e>
 80054ec:	88fb      	ldrh	r3, [r7, #6]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e097      	b.n	8005626 <HAL_UART_Receive+0x162>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d101      	bne.n	8005504 <HAL_UART_Receive+0x40>
 8005500:	2302      	movs	r3, #2
 8005502:	e090      	b.n	8005626 <HAL_UART_Receive+0x162>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f04f 32ff 	mov.w	r2, #4294967295
 8005514:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2222      	movs	r2, #34	@ 0x22
 8005520:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005524:	f7fe f914 	bl	8003750 <HAL_GetTick>
 8005528:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	88fa      	ldrh	r2, [r7, #6]
 800552e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	88fa      	ldrh	r2, [r7, #6]
 8005536:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005542:	d10e      	bne.n	8005562 <HAL_UART_Receive+0x9e>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d105      	bne.n	8005558 <HAL_UART_Receive+0x94>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005552:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005556:	e015      	b.n	8005584 <HAL_UART_Receive+0xc0>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	22ff      	movs	r2, #255	@ 0xff
 800555c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005560:	e010      	b.n	8005584 <HAL_UART_Receive+0xc0>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10c      	bne.n	8005584 <HAL_UART_Receive+0xc0>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d104      	bne.n	800557c <HAL_UART_Receive+0xb8>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	22ff      	movs	r2, #255	@ 0xff
 8005576:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800557a:	e003      	b.n	8005584 <HAL_UART_Receive+0xc0>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	227f      	movs	r2, #127	@ 0x7f
 8005580:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800558a:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 800558c:	e03a      	b.n	8005604 <HAL_UART_Receive+0x140>
    {
      huart->RxXferCount--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005594:	b29b      	uxth	r3, r3
 8005596:	3b01      	subs	r3, #1
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	9300      	str	r3, [sp, #0]
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	2200      	movs	r2, #0
 80055a8:	2120      	movs	r1, #32
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f7ff feb4 	bl	8005318 <UART_WaitOnFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_UART_Receive+0xf6>
      {
        return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e035      	b.n	8005626 <HAL_UART_Receive+0x162>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055c2:	d112      	bne.n	80055ea <HAL_UART_Receive+0x126>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10e      	bne.n	80055ea <HAL_UART_Receive+0x126>
      {
        tmp = (uint16_t*) pData ;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	8b7b      	ldrh	r3, [r7, #26]
 80055da:	4013      	ands	r3, r2
 80055dc:	b29a      	uxth	r2, r3
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	3302      	adds	r3, #2
 80055e6:	60bb      	str	r3, [r7, #8]
 80055e8:	e00c      	b.n	8005604 <HAL_UART_Receive+0x140>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	b2d9      	uxtb	r1, r3
 80055f4:	8b7b      	ldrh	r3, [r7, #26]
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	1c58      	adds	r0, r3, #1
 80055fc:	60b8      	str	r0, [r7, #8]
 80055fe:	400a      	ands	r2, r1
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800560a:	b29b      	uxth	r3, r3
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1be      	bne.n	800558e <HAL_UART_Receive+0xca>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2220      	movs	r2, #32
 8005614:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    return HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	e000      	b.n	8005626 <HAL_UART_Receive+0x162>
  }
  else
  {
    return HAL_BUSY;
 8005624:	2302      	movs	r3, #2
  }
}
 8005626:	4618      	mov	r0, r3
 8005628:	3720      	adds	r7, #32
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	0000      	movs	r0, r0

08005630 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
char *_sbrk(int incr)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005638:	4b11      	ldr	r3, [pc, #68]	@ (8005680 <_sbrk+0x50>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d102      	bne.n	8005646 <_sbrk+0x16>
		heap_end = &end;
 8005640:	4b0f      	ldr	r3, [pc, #60]	@ (8005680 <_sbrk+0x50>)
 8005642:	4a10      	ldr	r2, [pc, #64]	@ (8005684 <_sbrk+0x54>)
 8005644:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005646:	4b0e      	ldr	r3, [pc, #56]	@ (8005680 <_sbrk+0x50>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800564c:	4b0c      	ldr	r3, [pc, #48]	@ (8005680 <_sbrk+0x50>)
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4413      	add	r3, r2
 8005654:	466a      	mov	r2, sp
 8005656:	4293      	cmp	r3, r2
 8005658:	d907      	bls.n	800566a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800565a:	f7fb fe0b 	bl	8001274 <__errno>
 800565e:	4603      	mov	r3, r0
 8005660:	220c      	movs	r2, #12
 8005662:	601a      	str	r2, [r3, #0]
		return (char *) -1;
 8005664:	f04f 33ff 	mov.w	r3, #4294967295
 8005668:	e006      	b.n	8005678 <_sbrk+0x48>
	}

	heap_end += incr;
 800566a:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <_sbrk+0x50>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4413      	add	r3, r2
 8005672:	4a03      	ldr	r2, [pc, #12]	@ (8005680 <_sbrk+0x50>)
 8005674:	6013      	str	r3, [r2, #0]

	return (char *) prev_heap_end;
 8005676:	68fb      	ldr	r3, [r7, #12]
}
 8005678:	4618      	mov	r0, r3
 800567a:	3710      	adds	r7, #16
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	200001ac 	.word	0x200001ac
 8005684:	20000330 	.word	0x20000330

08005688 <Reset_Handler>:
 8005688:	2100      	movs	r1, #0
 800568a:	e003      	b.n	8005694 <LoopCopyDataInit>

0800568c <CopyDataInit>:
 800568c:	4b0b      	ldr	r3, [pc, #44]	@ (80056bc <LoopForever+0x2>)
 800568e:	585b      	ldr	r3, [r3, r1]
 8005690:	5043      	str	r3, [r0, r1]
 8005692:	3104      	adds	r1, #4

08005694 <LoopCopyDataInit>:
 8005694:	480a      	ldr	r0, [pc, #40]	@ (80056c0 <LoopForever+0x6>)
 8005696:	4b0b      	ldr	r3, [pc, #44]	@ (80056c4 <LoopForever+0xa>)
 8005698:	1842      	adds	r2, r0, r1
 800569a:	429a      	cmp	r2, r3
 800569c:	d3f6      	bcc.n	800568c <CopyDataInit>
 800569e:	4a0a      	ldr	r2, [pc, #40]	@ (80056c8 <LoopForever+0xe>)
 80056a0:	e002      	b.n	80056a8 <LoopFillZerobss>

080056a2 <FillZerobss>:
 80056a2:	2300      	movs	r3, #0
 80056a4:	6013      	str	r3, [r2, #0]
 80056a6:	3204      	adds	r2, #4

080056a8 <LoopFillZerobss>:
 80056a8:	4b08      	ldr	r3, [pc, #32]	@ (80056cc <LoopForever+0x12>)
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d3f9      	bcc.n	80056a2 <FillZerobss>
 80056ae:	f3af 8000 	nop.w
 80056b2:	f7fb fde5 	bl	8001280 <__libc_init_array>
 80056b6:	f7fd fa13 	bl	8002ae0 <main>

080056ba <LoopForever>:
 80056ba:	e7fe      	b.n	80056ba <LoopForever>
 80056bc:	080057e4 	.word	0x080057e4
 80056c0:	20000000 	.word	0x20000000
 80056c4:	2000006c 	.word	0x2000006c
 80056c8:	2000006c 	.word	0x2000006c
 80056cc:	20000330 	.word	0x20000330

080056d0 <BusFault_Handler>:
 80056d0:	e7fe      	b.n	80056d0 <BusFault_Handler>
 80056d2:	0000      	movs	r0, r0

080056d4 <_init>:
 80056d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056d6:	bf00      	nop
 80056d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056da:	bc08      	pop	{r3}
 80056dc:	469e      	mov	lr, r3
 80056de:	4770      	bx	lr

080056e0 <_fini>:
 80056e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056e2:	bf00      	nop
 80056e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056e6:	bc08      	pop	{r3}
 80056e8:	469e      	mov	lr, r3
 80056ea:	4770      	bx	lr
