/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [4:0] _03_;
  wire [23:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_4z[0] ? in_data[174] : celloutsig_1_1z[5]);
  assign celloutsig_1_14z = !(celloutsig_1_13z ? celloutsig_1_9z[1] : in_data[169]);
  assign celloutsig_1_19z = !(celloutsig_1_9z[7] ? celloutsig_1_15z[1] : celloutsig_1_9z[0]);
  assign celloutsig_0_49z = ~((celloutsig_0_4z | celloutsig_0_18z) & (celloutsig_0_19z | celloutsig_0_24z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_10z[1]) & (celloutsig_0_3z[2] | in_data[72]));
  assign celloutsig_1_10z = celloutsig_1_1z[1] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_11z = celloutsig_1_9z[9] | ~(celloutsig_1_7z[2]);
  assign celloutsig_0_24z = celloutsig_0_17z | ~(celloutsig_0_11z);
  assign celloutsig_1_8z = celloutsig_1_4z[0] | celloutsig_1_2z[1];
  assign celloutsig_1_13z = celloutsig_1_8z | celloutsig_1_2z[1];
  assign celloutsig_1_18z = celloutsig_1_2z[1] | celloutsig_1_10z;
  assign celloutsig_0_9z = celloutsig_0_0z[3] | celloutsig_0_7z[7];
  assign celloutsig_0_19z = celloutsig_0_2z | in_data[31];
  assign celloutsig_0_21z = celloutsig_0_13z[7] | celloutsig_0_9z;
  assign celloutsig_0_2z = _00_ | _01_;
  assign celloutsig_0_30z = celloutsig_0_3z[1] ^ celloutsig_0_17z;
  assign celloutsig_0_12z = celloutsig_0_7z[7:1] + { _02_[6:5], _01_, _02_[3:0] };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_25z };
  reg [23:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 24'h000000;
    else _23_ <= { in_data[34:23], celloutsig_0_0z };
  assign { _04_[23:22], _02_[6:5], _01_, _02_[3:0], _04_[14:6], _00_, _04_[4:0] } = _23_;
  assign celloutsig_0_3z = celloutsig_0_0z[8:6] / { 1'h1, in_data[29:28] };
  assign celloutsig_1_1z = in_data[161:153] / { 1'h1, in_data[113:107], celloutsig_1_0z };
  assign celloutsig_0_4z = { _04_[9:7], celloutsig_0_2z, _04_[23:22], _02_[6:5], _01_, _02_[3:0], _04_[14:6], _00_, _04_[4:0] } > in_data[73:46];
  assign celloutsig_0_25z = celloutsig_0_12z[3:1] % { 1'h1, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_47z = _03_[3:1] != { _03_[2:1], celloutsig_0_4z };
  assign celloutsig_0_8z = in_data[80:74] != celloutsig_0_7z[12:6];
  assign celloutsig_0_18z = { celloutsig_0_7z[9:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z } != { celloutsig_0_12z[3:0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_7z = - { in_data[37:26], celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[6:2], celloutsig_1_1z } | { celloutsig_1_1z[4:0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_9z & celloutsig_0_4z;
  assign celloutsig_0_17z = celloutsig_0_7z[2] & celloutsig_0_2z;
  assign celloutsig_1_0z = ^ in_data[123:120];
  assign celloutsig_1_2z = { celloutsig_1_1z[5:4], celloutsig_1_0z } << in_data[115:113];
  assign celloutsig_1_7z = in_data[109:107] << { celloutsig_1_6z[6:5], celloutsig_1_5z };
  assign celloutsig_1_6z = in_data[106:100] >> in_data[165:159];
  assign celloutsig_0_0z = in_data[13:2] <<< in_data[28:17];
  assign celloutsig_0_5z = { celloutsig_0_3z[2:1], celloutsig_0_3z } <<< { in_data[50], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_9z[10:1], celloutsig_1_13z } <<< { celloutsig_1_9z[2:0], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_7z[12:3], celloutsig_0_2z } <<< { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_2z >>> celloutsig_1_1z[2:0];
  assign celloutsig_0_48z = { celloutsig_0_0z[11:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_47z } ~^ { in_data[81:75], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_13z = celloutsig_0_0z[9:0] ~^ { in_data[20], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z[0] & celloutsig_1_2z[1]) | in_data[142]);
  assign _02_[4] = _01_;
  assign { _04_[21:15], _04_[5] } = { _02_[6:5], _01_, _02_[3:0], _00_ };
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
