{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687507136617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687507136617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 10:58:56 2023 " "Processing started: Fri Jun 23 10:58:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687507136617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687507136617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687507136617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687507137023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687507137055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687507137137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_r main_vga_module.v(1391) " "Verilog HDL or VHDL warning at main_vga_module.v(1391): object \"deadzone_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137155 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_g main_vga_module.v(1392) " "Verilog HDL or VHDL warning at main_vga_module.v(1392): object \"deadzone_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137155 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_b main_vga_module.v(1393) " "Verilog HDL or VHDL warning at main_vga_module.v(1393): object \"deadzone_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137157 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_r main_vga_module.v(1403) " "Verilog HDL or VHDL warning at main_vga_module.v(1403): object \"right_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137157 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_g main_vga_module.v(1404) " "Verilog HDL or VHDL warning at main_vga_module.v(1404): object \"right_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137165 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_b main_vga_module.v(1405) " "Verilog HDL or VHDL warning at main_vga_module.v(1405): object \"right_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137168 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_r main_vga_module.v(1407) " "Verilog HDL or VHDL warning at main_vga_module.v(1407): object \"left_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137168 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_g main_vga_module.v(1408) " "Verilog HDL or VHDL warning at main_vga_module.v(1408): object \"left_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137174 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_b main_vga_module.v(1409) " "Verilog HDL or VHDL warning at main_vga_module.v(1409): object \"left_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137175 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_r main_vga_module.v(1411) " "Verilog HDL or VHDL warning at main_vga_module.v(1411): object \"vertical_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137178 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_g main_vga_module.v(1412) " "Verilog HDL or VHDL warning at main_vga_module.v(1412): object \"vertical_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137180 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_b main_vga_module.v(1413) " "Verilog HDL or VHDL warning at main_vga_module.v(1413): object \"vertical_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137180 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_r main_vga_module.v(1415) " "Verilog HDL or VHDL warning at main_vga_module.v(1415): object \"horizontal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137180 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_g main_vga_module.v(1416) " "Verilog HDL or VHDL warning at main_vga_module.v(1416): object \"horizontal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1416 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137185 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_b main_vga_module.v(1417) " "Verilog HDL or VHDL warning at main_vga_module.v(1417): object \"horizontal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137188 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_r main_vga_module.v(1423) " "Verilog HDL or VHDL warning at main_vga_module.v(1423): object \"right_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137188 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_g main_vga_module.v(1424) " "Verilog HDL or VHDL warning at main_vga_module.v(1424): object \"right_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137196 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_b main_vga_module.v(1425) " "Verilog HDL or VHDL warning at main_vga_module.v(1425): object \"right_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137196 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_r main_vga_module.v(1427) " "Verilog HDL or VHDL warning at main_vga_module.v(1427): object \"left_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137198 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_g main_vga_module.v(1428) " "Verilog HDL or VHDL warning at main_vga_module.v(1428): object \"left_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137198 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_b main_vga_module.v(1429) " "Verilog HDL or VHDL warning at main_vga_module.v(1429): object \"left_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137198 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_r main_vga_module.v(1431) " "Verilog HDL or VHDL warning at main_vga_module.v(1431): object \"vertical_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137198 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_g main_vga_module.v(1432) " "Verilog HDL or VHDL warning at main_vga_module.v(1432): object \"vertical_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137206 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_b main_vga_module.v(1433) " "Verilog HDL or VHDL warning at main_vga_module.v(1433): object \"vertical_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137208 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_r main_vga_module.v(1435) " "Verilog HDL or VHDL warning at main_vga_module.v(1435): object \"horizontal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137208 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_g main_vga_module.v(1436) " "Verilog HDL or VHDL warning at main_vga_module.v(1436): object \"horizontal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137208 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_b main_vga_module.v(1437) " "Verilog HDL or VHDL warning at main_vga_module.v(1437): object \"horizontal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137216 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_g main_vga_module.v(1477) " "Verilog HDL or VHDL warning at main_vga_module.v(1477): object \"letter_digits_generic_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137360 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_b main_vga_module.v(1478) " "Verilog HDL or VHDL warning at main_vga_module.v(1478): object \"letter_digits_generic_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687507137373 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(400) " "Verilog HDL assignment warning at main_vga_module.v(400): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137454 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(408) " "Verilog HDL assignment warning at main_vga_module.v(408): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137454 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(495) " "Verilog HDL assignment warning at main_vga_module.v(495): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137477 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(503) " "Verilog HDL assignment warning at main_vga_module.v(503): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137477 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(589) " "Verilog HDL assignment warning at main_vga_module.v(589): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137498 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(597) " "Verilog HDL assignment warning at main_vga_module.v(597): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137498 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(684) " "Verilog HDL assignment warning at main_vga_module.v(684): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137527 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(692) " "Verilog HDL assignment warning at main_vga_module.v(692): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137527 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(754) " "Verilog HDL assignment warning at main_vga_module.v(754): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137527 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(759) " "Verilog HDL assignment warning at main_vga_module.v(759): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137529 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(785) " "Verilog HDL assignment warning at main_vga_module.v(785): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137529 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(790) " "Verilog HDL assignment warning at main_vga_module.v(790): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137529 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(964) " "Verilog HDL assignment warning at main_vga_module.v(964): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137570 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(972) " "Verilog HDL assignment warning at main_vga_module.v(972): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137570 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1058) " "Verilog HDL assignment warning at main_vga_module.v(1058): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1066) " "Verilog HDL assignment warning at main_vga_module.v(1066): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1151) " "Verilog HDL assignment warning at main_vga_module.v(1151): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137622 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1159) " "Verilog HDL assignment warning at main_vga_module.v(1159): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137622 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1245) " "Verilog HDL assignment warning at main_vga_module.v(1245): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1253) " "Verilog HDL assignment warning at main_vga_module.v(1253): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1315) " "Verilog HDL assignment warning at main_vga_module.v(1315): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1320) " "Verilog HDL assignment warning at main_vga_module.v(1320): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1354) " "Verilog HDL assignment warning at main_vga_module.v(1354): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1359) " "Verilog HDL assignment warning at main_vga_module.v(1359): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507137642 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1709) " "Verilog HDL Always Construct warning at main_vga_module.v(1709): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1713) " "Verilog HDL assignment warning at main_vga_module.v(1713): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1714) " "Verilog HDL assignment warning at main_vga_module.v(1714): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1715) " "Verilog HDL assignment warning at main_vga_module.v(1715): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1717) " "Verilog HDL Always Construct warning at main_vga_module.v(1717): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1717 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1721) " "Verilog HDL assignment warning at main_vga_module.v(1721): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1722) " "Verilog HDL assignment warning at main_vga_module.v(1722): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1723) " "Verilog HDL assignment warning at main_vga_module.v(1723): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1725) " "Verilog HDL Always Construct warning at main_vga_module.v(1725): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1729) " "Verilog HDL assignment warning at main_vga_module.v(1729): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1730) " "Verilog HDL assignment warning at main_vga_module.v(1730): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1731) " "Verilog HDL assignment warning at main_vga_module.v(1731): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1751) " "Verilog HDL Always Construct warning at main_vga_module.v(1751): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1751 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141568 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1751) " "Verilog HDL assignment warning at main_vga_module.v(1751): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141578 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1752) " "Verilog HDL Always Construct warning at main_vga_module.v(1752): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1752 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141578 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1752) " "Verilog HDL assignment warning at main_vga_module.v(1752): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141578 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1753) " "Verilog HDL Always Construct warning at main_vga_module.v(1753): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1753 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141578 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1753) " "Verilog HDL assignment warning at main_vga_module.v(1753): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141586 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1757) " "Verilog HDL Always Construct warning at main_vga_module.v(1757): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1757 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141586 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1757) " "Verilog HDL assignment warning at main_vga_module.v(1757): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141586 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1758) " "Verilog HDL Always Construct warning at main_vga_module.v(1758): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1758 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141586 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1758) " "Verilog HDL assignment warning at main_vga_module.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141588 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1759) " "Verilog HDL Always Construct warning at main_vga_module.v(1759): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1759 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141589 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1759) " "Verilog HDL assignment warning at main_vga_module.v(1759): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141589 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1772) " "Verilog HDL Always Construct warning at main_vga_module.v(1772): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1772 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1772) " "Verilog HDL assignment warning at main_vga_module.v(1772): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1773) " "Verilog HDL Always Construct warning at main_vga_module.v(1773): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1773 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1773) " "Verilog HDL assignment warning at main_vga_module.v(1773): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1774) " "Verilog HDL Always Construct warning at main_vga_module.v(1774): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1774 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1774) " "Verilog HDL assignment warning at main_vga_module.v(1774): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1778) " "Verilog HDL Always Construct warning at main_vga_module.v(1778): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1778 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1778) " "Verilog HDL assignment warning at main_vga_module.v(1778): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1779) " "Verilog HDL Always Construct warning at main_vga_module.v(1779): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1779 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1779) " "Verilog HDL assignment warning at main_vga_module.v(1779): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1780) " "Verilog HDL Always Construct warning at main_vga_module.v(1780): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1780 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1780) " "Verilog HDL assignment warning at main_vga_module.v(1780): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1793) " "Verilog HDL Always Construct warning at main_vga_module.v(1793): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1793 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1793) " "Verilog HDL assignment warning at main_vga_module.v(1793): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1794) " "Verilog HDL Always Construct warning at main_vga_module.v(1794): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1794 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1794) " "Verilog HDL assignment warning at main_vga_module.v(1794): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1795) " "Verilog HDL Always Construct warning at main_vga_module.v(1795): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1795 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1795) " "Verilog HDL assignment warning at main_vga_module.v(1795): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1799) " "Verilog HDL Always Construct warning at main_vga_module.v(1799): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1799 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1799) " "Verilog HDL assignment warning at main_vga_module.v(1799): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1800) " "Verilog HDL Always Construct warning at main_vga_module.v(1800): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1800 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1800) " "Verilog HDL assignment warning at main_vga_module.v(1800): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1801) " "Verilog HDL Always Construct warning at main_vga_module.v(1801): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1801 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1801) " "Verilog HDL assignment warning at main_vga_module.v(1801): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1815) " "Verilog HDL Always Construct warning at main_vga_module.v(1815): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1815 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141599 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1815) " "Verilog HDL assignment warning at main_vga_module.v(1815): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141607 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1816) " "Verilog HDL Always Construct warning at main_vga_module.v(1816): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1816 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141607 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1816) " "Verilog HDL assignment warning at main_vga_module.v(1816): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1817) " "Verilog HDL Always Construct warning at main_vga_module.v(1817): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1817 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1817) " "Verilog HDL assignment warning at main_vga_module.v(1817): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1821) " "Verilog HDL Always Construct warning at main_vga_module.v(1821): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1821 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1821) " "Verilog HDL assignment warning at main_vga_module.v(1821): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1822) " "Verilog HDL Always Construct warning at main_vga_module.v(1822): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1822 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1822) " "Verilog HDL assignment warning at main_vga_module.v(1822): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1823) " "Verilog HDL Always Construct warning at main_vga_module.v(1823): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1823 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1823) " "Verilog HDL assignment warning at main_vga_module.v(1823): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141609 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1836) " "Verilog HDL Always Construct warning at main_vga_module.v(1836): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1836 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1836) " "Verilog HDL assignment warning at main_vga_module.v(1836): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1837) " "Verilog HDL Always Construct warning at main_vga_module.v(1837): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1837 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1837) " "Verilog HDL assignment warning at main_vga_module.v(1837): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1838) " "Verilog HDL Always Construct warning at main_vga_module.v(1838): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1838 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1838) " "Verilog HDL assignment warning at main_vga_module.v(1838): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1842) " "Verilog HDL Always Construct warning at main_vga_module.v(1842): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1842 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1842) " "Verilog HDL assignment warning at main_vga_module.v(1842): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141627 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1843) " "Verilog HDL Always Construct warning at main_vga_module.v(1843): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1843 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1843) " "Verilog HDL assignment warning at main_vga_module.v(1843): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1844) " "Verilog HDL Always Construct warning at main_vga_module.v(1844): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1844 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1844) " "Verilog HDL assignment warning at main_vga_module.v(1844): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1857) " "Verilog HDL Always Construct warning at main_vga_module.v(1857): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1857 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1857) " "Verilog HDL assignment warning at main_vga_module.v(1857): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1858) " "Verilog HDL Always Construct warning at main_vga_module.v(1858): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1858) " "Verilog HDL assignment warning at main_vga_module.v(1858): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1859) " "Verilog HDL Always Construct warning at main_vga_module.v(1859): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1859 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1859) " "Verilog HDL assignment warning at main_vga_module.v(1859): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1863) " "Verilog HDL Always Construct warning at main_vga_module.v(1863): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1863 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1863) " "Verilog HDL assignment warning at main_vga_module.v(1863): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1864) " "Verilog HDL Always Construct warning at main_vga_module.v(1864): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1864 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1864) " "Verilog HDL assignment warning at main_vga_module.v(1864): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1865) " "Verilog HDL Always Construct warning at main_vga_module.v(1865): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1865 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1865) " "Verilog HDL assignment warning at main_vga_module.v(1865): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1876) " "Verilog HDL assignment warning at main_vga_module.v(1876): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1877) " "Verilog HDL assignment warning at main_vga_module.v(1877): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1878) " "Verilog HDL assignment warning at main_vga_module.v(1878): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1885) " "Verilog HDL assignment warning at main_vga_module.v(1885): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1886) " "Verilog HDL assignment warning at main_vga_module.v(1886): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1887) " "Verilog HDL assignment warning at main_vga_module.v(1887): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1895) " "Verilog HDL Always Construct warning at main_vga_module.v(1895): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1895 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1897) " "Verilog HDL assignment warning at main_vga_module.v(1897): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1898) " "Verilog HDL assignment warning at main_vga_module.v(1898): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1899) " "Verilog HDL assignment warning at main_vga_module.v(1899): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1903) " "Verilog HDL assignment warning at main_vga_module.v(1903): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1904) " "Verilog HDL assignment warning at main_vga_module.v(1904): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1905) " "Verilog HDL assignment warning at main_vga_module.v(1905): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1914) " "Verilog HDL Always Construct warning at main_vga_module.v(1914): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1914 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1916) " "Verilog HDL assignment warning at main_vga_module.v(1916): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1917) " "Verilog HDL assignment warning at main_vga_module.v(1917): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1918) " "Verilog HDL assignment warning at main_vga_module.v(1918): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1922) " "Verilog HDL assignment warning at main_vga_module.v(1922): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1923) " "Verilog HDL assignment warning at main_vga_module.v(1923): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1924) " "Verilog HDL assignment warning at main_vga_module.v(1924): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1933) " "Verilog HDL assignment warning at main_vga_module.v(1933): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1934) " "Verilog HDL assignment warning at main_vga_module.v(1934): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1935) " "Verilog HDL assignment warning at main_vga_module.v(1935): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1942) " "Verilog HDL assignment warning at main_vga_module.v(1942): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1943) " "Verilog HDL assignment warning at main_vga_module.v(1943): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1944) " "Verilog HDL assignment warning at main_vga_module.v(1944): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1957) " "Verilog HDL Always Construct warning at main_vga_module.v(1957): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1957 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141629 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1959) " "Verilog HDL assignment warning at main_vga_module.v(1959): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141637 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1960) " "Verilog HDL assignment warning at main_vga_module.v(1960): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141637 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1961) " "Verilog HDL assignment warning at main_vga_module.v(1961): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141637 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1963) " "Verilog HDL Always Construct warning at main_vga_module.v(1963): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1963 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687507141637 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1965) " "Verilog HDL assignment warning at main_vga_module.v(1965): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1966) " "Verilog HDL assignment warning at main_vga_module.v(1966): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1967) " "Verilog HDL assignment warning at main_vga_module.v(1967): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1971) " "Verilog HDL assignment warning at main_vga_module.v(1971): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1972) " "Verilog HDL assignment warning at main_vga_module.v(1972): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1973) " "Verilog HDL assignment warning at main_vga_module.v(1973): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507141639 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.data_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.data_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.waddr_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.waddr_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.data_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.data_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.waddr_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.waddr_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.data_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.data_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.waddr_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.waddr_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.data_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.data_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.waddr_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.waddr_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.data_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.data_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.waddr_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.waddr_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.data_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.data_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.waddr_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.waddr_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.data_a 0 main_vga_module.v(1399) " "Net \"triangle_r.data_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.waddr_a 0 main_vga_module.v(1399) " "Net \"triangle_r.waddr_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.data_a 0 main_vga_module.v(1400) " "Net \"triangle_g.data_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.waddr_a 0 main_vga_module.v(1400) " "Net \"triangle_g.waddr_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.data_a 0 main_vga_module.v(1401) " "Net \"triangle_b.data_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.waddr_a 0 main_vga_module.v(1401) " "Net \"triangle_b.waddr_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.data_a 0 main_vga_module.v(1419) " "Net \"circle_r.data_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.waddr_a 0 main_vga_module.v(1419) " "Net \"circle_r.waddr_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.data_a 0 main_vga_module.v(1420) " "Net \"circle_g.data_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.waddr_a 0 main_vga_module.v(1420) " "Net \"circle_g.waddr_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.data_a 0 main_vga_module.v(1421) " "Net \"circle_b.data_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.waddr_a 0 main_vga_module.v(1421) " "Net \"circle_b.waddr_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.data_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.data_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.waddr_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.waddr_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.data_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.data_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.waddr_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.waddr_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.data_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.data_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.waddr_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.waddr_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.data_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.data_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.waddr_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.waddr_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.data_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.data_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.waddr_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.waddr_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.data_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.data_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.waddr_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.waddr_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.data_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.data_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.waddr_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.waddr_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.data_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.data_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.waddr_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.waddr_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.data_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.data_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.waddr_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.waddr_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.data_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.data_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.waddr_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.waddr_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.data_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.data_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.waddr_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.waddr_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.data_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.data_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.waddr_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.waddr_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.data_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.data_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.waddr_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.waddr_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.data_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.data_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.waddr_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.waddr_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.data_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.data_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.waddr_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.waddr_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.data_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.data_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.waddr_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.waddr_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.data_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.data_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.waddr_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.waddr_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.data_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.data_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.waddr_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.waddr_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.data_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.data_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.waddr_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.waddr_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.data_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.data_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.waddr_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.waddr_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.data_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.data_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.waddr_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.waddr_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.data_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.data_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.waddr_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.waddr_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.data_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.data_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.waddr_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.waddr_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.data_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.data_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.waddr_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.waddr_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142250 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.data_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.data_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.waddr_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.waddr_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.data_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.data_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.waddr_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.waddr_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.data_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.data_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.waddr_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.waddr_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.data_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.data_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.waddr_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.waddr_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.data_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.data_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.waddr_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.waddr_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.data_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.data_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.waddr_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.waddr_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142301 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.we_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.we_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.we_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.we_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.we_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.we_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.we_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.we_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.we_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.we_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.we_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.we_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.we_a 0 main_vga_module.v(1399) " "Net \"triangle_r.we_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.we_a 0 main_vga_module.v(1400) " "Net \"triangle_g.we_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.we_a 0 main_vga_module.v(1401) " "Net \"triangle_b.we_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.we_a 0 main_vga_module.v(1419) " "Net \"circle_r.we_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.we_a 0 main_vga_module.v(1420) " "Net \"circle_g.we_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.we_a 0 main_vga_module.v(1421) " "Net \"circle_b.we_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.we_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.we_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.we_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.we_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.we_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.we_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.we_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.we_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.we_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.we_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.we_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.we_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.we_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.we_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.we_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.we_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.we_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.we_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.we_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.we_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.we_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.we_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.we_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.we_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.we_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.we_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.we_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.we_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.we_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.we_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.we_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.we_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.we_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.we_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.we_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.we_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.we_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.we_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.we_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.we_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.we_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.we_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.we_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.we_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.we_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.we_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.we_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.we_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142304 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.we_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.we_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.we_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.we_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.we_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.we_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.we_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.we_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.we_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.we_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.we_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.we_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687507142314 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687507144690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687507144690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507144699 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687507144699 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "42 " "Found 42 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_r " "RAM logic \"dumb_wojak_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_g " "RAM logic \"dumb_wojak_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_b " "RAM logic \"dumb_wojak_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_r " "RAM logic \"empty_grid_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_g " "RAM logic \"empty_grid_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_b " "RAM logic \"empty_grid_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_r " "RAM logic \"triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_g " "RAM logic \"triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_b " "RAM logic \"triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_r " "RAM logic \"circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_g " "RAM logic \"circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_b " "RAM logic \"circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_r " "RAM logic \"grid_letters_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_g " "RAM logic \"grid_letters_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_b " "RAM logic \"grid_letters_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_r " "RAM logic \"grid_numbers_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_g " "RAM logic \"grid_numbers_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_b " "RAM logic \"grid_numbers_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_r " "RAM logic \"triangle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_g " "RAM logic \"triangle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_b " "RAM logic \"triangle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_r " "RAM logic \"triangle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_g " "RAM logic \"triangle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_b " "RAM logic \"triangle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_r " "RAM logic \"circle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_g " "RAM logic \"circle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_b " "RAM logic \"circle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_r " "RAM logic \"circle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_g " "RAM logic \"circle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_b " "RAM logic \"circle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_r " "RAM logic \"informative_symbols_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_g " "RAM logic \"informative_symbols_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_b " "RAM logic \"informative_symbols_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_r " "RAM logic \"number_digits_generic_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_g " "RAM logic \"number_digits_generic_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_b " "RAM logic \"number_digits_generic_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_r " "RAM logic \"triangle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_g " "RAM logic \"triangle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_b " "RAM logic \"triangle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_r " "RAM logic \"circle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_g " "RAM logic \"circle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_b " "RAM logic \"circle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687507146747 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1687507146747 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146778 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146808 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146840 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146922 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146961 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507146994 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram27_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram27_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147033 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram28_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram28_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147067 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram29_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram29_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147106 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147213 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147275 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147335 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147389 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147450 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147511 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147572 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147631 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147685 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147746 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147807 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147837 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147876 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147909 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram33_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram33_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147949 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram34_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram34_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507147990 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram35_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram35_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148031 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram39_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram39_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148061 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram40_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram40_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148092 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram41_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram41_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148122 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram36_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram36_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148153 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram37_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram37_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148184 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram38_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram38_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687507148214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687507263979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687507275776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687507277462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687507277462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25366 " "Implemented 25366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687507278935 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687507278935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25235 " "Implemented 25235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687507278935 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "91 " "Implemented 91 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687507278935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687507278935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 336 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 336 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687507278998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 11:01:18 2023 " "Processing ended: Fri Jun 23 11:01:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687507278998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687507278998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687507278998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687507278998 ""}
