Summary
Top-level Name:,mkDelayWorker32B

Clocks
Enabled,,I/O,wciS0_Clk,

Fabric Logic Element
Enabled,,3,,wciS0_Clk,0.125,Very High
Enabled,,36,,wciS0_Clk,0.125,Typical
Enabled,,,178,wciS0_Clk,0.125,Typical,0.851

BRAM
Enabled,,36k TDP,3,wciS0_Clk,36,0,1,,,,,wciS0_Clk,36,0,0

DSP

I/O
Enabled,wciS0_Clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,wciS0_Clk
Enabled,wciS0_MAddr,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wciS0_MAddrSpace,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wciS0_MByteEn,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wciS0_MCmd,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wciS0_MData,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wciS0_MFlag,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wciS0_MReset_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wciS0_SThreadBusy,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wmemiM_SCmdAccept,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wmemiM_SData,128,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_SDataAccept,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_SResp,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_SRespLast,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiM1_SReset_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wsiM1_SThreadBusy,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wsiS1_MBurstLength,12,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiS1_MBurstPrecise,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiS1_MByteEn,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wsiS1_MCmd,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiS1_MData,256,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wsiS1_MReqInfo,8,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiS1_MReqLast,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiS1_MReset_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,prevent_hanging_nodes,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wmemiM_MAddr,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Enabled,wmemiM_MBurstLength,12,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wmemiM_MCmd,3,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wmemiM_MData,128,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wmemiM_MDataByteEn,16,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_MDataLast,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_MDataValid,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_MReqLast,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wmemiM_MReset_n,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wciS0_SData,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wciS0_SFlag,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wciS0_SResp,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiM1_MBurstLength,12,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiM1_MBurstPrecise,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiM1_MByteEn,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wsiM1_MCmd,3,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,wsiM1_MData,256,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,wciS0_Clk
Disabled,wsiM1_MReqInfo,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiM1_MReqLast,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiM1_MReset_n,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiS1_SReset_n,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Disabled,wsiS1_SThreadBusy,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
