<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MemariProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControllerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControllerTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataPath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataPath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataPathTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPathTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoryTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultiCycleProccessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultiCycleProccessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MultiCycleProccessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MultiCycleProccessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycleProccessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiCycleProccessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultiCycleProccessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultiCycleProccessor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycleProccessorTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultiCycleProccessorTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MultiCycleProccessorTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycleProccessorTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycleProccessor_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultiCycleProccessor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycleProccessor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiCycleProccessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2FiveBitTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2FiveBitTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegFile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegFile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegFile.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegFile.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegFile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFileTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFileTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegFile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegisterEnable.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegisterEnable.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegisterEnable.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegisterEnableTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegisterEnableTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegisterEnable_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegisterTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegisterTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shifter2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shifter2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtendTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtendTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtend_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter2Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter2Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1561652890" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1561652890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561879911" xil_pn:in_ck="-3735365522507843897" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1561879910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="ControllerTest.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="DataPathTest.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemoryTest.v"/>
      <outfile xil_pn:name="MultiCycleProccessor.v"/>
      <outfile xil_pn:name="MultiCycleProccessorTest.v"/>
      <outfile xil_pn:name="Mux2.v"/>
      <outfile xil_pn:name="Mux2FiveBit.v"/>
      <outfile xil_pn:name="Mux2FiveBitTest.v"/>
      <outfile xil_pn:name="Mux2Test.v"/>
      <outfile xil_pn:name="Mux4.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFileTest.v"/>
      <outfile xil_pn:name="ShiftRegister.v"/>
      <outfile xil_pn:name="ShiftRegisterEnable.v"/>
      <outfile xil_pn:name="ShiftRegisterEnableTest.v"/>
      <outfile xil_pn:name="ShiftRegisterTest.v"/>
      <outfile xil_pn:name="Shifte2New.v"/>
      <outfile xil_pn:name="Shifter2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtendTest.v"/>
      <outfile xil_pn:name="mux4test.v"/>
      <outfile xil_pn:name="shifter2Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1561878155" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4911163956121772715" xil_pn:start_ts="1561878155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561878155" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9018158802372260109" xil_pn:start_ts="1561878155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561811043" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9051349066072761915" xil_pn:start_ts="1561811043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561878489" xil_pn:in_ck="-3735365522507843897" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1561878489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="ControllerTest.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="DataPathTest.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemoryTest.v"/>
      <outfile xil_pn:name="MultiCycleProccessor.v"/>
      <outfile xil_pn:name="MultiCycleProccessorTest.v"/>
      <outfile xil_pn:name="Mux2.v"/>
      <outfile xil_pn:name="Mux2FiveBit.v"/>
      <outfile xil_pn:name="Mux2FiveBitTest.v"/>
      <outfile xil_pn:name="Mux2Test.v"/>
      <outfile xil_pn:name="Mux4.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFileTest.v"/>
      <outfile xil_pn:name="ShiftRegister.v"/>
      <outfile xil_pn:name="ShiftRegisterEnable.v"/>
      <outfile xil_pn:name="ShiftRegisterEnableTest.v"/>
      <outfile xil_pn:name="ShiftRegisterTest.v"/>
      <outfile xil_pn:name="Shifte2New.v"/>
      <outfile xil_pn:name="Shifter2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtendTest.v"/>
      <outfile xil_pn:name="mux4test.v"/>
      <outfile xil_pn:name="shifter2Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1561878496" xil_pn:in_ck="-3735365522507843897" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="889397135668599737" xil_pn:start_ts="1561878489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultiCycleProccessorTest_beh.prj"/>
      <outfile xil_pn:name="MultiCycleProccessorTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1561878497" xil_pn:in_ck="-1921233632537017897" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3097989545127133572" xil_pn:start_ts="1561878496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultiCycleProccessorTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1561719792" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1561719792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7385720912801169267" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9051349066072761915" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6591156737103589227" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561775983" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7194448236235581499" xil_pn:start_ts="1561775983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561879905" xil_pn:in_ck="-5394762158911499851" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4730116086320999512" xil_pn:start_ts="1561879894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultiCycleProccessor.lso"/>
      <outfile xil_pn:name="MultiCycleProccessor.ngc"/>
      <outfile xil_pn:name="MultiCycleProccessor.ngr"/>
      <outfile xil_pn:name="MultiCycleProccessor.prj"/>
      <outfile xil_pn:name="MultiCycleProccessor.stx"/>
      <outfile xil_pn:name="MultiCycleProccessor.syr"/>
      <outfile xil_pn:name="MultiCycleProccessor.xst"/>
      <outfile xil_pn:name="MultiCycleProccessorTest_beh.prj"/>
      <outfile xil_pn:name="MultiCycleProccessorTest_stx_beh.prj"/>
      <outfile xil_pn:name="MultiCycleProccessor_xst.xrpt"/>
      <outfile xil_pn:name="RegFile.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
