Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3ddsfreqgen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3ddsfreqgen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3ddsfreqgen"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3ddsfreqgen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\dds\ns3ddsfreqgen\ipcore_dir\dds1.v" into library work
Parsing module <dds1>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\rotary.v" into library work
Parsing module <rotary>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\dds\ns3ddsfreqgen\ns3ddsfreqgen.v" into library work
Parsing module <ns3ddsfreqgen>.
Parsing module <genddsfreq>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3ddsfreqgen>.

Elaborating module <da2dac>.

Elaborating module <dds1>.

Elaborating module <rotary>.

Elaborating module <genddsfreq>.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3ddsfreqgen>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\dds\ns3ddsfreqgen\ns3ddsfreqgen.v".
    Summary:
	no macro.
Unit <ns3ddsfreqgen> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\da2dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found 64x6-bit Read Only RAM for signal <dacstate[5]_PWR_2_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <da2dac> synthesized.

Synthesizing Unit <rotary>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\rotary.v".
    Found 1-bit register for signal <rotCTRreg>.
    Found 3-bit register for signal <rotAshift<2:0>>.
    Found 1-bit register for signal <rotAreg>.
    Found 3-bit register for signal <rotBshift<2:0>>.
    Found 1-bit register for signal <rotBreg>.
    Found 3-bit register for signal <rotCTRshift<2:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <rotary> synthesized.

Synthesizing Unit <genddsfreq>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\dds\ns3ddsfreqgen\ns3ddsfreqgen.v".
WARNING:Xst:647 - Input <sine<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'daccmd', unconnected in block 'genddsfreq', is tied to its initial value (00).
    Found 1-bit register for signal <dacdav>.
    Found 2-bit register for signal <gstate>.
    Found 1-bit register for signal <we>.
    Found 12-bit register for signal <dacdata>.
    Found 32-bit register for signal <data>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | genclk (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <data[31]_GND_5_o_sub_9_OUT> created at line 56.
    Found 32-bit subtractor for signal <data[31]_GND_5_o_sub_10_OUT> created at line 58.
    Found 32-bit adder for signal <data[31]_GND_5_o_add_4_OUT> created at line 49.
    Found 32-bit adder for signal <data[31]_GND_5_o_add_5_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genddsfreq> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_6_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 19
 1-bit register                                        : 11
 12-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 3
 6-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/dds1.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <dds1> for timing and area information for instance <M1>.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <da2dac>.
INFO:Xst:3231 - The small RAM <Mram_dacstate[5]_PWR_2_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dacstate[5]_GND_2_o_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <da2dac> synthesized (advanced).

Synthesizing (advanced) Unit <genddsfreq>.
The following registers are absorbed into accumulator <data>: 1 register on signal <data>.
Unit <genddsfreq> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 32-bit updown loadable accumulator                    : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_0> on signal <gstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <ns3ddsfreqgen> ...

Optimizing unit <genddsfreq> ...

Optimizing unit <rotary> ...

Optimizing unit <da2dac> ...
WARNING:Xst:1293 - FF/Latch <M3/data_0> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <M3/data_1> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_9> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_10> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_11> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_12> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_13> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_14> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_15> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_16> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_17> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_18> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_19> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_20> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_21> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_22> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_23> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_24> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_25> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_26> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_27> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_28> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_29> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_30> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_31> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_16> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_17> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_18> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_19> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_20> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_21> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_22> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_23> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_24> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_25> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_26> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_27> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_28> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_29> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_30> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M5/clkq_31> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_0> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_1> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_2> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_3> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_4> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_5> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_6> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_7> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_8> has a constant value of 0 in block <ns3ddsfreqgen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M4/sclclk> in Unit <ns3ddsfreqgen> is equivalent to the following FF/Latch, which will be removed : <M5/clkq_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3ddsfreqgen, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3ddsfreqgen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 281
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 53
#      LUT3                        : 28
#      LUT4                        : 18
#      LUT5                        : 8
#      LUT6                        : 12
#      MUXCY                       : 68
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 85
#      FD                          : 72
#      FDE                         : 13
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  18224     0%  
 Number of Slice LUTs:                  153  out of   9112     1%  
    Number used as Logic:               153  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    174
   Number with an unused Flip Flop:      89  out of    174    51%  
   Number with an unused LUT:            21  out of    174    12%  
   Number of fully used LUT-FF pairs:    64  out of    174    36%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 160   |
M2/rotAreg                         | BUFG                   | 30    |
M5/sclclk                          | NONE(M2/rotBshift_2)   | 12    |
M4/sclclk                          | NONE(M0/dacstate_5)    | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.086ns (Maximum Frequency: 196.636MHz)
   Minimum input arrival time before clock: 3.289ns
   Maximum output required time after clock: 4.151ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.086ns (frequency: 196.636MHz)
  Total number of paths / destination ports: 6242 / 184
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 18)
  Source:            M4/sclclk (FF)
  Destination:       M5/sclclk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M4/sclclk to M5/sclclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.932  M4/sclclk (M4/sclclk)
     INV:I->O              2   0.206   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_lut<0>_INV_0 (M4/sclclk_rstpot)
     MUXCY:S->O            1   0.172   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<0> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<1> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<2> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<3> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<4> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<5> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<6> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<7> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<8> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<9> (M5/Madd_clkq[31]_GND_6_o_add_1_OUT_cy<9>)
     XORCY:CI->O           2   0.180   0.961  M5/Madd_clkq[31]_GND_6_o_add_1_OUT_xor<10> (M5/clkq[31]_GND_6_o_add_1_OUT<10>)
     LUT5:I0->O            1   0.203   0.000  M5/Mcompar_n0001_lut<1> (M5/Mcompar_n0001_lut<1>)
     MUXCY:S->O            1   0.172   0.000  M5/Mcompar_n0001_cy<1> (M5/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mcompar_n0001_cy<2> (M5/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mcompar_n0001_cy<3> (M5/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mcompar_n0001_cy<4> (M5/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  M5/Mcompar_n0001_cy<5> (M5/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          M5/sclclk
    ----------------------------------------
    Total                      5.086ns (2.188ns logic, 2.898ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/rotAreg'
  Clock period: 2.534ns (frequency: 394.594MHz)
  Total number of paths / destination ports: 900 / 30
-------------------------------------------------------------------------
Delay:               2.534ns (Levels of Logic = 31)
  Source:            M3/data_2 (FF)
  Destination:       M3/data_31 (FF)
  Source Clock:      M2/rotAreg rising
  Destination Clock: M2/rotAreg rising

  Data Path: M3/data_2 to M3/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  M3/data_2 (M3/data_2)
     LUT4:I0->O            1   0.203   0.000  M3/Maccum_data_lut<2> (M3/Maccum_data_lut<2>)
     MUXCY:S->O            1   0.172   0.000  M3/Maccum_data_cy<2> (M3/Maccum_data_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<3> (M3/Maccum_data_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<4> (M3/Maccum_data_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<5> (M3/Maccum_data_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<6> (M3/Maccum_data_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<7> (M3/Maccum_data_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<8> (M3/Maccum_data_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<9> (M3/Maccum_data_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<10> (M3/Maccum_data_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<11> (M3/Maccum_data_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<12> (M3/Maccum_data_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<13> (M3/Maccum_data_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<14> (M3/Maccum_data_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<15> (M3/Maccum_data_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<16> (M3/Maccum_data_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<17> (M3/Maccum_data_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<18> (M3/Maccum_data_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<19> (M3/Maccum_data_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<20> (M3/Maccum_data_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<21> (M3/Maccum_data_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<22> (M3/Maccum_data_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<23> (M3/Maccum_data_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<24> (M3/Maccum_data_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<25> (M3/Maccum_data_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<26> (M3/Maccum_data_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<27> (M3/Maccum_data_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<28> (M3/Maccum_data_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<29> (M3/Maccum_data_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  M3/Maccum_data_cy<30> (M3/Maccum_data_cy<30>)
     XORCY:CI->O           1   0.180   0.000  M3/Maccum_data_xor<31> (M3/Result<31>)
     FD:D                      0.102          M3/data_31
    ----------------------------------------
    Total                      2.534ns (1.636ns logic, 0.898ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M5/sclclk'
  Clock period: 2.723ns (frequency: 367.221MHz)
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Delay:               2.723ns (Levels of Logic = 1)
  Source:            M2/rotCTRreg (FF)
  Destination:       M2/rotCTRreg (FF)
  Source Clock:      M5/sclclk rising
  Destination Clock: M5/sclclk rising

  Data Path: M2/rotCTRreg to M2/rotCTRreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              62   0.447   1.971  M2/rotCTRreg (M2/rotCTRreg)
     LUT5:I0->O            1   0.203   0.000  M2/rotCTRreg_rstpot (M2/rotCTRreg_rstpot)
     FD:D                      0.102          M2/rotCTRreg
    ----------------------------------------
    Total                      2.723ns (0.752ns logic, 1.971ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 4.389ns (frequency: 227.842MHz)
  Total number of paths / destination ports: 90 / 10
-------------------------------------------------------------------------
Delay:               4.389ns (Levels of Logic = 4)
  Source:            M0/dacstate_1 (FF)
  Destination:       M0/dacout (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk rising

  Data Path: M0/dacstate_1 to M0/dacout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.684  M0/dacstate_1 (M0/dacstate_1)
     LUT2:I1->O            9   0.205   0.934  M0/Mmux_dacstate[5]_GND_2_o_mux_2_OUT21 (M0/dacstate[5]_GND_2_o_mux_2_OUT<1>)
     LUT6:I4->O            1   0.203   0.827  M0/Mmux__n0209_8 (M0/Mmux__n0209_8)
     LUT6:I2->O            1   0.203   0.580  M0/dacstate[5]_GND_2_o_mux_2_OUT<4>1 (M0/_n0209)
     LUT6:I5->O            1   0.205   0.000  M0/dacout_rstpot (M0/dacout_rstpot)
     FD:D                      0.102          M0/dacout
    ----------------------------------------
    Total                      4.389ns (1.365ns logic, 3.024ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/rotAreg'
  Total number of paths / destination ports: 179 / 30
-------------------------------------------------------------------------
Offset:              3.289ns (Levels of Logic = 32)
  Source:            BTND (PAD)
  Destination:       M3/data_31 (FF)
  Destination Clock: M2/rotAreg rising

  Data Path: BTND to M3/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  BTND_IBUF (BTND_IBUF)
     LUT4:I2->O            1   0.203   0.000  M3/Maccum_data_lut<2> (M3/Maccum_data_lut<2>)
     MUXCY:S->O            1   0.172   0.000  M3/Maccum_data_cy<2> (M3/Maccum_data_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<3> (M3/Maccum_data_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<4> (M3/Maccum_data_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<5> (M3/Maccum_data_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<6> (M3/Maccum_data_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<7> (M3/Maccum_data_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<8> (M3/Maccum_data_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<9> (M3/Maccum_data_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<10> (M3/Maccum_data_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<11> (M3/Maccum_data_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<12> (M3/Maccum_data_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<13> (M3/Maccum_data_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<14> (M3/Maccum_data_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<15> (M3/Maccum_data_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<16> (M3/Maccum_data_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<17> (M3/Maccum_data_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<18> (M3/Maccum_data_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<19> (M3/Maccum_data_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<20> (M3/Maccum_data_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<21> (M3/Maccum_data_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<22> (M3/Maccum_data_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<23> (M3/Maccum_data_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<24> (M3/Maccum_data_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<25> (M3/Maccum_data_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<26> (M3/Maccum_data_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<27> (M3/Maccum_data_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<28> (M3/Maccum_data_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maccum_data_cy<29> (M3/Maccum_data_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  M3/Maccum_data_cy<30> (M3/Maccum_data_cy<30>)
     XORCY:CI->O           1   0.180   0.000  M3/Maccum_data_xor<31> (M3/Result<31>)
     FD:D                      0.102          M3/data_31
    ----------------------------------------
    Total                      3.289ns (2.411ns logic, 0.878ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M5/sclclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.391ns (Levels of Logic = 2)
  Source:            JB3 (PAD)
  Destination:       M2/rotCTRreg (FF)
  Destination Clock: M5/sclclk rising

  Data Path: JB3 to M2/rotCTRreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  JB3_IBUF (JB3_IBUF)
     LUT5:I1->O            1   0.203   0.000  M2/rotCTRreg_rstpot (M2/rotCTRreg_rstpot)
     FD:D                      0.102          M2/rotCTRreg
    ----------------------------------------
    Total                      2.391ns (1.527ns logic, 0.864ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M0/dacsync (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M4/sclclk rising

  Data Path: M0/dacsync to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M0/dacsync (M0/dacsync)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.151ns (Levels of Logic = 1)
  Source:            M3/dacdav (FF)
  Destination:       JC1 (PAD)
  Source Clock:      CLK rising

  Data Path: M3/dacdav to JC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.447   1.133  M3/dacdav (M3/dacdav)
     OBUF:I->O                 2.571          JC1_OBUF (JC1)
    ----------------------------------------
    Total                      4.151ns (3.018ns logic, 1.133ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.086|         |         |         |
M2/rotAreg     |    3.342|         |         |         |
M4/sclclk      |    1.663|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/rotAreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/rotAreg     |    2.534|         |         |         |
M5/sclclk      |    3.766|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.942|         |         |         |
M4/sclclk      |    4.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M5/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M5/sclclk      |    2.723|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.57 secs
 
--> 

Total memory usage is 193792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :    4 (   0 filtered)

