# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Debouncer.srcs/sources_1/new/leftRight.vhd" \
"../../../../Debouncer.srcs/sim_1/new/leftRight_tb.vhd" \

# Do not sort compile order
nosort
