// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "02/16/2023 12:27:11"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clkExt,
	memAddrExt,
	memDataExt,
	memWEExt,
	memOutExt,
	regSelExt,
	regOutExt,
	PCOut,
	IROut,
	MARMUXOut,
	BUS,
	NVal,
	ZVal,
	PVal,
	FSM_state,
	clk,
	rst);
input 	clkExt;
input 	[15:0] memAddrExt;
input 	[15:0] memDataExt;
input 	memWEExt;
output 	[15:0] memOutExt;
input 	[2:0] regSelExt;
output 	[15:0] regOutExt;
output 	[15:0] PCOut;
output 	[15:0] IROut;
output 	[15:0] MARMUXOut;
output 	[15:0] BUS;
output 	NVal;
output 	ZVal;
output 	PVal;
output 	[5:0] FSM_state;
input 	clk;
input 	rst;

// Design Ports Information
// memOutExt[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[3]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[9]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[11]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOutExt[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[2]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[8]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[9]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[10]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[11]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[14]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regOutExt[15]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[1]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[7]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[10]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[11]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[12]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[14]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[15]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[3]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[9]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[11]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[12]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[13]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[14]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROut[15]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[12]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[13]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXOut[15]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[2]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[5]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[6]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[9]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[12]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[13]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[15]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NVal	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZVal	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PVal	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_state[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regSelExt[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regSelExt[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regSelExt[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWEExt	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkExt	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[0]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memAddrExt[12]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[1]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[3]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[9]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[11]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[12]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[13]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataExt[15]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BUS[0]~output_o ;
wire \BUS[1]~output_o ;
wire \BUS[2]~output_o ;
wire \BUS[3]~output_o ;
wire \BUS[4]~output_o ;
wire \BUS[5]~output_o ;
wire \BUS[6]~output_o ;
wire \BUS[7]~output_o ;
wire \BUS[8]~output_o ;
wire \BUS[9]~output_o ;
wire \BUS[10]~output_o ;
wire \BUS[11]~output_o ;
wire \BUS[12]~output_o ;
wire \BUS[13]~output_o ;
wire \BUS[14]~output_o ;
wire \BUS[15]~output_o ;
wire \memOutExt[0]~output_o ;
wire \memOutExt[1]~output_o ;
wire \memOutExt[2]~output_o ;
wire \memOutExt[3]~output_o ;
wire \memOutExt[4]~output_o ;
wire \memOutExt[5]~output_o ;
wire \memOutExt[6]~output_o ;
wire \memOutExt[7]~output_o ;
wire \memOutExt[8]~output_o ;
wire \memOutExt[9]~output_o ;
wire \memOutExt[10]~output_o ;
wire \memOutExt[11]~output_o ;
wire \memOutExt[12]~output_o ;
wire \memOutExt[13]~output_o ;
wire \memOutExt[14]~output_o ;
wire \memOutExt[15]~output_o ;
wire \regOutExt[0]~output_o ;
wire \regOutExt[1]~output_o ;
wire \regOutExt[2]~output_o ;
wire \regOutExt[3]~output_o ;
wire \regOutExt[4]~output_o ;
wire \regOutExt[5]~output_o ;
wire \regOutExt[6]~output_o ;
wire \regOutExt[7]~output_o ;
wire \regOutExt[8]~output_o ;
wire \regOutExt[9]~output_o ;
wire \regOutExt[10]~output_o ;
wire \regOutExt[11]~output_o ;
wire \regOutExt[12]~output_o ;
wire \regOutExt[13]~output_o ;
wire \regOutExt[14]~output_o ;
wire \regOutExt[15]~output_o ;
wire \PCOut[0]~output_o ;
wire \PCOut[1]~output_o ;
wire \PCOut[2]~output_o ;
wire \PCOut[3]~output_o ;
wire \PCOut[4]~output_o ;
wire \PCOut[5]~output_o ;
wire \PCOut[6]~output_o ;
wire \PCOut[7]~output_o ;
wire \PCOut[8]~output_o ;
wire \PCOut[9]~output_o ;
wire \PCOut[10]~output_o ;
wire \PCOut[11]~output_o ;
wire \PCOut[12]~output_o ;
wire \PCOut[13]~output_o ;
wire \PCOut[14]~output_o ;
wire \PCOut[15]~output_o ;
wire \IROut[0]~output_o ;
wire \IROut[1]~output_o ;
wire \IROut[2]~output_o ;
wire \IROut[3]~output_o ;
wire \IROut[4]~output_o ;
wire \IROut[5]~output_o ;
wire \IROut[6]~output_o ;
wire \IROut[7]~output_o ;
wire \IROut[8]~output_o ;
wire \IROut[9]~output_o ;
wire \IROut[10]~output_o ;
wire \IROut[11]~output_o ;
wire \IROut[12]~output_o ;
wire \IROut[13]~output_o ;
wire \IROut[14]~output_o ;
wire \IROut[15]~output_o ;
wire \MARMUXOut[0]~output_o ;
wire \MARMUXOut[1]~output_o ;
wire \MARMUXOut[2]~output_o ;
wire \MARMUXOut[3]~output_o ;
wire \MARMUXOut[4]~output_o ;
wire \MARMUXOut[5]~output_o ;
wire \MARMUXOut[6]~output_o ;
wire \MARMUXOut[7]~output_o ;
wire \MARMUXOut[8]~output_o ;
wire \MARMUXOut[9]~output_o ;
wire \MARMUXOut[10]~output_o ;
wire \MARMUXOut[11]~output_o ;
wire \MARMUXOut[12]~output_o ;
wire \MARMUXOut[13]~output_o ;
wire \MARMUXOut[14]~output_o ;
wire \MARMUXOut[15]~output_o ;
wire \NVal~output_o ;
wire \ZVal~output_o ;
wire \PVal~output_o ;
wire \FSM_state[0]~output_o ;
wire \FSM_state[1]~output_o ;
wire \FSM_state[2]~output_o ;
wire \FSM_state[3]~output_o ;
wire \FSM_state[4]~output_o ;
wire \FSM_state[5]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \FSM0|Selector8~0_combout ;
wire \FSM0|selADDR2MUX[1]~feeder_combout ;
wire \~GND~combout ;
wire \FSM0|FSM_next[4]~8_combout ;
wire \FSM0|FSM_next[4]~9_combout ;
wire \FSM0|Selector12~0_combout ;
wire \FSM0|Selector8~1_combout ;
wire \FSM0|FSM_next[0]~4_combout ;
wire \FSM0|FSM_next[4]~7_combout ;
wire \FSM0|FSM_state[4]~1_combout ;
wire \FSM0|selADDR1MUX~0_combout ;
wire \FSM0|selADDR1MUX~1_combout ;
wire \FSM0|selPCMUX[0]~feeder_combout ;
wire \FSM0|Selector7~0_combout ;
wire \FSM0|selADDR1MUX~feeder_combout ;
wire \FSM0|selADDR1MUX~q ;
wire \EAB0|addr2[15]~8_combout ;
wire \PC0|regPC|Q~13_combout ;
wire \FSM0|Selector10~0_combout ;
wire \FSM0|Selector10~1_combout ;
wire \FSM0|gatePC~0_combout ;
wire \FSM0|ldPC~q ;
wire \PC0|regPC|Q~1_combout ;
wire \FSM0|Selector23~0_combout ;
wire \FSM0|Selector23~1_combout ;
wire \FSM0|gateMDR~0_combout ;
wire \FSM0|ldMDR~0_combout ;
wire \FSM0|selMDR~0_combout ;
wire \FSM0|selMDR~q ;
wire \FSM0|ldMDR~1_combout ;
wire \FSM0|ldMDR~q ;
wire \RAM0|regMDR|Q[6]~1_combout ;
wire \FSM0|Selector2~0_combout ;
wire \FSM0|gateALU~feeder_combout ;
wire \FSM0|gateALU~q ;
wire \FSM0|Selector14~1_combout ;
wire \FSM0|Selector14~2_combout ;
wire \FSM0|ldMAR~q ;
wire \RAM0|regMAR|Q[9]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \memAddrExt[13]~input_o ;
wire \memWEExt~input_o ;
wire \memAddrExt[14]~input_o ;
wire \memAddrExt[15]~input_o ;
wire \clkExt~input_o ;
wire \clkExt~inputclkctrl_outclk ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~0_combout ;
wire \FSM0|Selector12~1_combout ;
wire \FSM0|ldIR~feeder_combout ;
wire \FSM0|ldIR~q ;
wire \IR0|IRreg|Q[0]~0_combout ;
wire \EAB0|addr2[1]~1_combout ;
wire \tsbPC|out[1]~63_combout ;
wire \tsbPC|out[0]~62_combout ;
wire \PC0|PCInc[0]~45_combout ;
wire \PC0|PC[0]~4_combout ;
wire \EAB0|addr2[0]~0_combout ;
wire \PC0|regPC|Q~0_combout ;
wire \FSM0|dDR[2]~1_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ;
wire \PC0|PC[2]~10_combout ;
wire \PC0|PCInc[1]~16 ;
wire \PC0|PCInc[2]~17_combout ;
wire \PC0|PC[2]~9_combout ;
wire \PC0|PC[2]~11_combout ;
wire \PC0|PC[1]~6_combout ;
wire \PC0|PC[1]~6clkctrl_outclk ;
wire \PC0|regPC|Q~3_combout ;
wire \FSM0|Selector7~1_combout ;
wire \FSM0|Selector11~0_combout ;
wire \FSM0|ldReg~q ;
wire \RegFile0|regFileRegs[0].regs|Q~8_combout ;
wire \IR0|IRreg|Q[7]~feeder_combout ;
wire \FSM0|dSR2[0]~0_combout ;
wire \FSM0|dSR1[0]~0_combout ;
wire \FSM0|dSR1[0]~1_combout ;
wire \FSM0|Selector16~0_combout ;
wire \FSM0|dDR[2]~0_combout ;
wire \RegFile0|wSelDec|Decoder0~6_combout ;
wire \RegFile0|regFileRegs[0].regs|Q[1]~1_combout ;
wire \RegFile0|wSelDec|Decoder0~5_combout ;
wire \RegFile0|regFileRegs[1].regs|Q[9]~0_combout ;
wire \tsbPC|out[6]~67_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ;
wire \EAB0|addr2[3]~3_combout ;
wire \PC0|PCInc[2]~18 ;
wire \PC0|PCInc[3]~19_combout ;
wire \PC0|PC[3]~12_combout ;
wire \PC0|PC[3]~13_combout ;
wire \PC0|regPC|Q~4_combout ;
wire \RegFile0|wSelDec|Decoder0~0_combout ;
wire \RegFile0|regFileRegs[5].regs|Q[14]~0_combout ;
wire \RegFile0|wSelDec|Decoder0~1_combout ;
wire \RegFile0|regFileRegs[6].regs|Q[5]~0_combout ;
wire \RegFile0|out1|Mux12~0_combout ;
wire \RegFile0|out1|Mux12~1_combout ;
wire \RegFile0|wSelDec|Decoder0~4_combout ;
wire \RegFile0|regFileRegs[2].regs|Q[11]~0_combout ;
wire \RegFile0|regFileRegs[1].regs|Q[3]~feeder_combout ;
wire \RegFile0|out1|Mux12~2_combout ;
wire \RegFile0|out1|Mux12~3_combout ;
wire \RegFile0|out1|Mux12~4_combout ;
wire \EAB0|addr1[3]~3_combout ;
wire \EAB0|addr2[2]~2_combout ;
wire \EAB0|EABOut[0]~1 ;
wire \EAB0|EABOut[1]~3 ;
wire \EAB0|EABOut[2]~5 ;
wire \EAB0|EABOut[3]~6_combout ;
wire \MARMUX0|MARMUXOut[3]~3_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ;
wire \PC0|PCInc[3]~20 ;
wire \PC0|PCInc[4]~21_combout ;
wire \EAB0|addr2[4]~4_combout ;
wire \RegFile0|regFileRegs[4].regs|Q[4]~feeder_combout ;
wire \RegFile0|out1|Mux11~0_combout ;
wire \RegFile0|out1|Mux11~1_combout ;
wire \RegFile0|out1|Mux11~2_combout ;
wire \RegFile0|out1|Mux11~3_combout ;
wire \RegFile0|out1|Mux11~4_combout ;
wire \EAB0|addr1[4]~4_combout ;
wire \EAB0|EABOut[3]~7 ;
wire \EAB0|EABOut[4]~8_combout ;
wire \PC0|PC[4]~14_combout ;
wire \PC0|PC[4]~15_combout ;
wire \PC0|regPC|Q~5_combout ;
wire \EAB0|addr2[5]~5_combout ;
wire \PC0|PCInc[4]~22 ;
wire \PC0|PCInc[5]~23_combout ;
wire \PC0|PC[5]~16_combout ;
wire \PC0|PC[5]~17_combout ;
wire \PC0|regPC|Q~6_combout ;
wire \RegFile0|regFileRegs[1].regs|Q[5]~feeder_combout ;
wire \RegFile0|out1|Mux10~2_combout ;
wire \RegFile0|out1|Mux10~3_combout ;
wire \RegFile0|regFileRegs[5].regs|Q[5]~feeder_combout ;
wire \RegFile0|out1|Mux10~0_combout ;
wire \RegFile0|out1|Mux10~1_combout ;
wire \RegFile0|out1|Mux10~4_combout ;
wire \EAB0|addr1[5]~5_combout ;
wire \EAB0|EABOut[4]~9 ;
wire \EAB0|EABOut[5]~10_combout ;
wire \MARMUX0|MARMUXOut[5]~5_combout ;
wire \tsbPC|out[5]~69_combout ;
wire \RAM0|regMDR|Q~12_combout ;
wire \memDataExt[5]~input_o ;
wire \memAddrExt[0]~input_o ;
wire \memAddrExt[1]~input_o ;
wire \memAddrExt[2]~input_o ;
wire \memAddrExt[3]~input_o ;
wire \memAddrExt[4]~input_o ;
wire \memAddrExt[5]~input_o ;
wire \memAddrExt[6]~input_o ;
wire \memAddrExt[7]~input_o ;
wire \memAddrExt[8]~input_o ;
wire \memAddrExt[9]~input_o ;
wire \memAddrExt[10]~input_o ;
wire \memAddrExt[11]~input_o ;
wire \memAddrExt[12]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21_combout ;
wire \RAM0|regMDR|Q~13_combout ;
wire \tsbPC|out[5]~27_combout ;
wire \FSM0|Selector18~0_combout ;
wire \FSM0|Selector20~0_combout ;
wire \FSM0|Selector19~0_combout ;
wire \ALURb|SR2MUXOut[5]~30_combout ;
wire \ALURb|SR2MUXOut[5]~31_combout ;
wire \ALURb|SR2MUXOut[5]~32_combout ;
wire \ALURb|SR2MUXOut[5]~33_combout ;
wire \ALURb|SR2MUXOut[5]~34_combout ;
wire \ALURb|SR2MUXOut[5]~35_combout ;
wire \FSM0|dALUK[1]~feeder_combout ;
wire \FSM0|Selector25~0_combout ;
wire \tsbALU|out[5]~15_combout ;
wire \ALU0|ALUOut[0]~0_combout ;
wire \ALURb|SR2MUXOut[4]~26_combout ;
wire \ALURb|SR2MUXOut[4]~27_combout ;
wire \ALURb|SR2MUXOut[4]~24_combout ;
wire \ALURb|SR2MUXOut[4]~25_combout ;
wire \ALURb|SR2MUXOut[4]~28_combout ;
wire \ALURb|SR2MUXOut[4]~29_combout ;
wire \ALURb|SR2MUXOut[3]~18_combout ;
wire \ALURb|SR2MUXOut[3]~19_combout ;
wire \ALURb|SR2MUXOut[3]~20_combout ;
wire \ALURb|SR2MUXOut[3]~21_combout ;
wire \ALURb|SR2MUXOut[3]~22_combout ;
wire \ALURb|SR2MUXOut[3]~23_combout ;
wire \RegFile0|regFileRegs[6].regs|Q[2]~feeder_combout ;
wire \ALURb|SR2MUXOut[2]~12_combout ;
wire \ALURb|SR2MUXOut[2]~13_combout ;
wire \ALURb|SR2MUXOut[2]~14_combout ;
wire \ALURb|SR2MUXOut[2]~15_combout ;
wire \ALURb|SR2MUXOut[2]~16_combout ;
wire \ALURb|SR2MUXOut[2]~17_combout ;
wire \ALURb|SR2MUXOut[1]~8_combout ;
wire \ALURb|SR2MUXOut[1]~9_combout ;
wire \ALURb|SR2MUXOut[1]~6_combout ;
wire \ALURb|SR2MUXOut[1]~7_combout ;
wire \ALURb|SR2MUXOut[1]~10_combout ;
wire \ALURb|SR2MUXOut[1]~11_combout ;
wire \RegFile0|out1|Mux14~0_combout ;
wire \RegFile0|out1|Mux14~1_combout ;
wire \RegFile0|out1|Mux14~2_combout ;
wire \RegFile0|out1|Mux14~3_combout ;
wire \RegFile0|out1|Mux14~4_combout ;
wire \RegFile0|regFileRegs[5].regs|Q[0]~feeder_combout ;
wire \ALURb|SR2MUXOut[0]~0_combout ;
wire \ALURb|SR2MUXOut[0]~1_combout ;
wire \RegFile0|regFileRegs[0].regs|Q[0]~feeder_combout ;
wire \ALURb|SR2MUXOut[0]~2_combout ;
wire \ALURb|SR2MUXOut[0]~3_combout ;
wire \ALURb|SR2MUXOut[0]~4_combout ;
wire \ALURb|SR2MUXOut[0]~5_combout ;
wire \ALU0|Add0~1 ;
wire \ALU0|Add0~3 ;
wire \ALU0|Add0~5 ;
wire \ALU0|Add0~7 ;
wire \ALU0|Add0~9 ;
wire \ALU0|Add0~10_combout ;
wire \tsbALU|out[5]~16_combout ;
wire \tsbALU|out[5]~17_combout ;
wire \tsbPC|out[5]~28_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~6_combout ;
wire \memDataExt[4]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19_combout ;
wire \tsbPC|out[4]~68_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17_combout ;
wire \RAM0|regMDR|Q~10_combout ;
wire \RAM0|regMDR|Q~11_combout ;
wire \tsbPC|out[4]~25_combout ;
wire \MARMUX0|MARMUXOut[4]~4_combout ;
wire \tsbALU|out[4]~12_combout ;
wire \ALU0|Add0~8_combout ;
wire \tsbALU|out[4]~13_combout ;
wire \tsbALU|out[4]~14_combout ;
wire \tsbPC|out[4]~26_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~5_combout ;
wire \memDataExt[3]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \tsbPC|out[3]~65_combout ;
wire \RAM0|regMDR|Q~8_combout ;
wire \RAM0|regMDR|Q~9_combout ;
wire \tsbPC|out[3]~23_combout ;
wire \tsbALU|out[3]~9_combout ;
wire \ALU0|Add0~6_combout ;
wire \tsbALU|out[3]~10_combout ;
wire \tsbALU|out[3]~11_combout ;
wire \tsbPC|out[3]~24_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~4_combout ;
wire \memDataExt[6]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25_combout ;
wire \RAM0|regMDR|Q~14_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27_combout ;
wire \RAM0|regMDR|Q~15_combout ;
wire \PC0|PCInc[5]~24 ;
wire \PC0|PCInc[6]~25_combout ;
wire \RegFile0|regFileRegs[4].regs|Q[6]~feeder_combout ;
wire \RegFile0|out1|Mux9~0_combout ;
wire \RegFile0|out1|Mux9~1_combout ;
wire \RegFile0|out1|Mux9~2_combout ;
wire \RegFile0|out1|Mux9~3_combout ;
wire \RegFile0|out1|Mux9~4_combout ;
wire \EAB0|addr1[6]~6_combout ;
wire \EAB0|addr2[6]~6_combout ;
wire \EAB0|EABOut[5]~11 ;
wire \EAB0|EABOut[6]~12_combout ;
wire \PC0|PC[6]~18_combout ;
wire \PC0|PC[6]~19_combout ;
wire \PC0|regPC|Q~7_combout ;
wire \tsbPC|out[6]~29_combout ;
wire \MARMUX0|MARMUXOut[6]~6_combout ;
wire \ALURb|SR2MUXOut[6]~38_combout ;
wire \ALURb|SR2MUXOut[6]~39_combout ;
wire \ALURb|SR2MUXOut[6]~36_combout ;
wire \ALURb|SR2MUXOut[6]~37_combout ;
wire \ALURb|SR2MUXOut[6]~40_combout ;
wire \ALURb|SR2MUXOut[6]~41_combout ;
wire \tsbALU|out[6]~18_combout ;
wire \ALU0|Add0~11 ;
wire \ALU0|Add0~12_combout ;
wire \tsbALU|out[6]~19_combout ;
wire \tsbALU|out[6]~20_combout ;
wire \tsbPC|out[6]~30_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~7_combout ;
wire \IR0|IRreg|Q[6]~feeder_combout ;
wire \FSM0|Selector17~0_combout ;
wire \RegFile0|out1|Mux5~2_combout ;
wire \RegFile0|out1|Mux5~3_combout ;
wire \RegFile0|out1|Mux5~0_combout ;
wire \RegFile0|out1|Mux5~1_combout ;
wire \RegFile0|out1|Mux5~4_combout ;
wire \PC0|PCInc[9]~32 ;
wire \PC0|PCInc[10]~33_combout ;
wire \PC0|PC[10]~26_combout ;
wire \PC0|PC[10]~36_combout ;
wire \PC0|regPC|Q~11_combout ;
wire \EAB0|addr1[10]~10_combout ;
wire \PC0|regPC|Q~9_combout ;
wire \RegFile0|out1|Mux7~0_combout ;
wire \RegFile0|out1|Mux7~1_combout ;
wire \RegFile0|out1|Mux7~2_combout ;
wire \RegFile0|out1|Mux7~3_combout ;
wire \RegFile0|out1|Mux7~4_combout ;
wire \EAB0|addr1[8]~8_combout ;
wire \EAB0|addr2[7]~7_combout ;
wire \PC0|regPC|Q~8_combout ;
wire \RegFile0|out1|Mux8~0_combout ;
wire \RegFile0|out1|Mux8~1_combout ;
wire \RegFile0|out1|Mux8~2_combout ;
wire \RegFile0|out1|Mux8~3_combout ;
wire \RegFile0|out1|Mux8~4_combout ;
wire \EAB0|addr1[7]~7_combout ;
wire \EAB0|EABOut[6]~13 ;
wire \EAB0|EABOut[7]~15 ;
wire \EAB0|EABOut[8]~17 ;
wire \EAB0|EABOut[9]~19 ;
wire \EAB0|EABOut[10]~20_combout ;
wire \tsbMARMUX|out[10]~3_combout ;
wire \memDataExt[10]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41_combout ;
wire \RAM0|regMDR|Q~22_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43_combout ;
wire \RAM0|regMDR|Q~23_combout ;
wire \tsbPC|out[10]~37_combout ;
wire \ALURb|SR2MUXOut[10]~62_combout ;
wire \ALURb|SR2MUXOut[10]~63_combout ;
wire \ALURb|SR2MUXOut[10]~60_combout ;
wire \ALURb|SR2MUXOut[10]~61_combout ;
wire \ALURb|SR2MUXOut[10]~64_combout ;
wire \ALURb|SR2MUXOut[10]~65_combout ;
wire \tsbALU|out[10]~30_combout ;
wire \RegFile0|out1|Mux6~2_combout ;
wire \RegFile0|out1|Mux6~3_combout ;
wire \RegFile0|out1|Mux6~0_combout ;
wire \RegFile0|out1|Mux6~1_combout ;
wire \RegFile0|out1|Mux6~4_combout ;
wire \ALURb|SR2MUXOut[9]~54_combout ;
wire \ALURb|SR2MUXOut[9]~55_combout ;
wire \ALURb|SR2MUXOut[9]~56_combout ;
wire \ALURb|SR2MUXOut[9]~57_combout ;
wire \ALURb|SR2MUXOut[9]~58_combout ;
wire \ALURb|SR2MUXOut[9]~59_combout ;
wire \ALURb|SR2MUXOut[8]~50_combout ;
wire \ALURb|SR2MUXOut[8]~51_combout ;
wire \ALURb|SR2MUXOut[8]~48_combout ;
wire \ALURb|SR2MUXOut[8]~49_combout ;
wire \ALURb|SR2MUXOut[8]~52_combout ;
wire \ALURb|SR2MUXOut[8]~53_combout ;
wire \ALURb|SR2MUXOut[7]~44_combout ;
wire \ALURb|SR2MUXOut[7]~45_combout ;
wire \ALURb|SR2MUXOut[7]~42_combout ;
wire \ALURb|SR2MUXOut[7]~43_combout ;
wire \ALURb|SR2MUXOut[7]~46_combout ;
wire \ALURb|SR2MUXOut[7]~47_combout ;
wire \ALU0|Add0~13 ;
wire \ALU0|Add0~15 ;
wire \ALU0|Add0~17 ;
wire \ALU0|Add0~19 ;
wire \ALU0|Add0~20_combout ;
wire \tsbALU|out[10]~31_combout ;
wire \tsbALU|out[10]~32_combout ;
wire \tsbPC|out[10]~38_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~11_combout ;
wire \IR0|IRreg|Q[10]~feeder_combout ;
wire \FSM0|Selector22~0_combout ;
wire \RegFile0|wSelDec|Decoder0~2_combout ;
wire \RegFile0|regFileRegs[4].regs|Q[6]~0_combout ;
wire \RegFile0|out1|Mux13~0_combout ;
wire \RegFile0|out1|Mux13~1_combout ;
wire \RegFile0|out1|Mux13~2_combout ;
wire \RegFile0|out1|Mux13~3_combout ;
wire \RegFile0|out1|Mux13~4_combout ;
wire \EAB0|addr1[2]~2_combout ;
wire \EAB0|EABOut[2]~4_combout ;
wire \MARMUX0|MARMUXOut[2]~2_combout ;
wire \tsbPC|out[2]~64_combout ;
wire \memDataExt[2]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \RAM0|regMDR|Q~6_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \RAM0|regMDR|Q~7_combout ;
wire \tsbPC|out[2]~21_combout ;
wire \tsbALU|out[2]~6_combout ;
wire \ALU0|Add0~4_combout ;
wire \tsbALU|out[2]~7_combout ;
wire \tsbALU|out[2]~8_combout ;
wire \tsbPC|out[2]~22_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~3_combout ;
wire \memDataExt[7]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31_combout ;
wire \ALU0|Add0~14_combout ;
wire \tsbALU|out[7]~22_combout ;
wire \tsbALU|out[7]~21_combout ;
wire \tsbALU|out[7]~23_combout ;
wire \EAB0|EABOut[7]~14_combout ;
wire \tsbMARMUX|out[7]~0_combout ;
wire \tsbPC|out[7]~70_combout ;
wire \RAM0|regMDR|Q~16_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29_combout ;
wire \RAM0|regMDR|Q~17_combout ;
wire \tsbPC|out[7]~31_combout ;
wire \tsbPC|out[7]~32_combout ;
wire \PC0|PCInc[6]~26 ;
wire \PC0|PCInc[7]~27_combout ;
wire \PC0|PC[7]~20_combout ;
wire \PC0|PC[7]~21_combout ;
wire \PC0|PCInc[7]~28 ;
wire \PC0|PCInc[8]~29_combout ;
wire \EAB0|EABOut[8]~16_combout ;
wire \PC0|PC[8]~22_combout ;
wire \tsbMARMUX|out[8]~1_combout ;
wire \memDataExt[8]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33_combout ;
wire \tsbALU|out[8]~24_combout ;
wire \ALU0|Add0~16_combout ;
wire \tsbALU|out[8]~25_combout ;
wire \tsbALU|out[8]~26_combout ;
wire \tsbPC|out[8]~66_combout ;
wire \RAM0|regMDR|Q~18_combout ;
wire \RAM0|regMDR|Q~19_combout ;
wire \tsbPC|out[8]~33_combout ;
wire \tsbPC|out[8]~34_combout ;
wire \PC0|PC[8]~23_combout ;
wire \PC0|PCInc[8]~30 ;
wire \PC0|PCInc[9]~31_combout ;
wire \PC0|PC[9]~24_combout ;
wire \PC0|PC[9]~25_combout ;
wire \PC0|regPC|Q~10_combout ;
wire \EAB0|addr1[9]~9_combout ;
wire \EAB0|EABOut[9]~18_combout ;
wire \tsbMARMUX|out[9]~2_combout ;
wire \memDataExt[9]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39_combout ;
wire \tsbALU|out[9]~27_combout ;
wire \ALU0|Add0~18_combout ;
wire \tsbALU|out[9]~28_combout ;
wire \tsbALU|out[9]~29_combout ;
wire \tsbPC|out[9]~61_combout ;
wire \RAM0|regMDR|Q~20_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37_combout ;
wire \RAM0|regMDR|Q~21_combout ;
wire \tsbPC|out[9]~35_combout ;
wire \tsbPC|out[9]~36_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~10_combout ;
wire \IR0|IRreg|Q[9]~feeder_combout ;
wire \FSM0|Selector23~2_combout ;
wire \RegFile0|wSelDec|Decoder0~7_combout ;
wire \RegFile0|regFileRegs[3].regs|Q[15]~0_combout ;
wire \RegFile0|out1|Mux15~2_combout ;
wire \RegFile0|out1|Mux15~3_combout ;
wire \RegFile0|out1|Mux15~0_combout ;
wire \RegFile0|out1|Mux15~1_combout ;
wire \RegFile0|out1|Mux15~4_combout ;
wire \EAB0|addr1[0]~0_combout ;
wire \EAB0|EABOut[0]~0_combout ;
wire \PC0|PC[0]~5_combout ;
wire \PC0|PCInc[1]~15_combout ;
wire \PC0|PC[1]~7_combout ;
wire \PC0|PC[1]~8_combout ;
wire \PC0|regPC|Q~2_combout ;
wire \EAB0|addr1[1]~1_combout ;
wire \EAB0|EABOut[1]~2_combout ;
wire \MARMUX0|MARMUXOut[1]~1_combout ;
wire \memDataExt[1]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \RAM0|regMDR|Q~4_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \RAM0|regMDR|Q~5_combout ;
wire \tsbPC|out[1]~19_combout ;
wire \tsbALU|out[1]~3_combout ;
wire \ALU0|Add0~2_combout ;
wire \tsbALU|out[1]~4_combout ;
wire \tsbALU|out[1]~5_combout ;
wire \tsbPC|out[1]~20_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~2_combout ;
wire \memDataExt[15]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63_combout ;
wire \tsbPC|out[15]~60_combout ;
wire \RAM0|regMDR|Q~32_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61_combout ;
wire \RAM0|regMDR|Q~33_combout ;
wire \RegFile0|regFileRegs[1].regs|Q[15]~feeder_combout ;
wire \RegFile0|out1|Mux0~2_combout ;
wire \RegFile0|out1|Mux0~3_combout ;
wire \RegFile0|out1|Mux0~0_combout ;
wire \RegFile0|out1|Mux0~1_combout ;
wire \RegFile0|out1|Mux0~4_combout ;
wire \EAB0|addr1[15]~15_combout ;
wire \RegFile0|out1|Mux1~0_combout ;
wire \RegFile0|out1|Mux1~1_combout ;
wire \RegFile0|out1|Mux1~2_combout ;
wire \RegFile0|regFileRegs[2].regs|Q[14]~feeder_combout ;
wire \RegFile0|out1|Mux1~3_combout ;
wire \RegFile0|out1|Mux1~4_combout ;
wire \EAB0|addr1[14]~14_combout ;
wire \PC0|regPC|Q~14_combout ;
wire \RegFile0|out1|Mux2~0_combout ;
wire \RegFile0|out1|Mux2~1_combout ;
wire \RegFile0|out1|Mux2~2_combout ;
wire \RegFile0|out1|Mux2~3_combout ;
wire \RegFile0|out1|Mux2~4_combout ;
wire \EAB0|addr1[13]~13_combout ;
wire \PC0|PCInc[10]~34 ;
wire \PC0|PCInc[11]~35_combout ;
wire \EAB0|EABOut[10]~21 ;
wire \EAB0|EABOut[11]~22_combout ;
wire \PC0|PC[11]~27_combout ;
wire \PC0|PC[11]~37_combout ;
wire \PC0|regPC|Q~12_combout ;
wire \RegFile0|out1|Mux4~0_combout ;
wire \RegFile0|out1|Mux4~1_combout ;
wire \RegFile0|out1|Mux4~2_combout ;
wire \RegFile0|out1|Mux4~3_combout ;
wire \RegFile0|out1|Mux4~4_combout ;
wire \EAB0|addr1[11]~11_combout ;
wire \EAB0|EABOut[11]~23 ;
wire \EAB0|EABOut[12]~25 ;
wire \EAB0|EABOut[13]~27 ;
wire \EAB0|EABOut[14]~29 ;
wire \EAB0|EABOut[15]~30_combout ;
wire \PC0|PCInc[14]~42 ;
wire \PC0|PCInc[15]~43_combout ;
wire \PC0|PC[15]~34_combout ;
wire \PC0|PC[15]~35_combout ;
wire \PC0|regPC|Q~16_combout ;
wire \tsbPC|out[15]~55_combout ;
wire \tsbPC|out[15]~56_combout ;
wire \tsbPC|out[15]~52_combout ;
wire \ALURb|SR2MUXOut[15]~92_combout ;
wire \ALURb|SR2MUXOut[15]~93_combout ;
wire \ALURb|SR2MUXOut[15]~90_combout ;
wire \ALURb|SR2MUXOut[15]~91_combout ;
wire \ALURb|SR2MUXOut[15]~94_combout ;
wire \ALURb|SR2MUXOut[15]~95_combout ;
wire \tsbPC|out[15]~53_combout ;
wire \ALURb|SR2MUXOut[14]~86_combout ;
wire \ALURb|SR2MUXOut[14]~87_combout ;
wire \ALURb|SR2MUXOut[14]~84_combout ;
wire \ALURb|SR2MUXOut[14]~85_combout ;
wire \ALURb|SR2MUXOut[14]~88_combout ;
wire \ALURb|SR2MUXOut[14]~89_combout ;
wire \ALURb|SR2MUXOut[13]~80_combout ;
wire \ALURb|SR2MUXOut[13]~81_combout ;
wire \ALURb|SR2MUXOut[13]~78_combout ;
wire \ALURb|SR2MUXOut[13]~79_combout ;
wire \ALURb|SR2MUXOut[13]~82_combout ;
wire \ALURb|SR2MUXOut[13]~83_combout ;
wire \ALURb|SR2MUXOut[12]~72_combout ;
wire \ALURb|SR2MUXOut[12]~73_combout ;
wire \ALURb|SR2MUXOut[12]~74_combout ;
wire \RegFile0|regFileRegs[2].regs|Q[12]~feeder_combout ;
wire \ALURb|SR2MUXOut[12]~75_combout ;
wire \ALURb|SR2MUXOut[12]~76_combout ;
wire \ALURb|SR2MUXOut[12]~77_combout ;
wire \ALURb|SR2MUXOut[11]~68_combout ;
wire \ALURb|SR2MUXOut[11]~69_combout ;
wire \ALURb|SR2MUXOut[11]~66_combout ;
wire \ALURb|SR2MUXOut[11]~67_combout ;
wire \ALURb|SR2MUXOut[11]~70_combout ;
wire \ALURb|SR2MUXOut[11]~71_combout ;
wire \ALU0|Add0~21 ;
wire \ALU0|Add0~23 ;
wire \ALU0|Add0~25 ;
wire \ALU0|Add0~27 ;
wire \ALU0|Add0~29 ;
wire \ALU0|Add0~30_combout ;
wire \tsbPC|out[15]~54_combout ;
wire \tsbPC|out[15]~57_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~16_combout ;
wire \RAM0|regMDR|Q[6]~0_combout ;
wire \RAM0|regMDR|Q~24_combout ;
wire \memDataExt[11]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45_combout ;
wire \RAM0|regMDR|Q~25_combout ;
wire \tsbPC|out[11]~39_combout ;
wire \tsbMARMUX|out[11]~4_combout ;
wire \tsbALU|out[11]~33_combout ;
wire \ALU0|Add0~22_combout ;
wire \tsbALU|out[11]~34_combout ;
wire \tsbALU|out[11]~35_combout ;
wire \tsbPC|out[11]~40_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~12_combout ;
wire \IR0|IRreg|Q[11]~feeder_combout ;
wire \FSM0|Selector21~0_combout ;
wire \RegFile0|wSelDec|Decoder0~3_combout ;
wire \RegFile0|regFileRegs[7].regs|Q[12]~0_combout ;
wire \RegFile0|out1|Mux3~0_combout ;
wire \RegFile0|out1|Mux3~1_combout ;
wire \RegFile0|out1|Mux3~2_combout ;
wire \RegFile0|out1|Mux3~3_combout ;
wire \RegFile0|out1|Mux3~4_combout ;
wire \EAB0|addr1[12]~12_combout ;
wire \EAB0|EABOut[12]~24_combout ;
wire \PC0|PCInc[11]~36 ;
wire \PC0|PCInc[12]~37_combout ;
wire \PC0|PC[12]~28_combout ;
wire \PC0|PC[12]~29_combout ;
wire \PC0|PCInc[12]~38 ;
wire \PC0|PCInc[13]~39_combout ;
wire \EAB0|EABOut[13]~26_combout ;
wire \PC0|PC[13]~30_combout ;
wire \PC0|PC[13]~31_combout ;
wire \PC0|PCInc[13]~40 ;
wire \PC0|PCInc[14]~41_combout ;
wire \EAB0|EABOut[14]~28_combout ;
wire \PC0|PC[14]~32_combout ;
wire \PC0|PC[14]~33_combout ;
wire \PC0|regPC|Q~15_combout ;
wire \memDataExt[14]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57_combout ;
wire \tsbPC|out[14]~73_combout ;
wire \RAM0|regMDR|Q~30_combout ;
wire \RAM0|regMDR|Q~31_combout ;
wire \tsbPC|out[14]~49_combout ;
wire \tsbPC|out[14]~50_combout ;
wire \tsbPC|out[14]~46_combout ;
wire \tsbPC|out[14]~47_combout ;
wire \ALU0|Add0~28_combout ;
wire \tsbPC|out[14]~48_combout ;
wire \tsbPC|out[14]~51_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~15_combout ;
wire \FSM0|Selector29~0_combout ;
wire \FSM0|Selector29~1_combout ;
wire \FSM0|FSM_next[0]~2_combout ;
wire \FSM0|FSM_next[0]~1_combout ;
wire \FSM0|FSM_next[0]~3_combout ;
wire \FSM0|FSM_next[0]~5_combout ;
wire \FSM0|Selector14~0_combout ;
wire \FSM0|gateMARMUX~q ;
wire \memDataExt[12]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49_combout ;
wire \tsbPC|out[12]~71_combout ;
wire \RAM0|regMDR|Q~26_combout ;
wire \RAM0|regMDR|Q~27_combout ;
wire \tsbPC|out[12]~41_combout ;
wire \MARMUX0|MARMUXOut[12]~12_combout ;
wire \ALU0|Add0~24_combout ;
wire \tsbALU|out[12]~36_combout ;
wire \tsbALU|out[12]~37_combout ;
wire \tsbALU|out[12]~38_combout ;
wire \tsbPC|out[12]~42_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~13_combout ;
wire \FSM0|Selector31~0_combout ;
wire \FSM0|Selector31~1_combout ;
wire \FSM0|FSM_next[0]~6_combout ;
wire \FSM0|Selector28~0_combout ;
wire \FSM0|Selector27~0_combout ;
wire \FSM0|Selector27~0_wirecell_combout ;
wire \FSM0|FSM_state[5]~feeder_combout ;
wire \FSM0|Selector13~0_combout ;
wire \FSM0|gateMDR~1_combout ;
wire \FSM0|gateMDR~2_combout ;
wire \FSM0|gateMDR~q ;
wire \tsbPC|out[0]~18_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~9_combout ;
wire \IR0|IRreg|Q[8]~feeder_combout ;
wire \FSM0|Selector15~0_combout ;
wire \ALU0|ALUOut[13]~1_combout ;
wire \memDataExt[13]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55_combout ;
wire \tsbPC|out[13]~72_combout ;
wire \RAM0|regMDR|Q~28_combout ;
wire \RAM0|regMDR|Q~29_combout ;
wire \tsbPC|out[13]~43_combout ;
wire \tsbPC|out[13]~44_combout ;
wire \tsbALU|out[13]~39_combout ;
wire \ALU0|Add0~26_combout ;
wire \tsbALU|out[13]~40_combout ;
wire \tsbPC|out[13]~45_combout ;
wire \RegFile0|regFileRegs[0].regs|Q~14_combout ;
wire \FSM0|Selector30~0_combout ;
wire \FSM0|FSM_next[1]~0_combout ;
wire \FSM0|FSM_state[1]~0_combout ;
wire \FSM0|Selector1~0_combout ;
wire \FSM0|gatePC~feeder_combout ;
wire \FSM0|gatePC~q ;
wire \memDataExt[0]~input_o ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \RAM0|regMDR|Q~2_combout ;
wire \RAM0|regMDR|Q~3_combout ;
wire \tsbPC|out[0]~16_combout ;
wire \MARMUX0|MARMUXOut[0]~0_combout ;
wire \ALU0|Add0~0_combout ;
wire \tsbALU|out[0]~1_combout ;
wire \tsbALU|out[0]~0_combout ;
wire \tsbALU|out[0]~2_combout ;
wire \tsbPC|out[0]~17_combout ;
wire \tsbPC|out[10]~58_combout ;
wire \tsbPC|out[11]~59_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76_combout ;
wire \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79_combout ;
wire \regSelExt[1]~input_o ;
wire \regSelExt[0]~input_o ;
wire \RegFile0|outExt|Mux15~2_combout ;
wire \RegFile0|outExt|Mux15~3_combout ;
wire \RegFile0|outExt|Mux15~0_combout ;
wire \RegFile0|outExt|Mux15~1_combout ;
wire \regSelExt[2]~input_o ;
wire \RegFile0|outExt|Mux15~4_combout ;
wire \RegFile0|outExt|Mux14~2_combout ;
wire \RegFile0|outExt|Mux14~3_combout ;
wire \RegFile0|outExt|Mux14~0_combout ;
wire \RegFile0|outExt|Mux14~1_combout ;
wire \RegFile0|outExt|Mux14~4_combout ;
wire \RegFile0|outExt|Mux13~2_combout ;
wire \RegFile0|outExt|Mux13~3_combout ;
wire \RegFile0|outExt|Mux13~0_combout ;
wire \RegFile0|outExt|Mux13~1_combout ;
wire \RegFile0|outExt|Mux13~4_combout ;
wire \RegFile0|outExt|Mux12~2_combout ;
wire \RegFile0|outExt|Mux12~3_combout ;
wire \RegFile0|outExt|Mux12~0_combout ;
wire \RegFile0|outExt|Mux12~1_combout ;
wire \RegFile0|outExt|Mux12~4_combout ;
wire \RegFile0|outExt|Mux11~2_combout ;
wire \RegFile0|outExt|Mux11~3_combout ;
wire \RegFile0|outExt|Mux11~0_combout ;
wire \RegFile0|outExt|Mux11~1_combout ;
wire \RegFile0|outExt|Mux11~4_combout ;
wire \RegFile0|outExt|Mux10~0_combout ;
wire \RegFile0|outExt|Mux10~1_combout ;
wire \RegFile0|outExt|Mux10~2_combout ;
wire \RegFile0|outExt|Mux10~3_combout ;
wire \RegFile0|outExt|Mux10~4_combout ;
wire \RegFile0|outExt|Mux9~0_combout ;
wire \RegFile0|outExt|Mux9~1_combout ;
wire \RegFile0|outExt|Mux9~2_combout ;
wire \RegFile0|outExt|Mux9~3_combout ;
wire \RegFile0|outExt|Mux9~4_combout ;
wire \RegFile0|outExt|Mux8~0_combout ;
wire \RegFile0|outExt|Mux8~1_combout ;
wire \RegFile0|outExt|Mux8~2_combout ;
wire \RegFile0|outExt|Mux8~3_combout ;
wire \RegFile0|outExt|Mux8~4_combout ;
wire \RegFile0|outExt|Mux7~2_combout ;
wire \RegFile0|outExt|Mux7~3_combout ;
wire \RegFile0|outExt|Mux7~0_combout ;
wire \RegFile0|outExt|Mux7~1_combout ;
wire \RegFile0|outExt|Mux7~4_combout ;
wire \RegFile0|outExt|Mux6~2_combout ;
wire \RegFile0|outExt|Mux6~3_combout ;
wire \RegFile0|outExt|Mux6~0_combout ;
wire \RegFile0|outExt|Mux6~1_combout ;
wire \RegFile0|outExt|Mux6~4_combout ;
wire \RegFile0|outExt|Mux5~0_combout ;
wire \RegFile0|outExt|Mux5~1_combout ;
wire \RegFile0|outExt|Mux5~2_combout ;
wire \RegFile0|outExt|Mux5~3_combout ;
wire \RegFile0|outExt|Mux5~4_combout ;
wire \RegFile0|outExt|Mux4~0_combout ;
wire \RegFile0|outExt|Mux4~1_combout ;
wire \RegFile0|outExt|Mux4~2_combout ;
wire \RegFile0|outExt|Mux4~3_combout ;
wire \RegFile0|outExt|Mux4~4_combout ;
wire \RegFile0|outExt|Mux3~0_combout ;
wire \RegFile0|outExt|Mux3~1_combout ;
wire \RegFile0|outExt|Mux3~2_combout ;
wire \RegFile0|outExt|Mux3~3_combout ;
wire \RegFile0|outExt|Mux3~4_combout ;
wire \RegFile0|outExt|Mux2~2_combout ;
wire \RegFile0|outExt|Mux2~3_combout ;
wire \RegFile0|outExt|Mux2~0_combout ;
wire \RegFile0|outExt|Mux2~1_combout ;
wire \RegFile0|outExt|Mux2~4_combout ;
wire \RegFile0|outExt|Mux1~2_combout ;
wire \RegFile0|outExt|Mux1~3_combout ;
wire \RegFile0|outExt|Mux1~0_combout ;
wire \RegFile0|outExt|Mux1~1_combout ;
wire \RegFile0|outExt|Mux1~4_combout ;
wire \RegFile0|outExt|Mux0~2_combout ;
wire \RegFile0|outExt|Mux0~3_combout ;
wire \RegFile0|outExt|Mux0~0_combout ;
wire \RegFile0|outExt|Mux0~1_combout ;
wire \RegFile0|outExt|Mux0~4_combout ;
wire \MARMUX0|MARMUXOut[7]~7_combout ;
wire \MARMUX0|MARMUXOut[8]~8_combout ;
wire \MARMUX0|MARMUXOut[9]~9_combout ;
wire \MARMUX0|MARMUXOut[10]~10_combout ;
wire \MARMUX0|MARMUXOut[11]~11_combout ;
wire \MARMUX0|MARMUXOut[13]~13_combout ;
wire \MARMUX0|MARMUXOut[14]~14_combout ;
wire \MARMUX0|MARMUXOut[15]~15_combout ;
wire \NZP0|NVal~0_combout ;
wire \NZP0|NVal~q ;
wire \NZP0|Equal0~8_combout ;
wire \NZP0|Equal0~13_combout ;
wire \NZP0|Equal0~9_combout ;
wire \NZP0|Equal0~10_combout ;
wire \NZP0|Equal0~11_combout ;
wire \NZP0|Equal0~12_combout ;
wire \NZP0|ZVal~3_combout ;
wire \NZP0|ZVal~2_combout ;
wire \NZP0|ZVal~q ;
wire \NZP0|PVal~2_combout ;
wire \NZP0|PVal~q ;
wire [1:0] \FSM0|selADDR2MUX ;
wire [15:0] \RegFile0|regFileRegs[6].regs|Q ;
wire [1:0] \FSM0|dALUK ;
wire [15:0] \RAM0|regMDR|Q ;
wire [5:0] \FSM0|FSM_next ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w ;
wire [15:0] \PC0|PCInc ;
wire [1:0] \FSM0|selPCMUX ;
wire [15:0] \RegFile0|regFileRegs[5].regs|Q ;
wire [2:0] \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b ;
wire [15:0] \RegFile0|regFileRegs[4].regs|Q ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w ;
wire [15:0] \RegFile0|regFileRegs[7].regs|Q ;
wire [15:0] \RegFile0|regFileRegs[2].regs|Q ;
wire [15:0] \RegFile0|regFileRegs[1].regs|Q ;
wire [15:0] \RegFile0|regFileRegs[0].regs|Q ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w ;
wire [15:0] \RegFile0|regFileRegs[3].regs|Q ;
wire [15:0] \PC0|regPC|Q ;
wire [15:0] \IR0|IRreg|Q ;
wire [2:0] \FSM0|dSR1 ;
wire [5:0] \FSM0|FSM_state ;
wire [15:0] \RAM0|regMAR|Q ;
wire [2:0] \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w ;
wire [3:0] \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w ;
wire [2:0] \FSM0|dSR2 ;
wire [2:0] \FSM0|dDR ;
wire [2:0] \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \PC0|PC ;

wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \BUS[0]~output (
	.i(\tsbPC|out[0]~17_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[0]~output .bus_hold = "false";
defparam \BUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \BUS[1]~output (
	.i(\tsbPC|out[1]~20_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[1]~output .bus_hold = "false";
defparam \BUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \BUS[2]~output (
	.i(\tsbPC|out[2]~22_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[2]~output .bus_hold = "false";
defparam \BUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \BUS[3]~output (
	.i(\tsbPC|out[3]~24_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[3]~output .bus_hold = "false";
defparam \BUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \BUS[4]~output (
	.i(\tsbPC|out[4]~26_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[4]~output .bus_hold = "false";
defparam \BUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \BUS[5]~output (
	.i(\tsbPC|out[5]~28_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[5]~output .bus_hold = "false";
defparam \BUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \BUS[6]~output (
	.i(\tsbPC|out[6]~30_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[6]~output .bus_hold = "false";
defparam \BUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \BUS[7]~output (
	.i(\tsbPC|out[7]~32_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[7]~output .bus_hold = "false";
defparam \BUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \BUS[8]~output (
	.i(\tsbPC|out[8]~34_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[8]~output .bus_hold = "false";
defparam \BUS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \BUS[9]~output (
	.i(\tsbPC|out[9]~36_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[9]~output .bus_hold = "false";
defparam \BUS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \BUS[10]~output (
	.i(\tsbPC|out[10]~58_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[10]~output .bus_hold = "false";
defparam \BUS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \BUS[11]~output (
	.i(\tsbPC|out[11]~59_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[11]~output .bus_hold = "false";
defparam \BUS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \BUS[12]~output (
	.i(\tsbPC|out[12]~42_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[12]~output .bus_hold = "false";
defparam \BUS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \BUS[13]~output (
	.i(\tsbPC|out[13]~45_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[13]~output .bus_hold = "false";
defparam \BUS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \BUS[14]~output (
	.i(\tsbPC|out[14]~51_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[14]~output .bus_hold = "false";
defparam \BUS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \BUS[15]~output (
	.i(\tsbPC|out[15]~57_combout ),
	.oe(\tsbPC|out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[15]~output .bus_hold = "false";
defparam \BUS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \memOutExt[0]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[0]~output .bus_hold = "false";
defparam \memOutExt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \memOutExt[1]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[1]~output .bus_hold = "false";
defparam \memOutExt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \memOutExt[2]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[2]~output .bus_hold = "false";
defparam \memOutExt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \memOutExt[3]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[3]~output .bus_hold = "false";
defparam \memOutExt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \memOutExt[4]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[4]~output .bus_hold = "false";
defparam \memOutExt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \memOutExt[5]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[5]~output .bus_hold = "false";
defparam \memOutExt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \memOutExt[6]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[6]~output .bus_hold = "false";
defparam \memOutExt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \memOutExt[7]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[7]~output .bus_hold = "false";
defparam \memOutExt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \memOutExt[8]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[8]~output .bus_hold = "false";
defparam \memOutExt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \memOutExt[9]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[9]~output .bus_hold = "false";
defparam \memOutExt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \memOutExt[10]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[10]~output .bus_hold = "false";
defparam \memOutExt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \memOutExt[11]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[11]~output .bus_hold = "false";
defparam \memOutExt[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \memOutExt[12]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[12]~output .bus_hold = "false";
defparam \memOutExt[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \memOutExt[13]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[13]~output .bus_hold = "false";
defparam \memOutExt[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \memOutExt[14]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[14]~output .bus_hold = "false";
defparam \memOutExt[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \memOutExt[15]~output (
	.i(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOutExt[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOutExt[15]~output .bus_hold = "false";
defparam \memOutExt[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \regOutExt[0]~output (
	.i(\RegFile0|outExt|Mux15~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[0]~output .bus_hold = "false";
defparam \regOutExt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \regOutExt[1]~output (
	.i(\RegFile0|outExt|Mux14~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[1]~output .bus_hold = "false";
defparam \regOutExt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \regOutExt[2]~output (
	.i(\RegFile0|outExt|Mux13~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[2]~output .bus_hold = "false";
defparam \regOutExt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \regOutExt[3]~output (
	.i(\RegFile0|outExt|Mux12~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[3]~output .bus_hold = "false";
defparam \regOutExt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \regOutExt[4]~output (
	.i(\RegFile0|outExt|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[4]~output .bus_hold = "false";
defparam \regOutExt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \regOutExt[5]~output (
	.i(\RegFile0|outExt|Mux10~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[5]~output .bus_hold = "false";
defparam \regOutExt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \regOutExt[6]~output (
	.i(\RegFile0|outExt|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[6]~output .bus_hold = "false";
defparam \regOutExt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \regOutExt[7]~output (
	.i(\RegFile0|outExt|Mux8~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[7]~output .bus_hold = "false";
defparam \regOutExt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \regOutExt[8]~output (
	.i(\RegFile0|outExt|Mux7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[8]~output .bus_hold = "false";
defparam \regOutExt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \regOutExt[9]~output (
	.i(\RegFile0|outExt|Mux6~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[9]~output .bus_hold = "false";
defparam \regOutExt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \regOutExt[10]~output (
	.i(\RegFile0|outExt|Mux5~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[10]~output .bus_hold = "false";
defparam \regOutExt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \regOutExt[11]~output (
	.i(\RegFile0|outExt|Mux4~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[11]~output .bus_hold = "false";
defparam \regOutExt[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \regOutExt[12]~output (
	.i(\RegFile0|outExt|Mux3~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[12]~output .bus_hold = "false";
defparam \regOutExt[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \regOutExt[13]~output (
	.i(\RegFile0|outExt|Mux2~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[13]~output .bus_hold = "false";
defparam \regOutExt[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \regOutExt[14]~output (
	.i(\RegFile0|outExt|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[14]~output .bus_hold = "false";
defparam \regOutExt[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \regOutExt[15]~output (
	.i(\RegFile0|outExt|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regOutExt[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \regOutExt[15]~output .bus_hold = "false";
defparam \regOutExt[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \PCOut[0]~output (
	.i(\PC0|regPC|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[0]~output .bus_hold = "false";
defparam \PCOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \PCOut[1]~output (
	.i(\PC0|regPC|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[1]~output .bus_hold = "false";
defparam \PCOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \PCOut[2]~output (
	.i(\PC0|regPC|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[2]~output .bus_hold = "false";
defparam \PCOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \PCOut[3]~output (
	.i(\PC0|regPC|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[3]~output .bus_hold = "false";
defparam \PCOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \PCOut[4]~output (
	.i(\PC0|regPC|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[4]~output .bus_hold = "false";
defparam \PCOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \PCOut[5]~output (
	.i(\PC0|regPC|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[5]~output .bus_hold = "false";
defparam \PCOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \PCOut[6]~output (
	.i(\PC0|regPC|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[6]~output .bus_hold = "false";
defparam \PCOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \PCOut[7]~output (
	.i(\PC0|regPC|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[7]~output .bus_hold = "false";
defparam \PCOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \PCOut[8]~output (
	.i(\PC0|regPC|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[8]~output .bus_hold = "false";
defparam \PCOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \PCOut[9]~output (
	.i(\PC0|regPC|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[9]~output .bus_hold = "false";
defparam \PCOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \PCOut[10]~output (
	.i(\PC0|regPC|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[10]~output .bus_hold = "false";
defparam \PCOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \PCOut[11]~output (
	.i(\PC0|regPC|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[11]~output .bus_hold = "false";
defparam \PCOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \PCOut[12]~output (
	.i(\PC0|regPC|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[12]~output .bus_hold = "false";
defparam \PCOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \PCOut[13]~output (
	.i(\PC0|regPC|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[13]~output .bus_hold = "false";
defparam \PCOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \PCOut[14]~output (
	.i(\PC0|regPC|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[14]~output .bus_hold = "false";
defparam \PCOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \PCOut[15]~output (
	.i(\PC0|regPC|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCOut[15]~output .bus_hold = "false";
defparam \PCOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \IROut[0]~output (
	.i(\IR0|IRreg|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[0]~output .bus_hold = "false";
defparam \IROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \IROut[1]~output (
	.i(\IR0|IRreg|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[1]~output .bus_hold = "false";
defparam \IROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \IROut[2]~output (
	.i(\IR0|IRreg|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[2]~output .bus_hold = "false";
defparam \IROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \IROut[3]~output (
	.i(\IR0|IRreg|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[3]~output .bus_hold = "false";
defparam \IROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \IROut[4]~output (
	.i(\IR0|IRreg|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[4]~output .bus_hold = "false";
defparam \IROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \IROut[5]~output (
	.i(\IR0|IRreg|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[5]~output .bus_hold = "false";
defparam \IROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \IROut[6]~output (
	.i(\IR0|IRreg|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[6]~output .bus_hold = "false";
defparam \IROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \IROut[7]~output (
	.i(\IR0|IRreg|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[7]~output .bus_hold = "false";
defparam \IROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \IROut[8]~output (
	.i(\IR0|IRreg|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[8]~output .bus_hold = "false";
defparam \IROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \IROut[9]~output (
	.i(\IR0|IRreg|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[9]~output .bus_hold = "false";
defparam \IROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \IROut[10]~output (
	.i(\IR0|IRreg|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[10]~output .bus_hold = "false";
defparam \IROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \IROut[11]~output (
	.i(\IR0|IRreg|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[11]~output .bus_hold = "false";
defparam \IROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \IROut[12]~output (
	.i(\IR0|IRreg|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[12]~output .bus_hold = "false";
defparam \IROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \IROut[13]~output (
	.i(\IR0|IRreg|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[13]~output .bus_hold = "false";
defparam \IROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \IROut[14]~output (
	.i(\IR0|IRreg|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[14]~output .bus_hold = "false";
defparam \IROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \IROut[15]~output (
	.i(\IR0|IRreg|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROut[15]~output .bus_hold = "false";
defparam \IROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \MARMUXOut[0]~output (
	.i(\MARMUX0|MARMUXOut[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[0]~output .bus_hold = "false";
defparam \MARMUXOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \MARMUXOut[1]~output (
	.i(\MARMUX0|MARMUXOut[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[1]~output .bus_hold = "false";
defparam \MARMUXOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \MARMUXOut[2]~output (
	.i(\MARMUX0|MARMUXOut[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[2]~output .bus_hold = "false";
defparam \MARMUXOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \MARMUXOut[3]~output (
	.i(\MARMUX0|MARMUXOut[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[3]~output .bus_hold = "false";
defparam \MARMUXOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \MARMUXOut[4]~output (
	.i(\MARMUX0|MARMUXOut[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[4]~output .bus_hold = "false";
defparam \MARMUXOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \MARMUXOut[5]~output (
	.i(\MARMUX0|MARMUXOut[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[5]~output .bus_hold = "false";
defparam \MARMUXOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \MARMUXOut[6]~output (
	.i(\MARMUX0|MARMUXOut[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[6]~output .bus_hold = "false";
defparam \MARMUXOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \MARMUXOut[7]~output (
	.i(\MARMUX0|MARMUXOut[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[7]~output .bus_hold = "false";
defparam \MARMUXOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \MARMUXOut[8]~output (
	.i(\MARMUX0|MARMUXOut[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[8]~output .bus_hold = "false";
defparam \MARMUXOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \MARMUXOut[9]~output (
	.i(\MARMUX0|MARMUXOut[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[9]~output .bus_hold = "false";
defparam \MARMUXOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \MARMUXOut[10]~output (
	.i(\MARMUX0|MARMUXOut[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[10]~output .bus_hold = "false";
defparam \MARMUXOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \MARMUXOut[11]~output (
	.i(\MARMUX0|MARMUXOut[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[11]~output .bus_hold = "false";
defparam \MARMUXOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \MARMUXOut[12]~output (
	.i(\MARMUX0|MARMUXOut[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[12]~output .bus_hold = "false";
defparam \MARMUXOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \MARMUXOut[13]~output (
	.i(\MARMUX0|MARMUXOut[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[13]~output .bus_hold = "false";
defparam \MARMUXOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \MARMUXOut[14]~output (
	.i(\MARMUX0|MARMUXOut[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[14]~output .bus_hold = "false";
defparam \MARMUXOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \MARMUXOut[15]~output (
	.i(\MARMUX0|MARMUXOut[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXOut[15]~output .bus_hold = "false";
defparam \MARMUXOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \NVal~output (
	.i(\NZP0|NVal~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NVal~output_o ),
	.obar());
// synopsys translate_off
defparam \NVal~output .bus_hold = "false";
defparam \NVal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \ZVal~output (
	.i(\NZP0|ZVal~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZVal~output_o ),
	.obar());
// synopsys translate_off
defparam \ZVal~output .bus_hold = "false";
defparam \ZVal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PVal~output (
	.i(\NZP0|PVal~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PVal~output_o ),
	.obar());
// synopsys translate_off
defparam \PVal~output .bus_hold = "false";
defparam \PVal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FSM_state[0]~output (
	.i(\FSM0|FSM_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[0]~output .bus_hold = "false";
defparam \FSM_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \FSM_state[1]~output (
	.i(!\FSM0|FSM_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[1]~output .bus_hold = "false";
defparam \FSM_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FSM_state[2]~output (
	.i(\FSM0|FSM_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[2]~output .bus_hold = "false";
defparam \FSM_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FSM_state[3]~output (
	.i(\FSM0|FSM_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[3]~output .bus_hold = "false";
defparam \FSM_state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FSM_state[4]~output (
	.i(!\FSM0|FSM_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[4]~output .bus_hold = "false";
defparam \FSM_state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FSM_state[5]~output (
	.i(\FSM0|FSM_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_state[5]~output .bus_hold = "false";
defparam \FSM_state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \FSM0|Selector8~0 (
// Equation(s):
// \FSM0|Selector8~0_combout  = (!\FSM0|FSM_state [1] & (!\FSM0|FSM_state [0] & (\FSM0|FSM_state [2] & \FSM0|FSM_state [3])))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [2]),
	.datad(\FSM0|FSM_state [3]),
	.cin(gnd),
	.combout(\FSM0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector8~0 .lut_mask = 16'h1000;
defparam \FSM0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \FSM0|selADDR2MUX[1]~feeder (
// Equation(s):
// \FSM0|selADDR2MUX[1]~feeder_combout  = \FSM0|Selector8~0_combout 

	.dataa(gnd),
	.datab(\FSM0|Selector8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM0|selADDR2MUX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selADDR2MUX[1]~feeder .lut_mask = 16'hCCCC;
defparam \FSM0|selADDR2MUX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \FSM0|FSM_next[4]~8 (
// Equation(s):
// \FSM0|FSM_next[4]~8_combout  = (\FSM0|FSM_state [0] & (((!\FSM0|FSM_state [4]) # (!\FSM0|FSM_state [1])))) # (!\FSM0|FSM_state [0] & ((\FSM0|FSM_state [4]) # ((!\FSM0|FSM_state [3] & \FSM0|FSM_state [1]))))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [1]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[4]~8 .lut_mask = 16'h3FDC;
defparam \FSM0|FSM_next[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \FSM0|FSM_next[4]~9 (
// Equation(s):
// \FSM0|FSM_next[4]~9_combout  = (\FSM0|FSM_state [4] & (\FSM0|FSM_next[4]~8_combout  $ (((\FSM0|FSM_state [2] & \FSM0|FSM_state [3]))))) # (!\FSM0|FSM_state [4] & ((\FSM0|FSM_next[4]~8_combout ) # (\FSM0|FSM_state [2] $ (\FSM0|FSM_state [3]))))

	.dataa(\FSM0|FSM_state [2]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_next[4]~8_combout ),
	.cin(gnd),
	.combout(\FSM0|FSM_next[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[4]~9 .lut_mask = 16'h7F92;
defparam \FSM0|FSM_next[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \FSM0|Selector12~0 (
// Equation(s):
// \FSM0|Selector12~0_combout  = (!\FSM0|FSM_state [3] & !\FSM0|FSM_state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector12~0 .lut_mask = 16'h000F;
defparam \FSM0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \FSM0|Selector8~1 (
// Equation(s):
// \FSM0|Selector8~1_combout  = (!\FSM0|FSM_state [0] & !\FSM0|FSM_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [0]),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector8~1 .lut_mask = 16'h000F;
defparam \FSM0|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \FSM0|FSM_next[0]~4 (
// Equation(s):
// \FSM0|FSM_next[0]~4_combout  = (\FSM0|FSM_state [5] & (((\FSM0|Selector8~1_combout ) # (!\FSM0|FSM_state [4])) # (!\FSM0|Selector12~0_combout )))

	.dataa(\FSM0|Selector12~0_combout ),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|Selector8~1_combout ),
	.datad(\FSM0|FSM_state [5]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~4 .lut_mask = 16'hF700;
defparam \FSM0|FSM_next[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \FSM0|FSM_next[4]~7 (
// Equation(s):
// \FSM0|FSM_next[4]~7_combout  = (!\FSM0|FSM_next[0]~4_combout  & ((\FSM0|FSM_state [5]) # (!\FSM0|FSM_next[4]~9_combout )))

	.dataa(gnd),
	.datab(\FSM0|FSM_state [5]),
	.datac(\FSM0|FSM_next[4]~9_combout ),
	.datad(\FSM0|FSM_next[0]~4_combout ),
	.cin(gnd),
	.combout(\FSM0|FSM_next[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[4]~7 .lut_mask = 16'h00CF;
defparam \FSM0|FSM_next[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \FSM0|FSM_next[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(gnd),
	.ena(\FSM0|FSM_next[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[4] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \FSM0|FSM_state[4]~1 (
// Equation(s):
// \FSM0|FSM_state[4]~1_combout  = !\FSM0|FSM_next [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|FSM_next [4]),
	.cin(gnd),
	.combout(\FSM0|FSM_state[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_state[4]~1 .lut_mask = 16'h00FF;
defparam \FSM0|FSM_state[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N25
dffeas \FSM0|FSM_state[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM0|FSM_state[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[4] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \FSM0|selADDR1MUX~0 (
// Equation(s):
// \FSM0|selADDR1MUX~0_combout  = (\FSM0|FSM_state [1] & (\FSM0|FSM_state [0] & ((!\FSM0|FSM_state [3]) # (!\FSM0|FSM_state [2])))) # (!\FSM0|FSM_state [1] & (!\FSM0|FSM_state [2] & (!\FSM0|FSM_state [3] & !\FSM0|FSM_state [0])))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [2]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|selADDR1MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selADDR1MUX~0 .lut_mask = 16'h2A01;
defparam \FSM0|selADDR1MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \FSM0|selADDR1MUX~1 (
// Equation(s):
// \FSM0|selADDR1MUX~1_combout  = ((\FSM0|FSM_state [5]) # (!\FSM0|selADDR1MUX~0_combout )) # (!\FSM0|FSM_state [4])

	.dataa(gnd),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [5]),
	.datad(\FSM0|selADDR1MUX~0_combout ),
	.cin(gnd),
	.combout(\FSM0|selADDR1MUX~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selADDR1MUX~1 .lut_mask = 16'hF3FF;
defparam \FSM0|selADDR1MUX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \FSM0|selADDR2MUX[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|selADDR2MUX[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(!\FSM0|FSM_state [4]),
	.ena(\FSM0|selADDR1MUX~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|selADDR2MUX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|selADDR2MUX[1] .is_wysiwyg = "true";
defparam \FSM0|selADDR2MUX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \FSM0|selPCMUX[0]~feeder (
// Equation(s):
// \FSM0|selPCMUX[0]~feeder_combout  = \FSM0|Selector8~0_combout 

	.dataa(gnd),
	.datab(\FSM0|Selector8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM0|selPCMUX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selPCMUX[0]~feeder .lut_mask = 16'hCCCC;
defparam \FSM0|selPCMUX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \FSM0|selPCMUX[0] (
	.clk(\clk~input_o ),
	.d(\FSM0|selPCMUX[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(\FSM0|FSM_state [4]),
	.ena(\FSM0|selADDR1MUX~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|selPCMUX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|selPCMUX[0] .is_wysiwyg = "true";
defparam \FSM0|selPCMUX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \FSM0|Selector7~0 (
// Equation(s):
// \FSM0|Selector7~0_combout  = (\FSM0|FSM_state [3] & (!\FSM0|FSM_state [0] & (\FSM0|FSM_state [2] & \FSM0|FSM_state [1])))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [2]),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector7~0 .lut_mask = 16'h2000;
defparam \FSM0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \FSM0|selADDR1MUX~feeder (
// Equation(s):
// \FSM0|selADDR1MUX~feeder_combout  = \FSM0|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\FSM0|selADDR1MUX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selADDR1MUX~feeder .lut_mask = 16'hFF00;
defparam \FSM0|selADDR1MUX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \FSM0|selADDR1MUX (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|selADDR1MUX~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(!\FSM0|FSM_state [4]),
	.ena(\FSM0|selADDR1MUX~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|selADDR1MUX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|selADDR1MUX .is_wysiwyg = "true";
defparam \FSM0|selADDR1MUX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \EAB0|addr2[15]~8 (
// Equation(s):
// \EAB0|addr2[15]~8_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [8]),
	.cin(gnd),
	.combout(\EAB0|addr2[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[15]~8 .lut_mask = 16'hF000;
defparam \EAB0|addr2[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \PC0|regPC|Q~13 (
// Equation(s):
// \PC0|regPC|Q~13_combout  = (!\rst~input_o  & \PC0|PC [12])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [12]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~13 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \FSM0|Selector10~0 (
// Equation(s):
// \FSM0|Selector10~0_combout  = (\FSM0|FSM_state [1] & (\FSM0|FSM_state [4] & (\FSM0|FSM_state [3] & \FSM0|FSM_state [2]))) # (!\FSM0|FSM_state [1] & (!\FSM0|FSM_state [4] & (\FSM0|FSM_state [3] $ (!\FSM0|FSM_state [2]))))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector10~0 .lut_mask = 16'h9001;
defparam \FSM0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \FSM0|Selector10~1 (
// Equation(s):
// \FSM0|Selector10~1_combout  = (!\FSM0|FSM_state [0] & \FSM0|Selector10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [0]),
	.datad(\FSM0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector10~1 .lut_mask = 16'h0F00;
defparam \FSM0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \FSM0|gatePC~0 (
// Equation(s):
// \FSM0|gatePC~0_combout  = (\FSM0|FSM_state [5]) # (((!\FSM0|Selector8~1_combout ) # (!\FSM0|Selector12~0_combout )) # (!\FSM0|FSM_state [4]))

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|Selector12~0_combout ),
	.datad(\FSM0|Selector8~1_combout ),
	.cin(gnd),
	.combout(\FSM0|gatePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gatePC~0 .lut_mask = 16'hBFFF;
defparam \FSM0|gatePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \FSM0|ldPC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(gnd),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|ldPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|ldPC .is_wysiwyg = "true";
defparam \FSM0|ldPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \PC0|regPC|Q~1 (
// Equation(s):
// \PC0|regPC|Q~1_combout  = (\rst~input_o ) # (\FSM0|ldPC~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|ldPC~q ),
	.cin(gnd),
	.combout(\PC0|regPC|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~1 .lut_mask = 16'hFFAA;
defparam \PC0|regPC|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \PC0|regPC|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[12] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \FSM0|Selector23~0 (
// Equation(s):
// \FSM0|Selector23~0_combout  = (\FSM0|FSM_state [3] & (!\FSM0|FSM_state [0] & (!\FSM0|FSM_state [5] & \FSM0|FSM_state [2])))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [5]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector23~0 .lut_mask = 16'h0200;
defparam \FSM0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \FSM0|Selector23~1 (
// Equation(s):
// \FSM0|Selector23~1_combout  = (\FSM0|Selector23~0_combout  & (\FSM0|FSM_state [1] & !\FSM0|FSM_state [4]))

	.dataa(gnd),
	.datab(\FSM0|Selector23~0_combout ),
	.datac(\FSM0|FSM_state [1]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector23~1 .lut_mask = 16'h00C0;
defparam \FSM0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \FSM0|gateMDR~0 (
// Equation(s):
// \FSM0|gateMDR~0_combout  = (!\FSM0|FSM_state [3] & (!\FSM0|FSM_state [2] & (\FSM0|FSM_state [5] & \FSM0|FSM_state [0])))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [2]),
	.datac(\FSM0|FSM_state [5]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|gateMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gateMDR~0 .lut_mask = 16'h1000;
defparam \FSM0|gateMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \FSM0|ldMDR~0 (
// Equation(s):
// \FSM0|ldMDR~0_combout  = (\FSM0|FSM_state [1] & (\FSM0|Selector13~0_combout  & ((\FSM0|gateMDR~0_combout ) # (\FSM0|Selector23~0_combout ))))

	.dataa(\FSM0|gateMDR~0_combout ),
	.datab(\FSM0|FSM_state [1]),
	.datac(\FSM0|Selector13~0_combout ),
	.datad(\FSM0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\FSM0|ldMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|ldMDR~0 .lut_mask = 16'hC080;
defparam \FSM0|ldMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \FSM0|selMDR~0 (
// Equation(s):
// \FSM0|selMDR~0_combout  = (\FSM0|selADDR1MUX~1_combout  & (\FSM0|ldMDR~0_combout )) # (!\FSM0|selADDR1MUX~1_combout  & ((\FSM0|selMDR~q )))

	.dataa(\FSM0|ldMDR~0_combout ),
	.datab(gnd),
	.datac(\FSM0|selMDR~q ),
	.datad(\FSM0|selADDR1MUX~1_combout ),
	.cin(gnd),
	.combout(\FSM0|selMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|selMDR~0 .lut_mask = 16'hAAF0;
defparam \FSM0|selMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \FSM0|selMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|selMDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|selMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|selMDR .is_wysiwyg = "true";
defparam \FSM0|selMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \FSM0|ldMDR~1 (
// Equation(s):
// \FSM0|ldMDR~1_combout  = (\FSM0|ldMDR~0_combout ) # ((!\FSM0|gatePC~0_combout  & \FSM0|ldMDR~q ))

	.dataa(\FSM0|ldMDR~0_combout ),
	.datab(\FSM0|gatePC~0_combout ),
	.datac(\FSM0|ldMDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM0|ldMDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|ldMDR~1 .lut_mask = 16'hBABA;
defparam \FSM0|ldMDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \FSM0|ldMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|ldMDR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|ldMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|ldMDR .is_wysiwyg = "true";
defparam \FSM0|ldMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \RAM0|regMDR|Q[6]~1 (
// Equation(s):
// \RAM0|regMDR|Q[6]~1_combout  = (\FSM0|selMDR~q  & \FSM0|ldMDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selMDR~q ),
	.datad(\FSM0|ldMDR~q ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q[6]~1 .lut_mask = 16'hF000;
defparam \RAM0|regMDR|Q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \FSM0|Selector2~0 (
// Equation(s):
// \FSM0|Selector2~0_combout  = (\FSM0|FSM_state [1] & (\FSM0|FSM_state [0] & ((!\FSM0|FSM_state [2]) # (!\FSM0|FSM_state [3]))))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [1]),
	.datac(\FSM0|FSM_state [2]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector2~0 .lut_mask = 16'h4C00;
defparam \FSM0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \FSM0|gateALU~feeder (
// Equation(s):
// \FSM0|gateALU~feeder_combout  = \FSM0|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\FSM0|gateALU~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gateALU~feeder .lut_mask = 16'hFF00;
defparam \FSM0|gateALU~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \FSM0|gateALU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|gateALU~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(!\FSM0|FSM_state [4]),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|gateALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|gateALU .is_wysiwyg = "true";
defparam \FSM0|gateALU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \FSM0|Selector14~1 (
// Equation(s):
// \FSM0|Selector14~1_combout  = (!\FSM0|FSM_state [1] & (!\FSM0|FSM_state [0] & (!\FSM0|FSM_state [3] & !\FSM0|FSM_state [2])))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector14~1 .lut_mask = 16'h0001;
defparam \FSM0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \FSM0|Selector14~2 (
// Equation(s):
// \FSM0|Selector14~2_combout  = (\FSM0|FSM_state [4] & (((\FSM0|FSM_state [0] & \FSM0|Selector14~0_combout )))) # (!\FSM0|FSM_state [4] & (\FSM0|Selector14~1_combout ))

	.dataa(\FSM0|Selector14~1_combout ),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|Selector14~0_combout ),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector14~2 .lut_mask = 16'hC0AA;
defparam \FSM0|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N23
dffeas \FSM0|ldMAR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(gnd),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|ldMAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|ldMAR .is_wysiwyg = "true";
defparam \FSM0|ldMAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \RAM0|regMAR|Q[9]~0 (
// Equation(s):
// \RAM0|regMAR|Q[9]~0_combout  = (\FSM0|ldMAR~q ) # (\rst~input_o )

	.dataa(\FSM0|ldMAR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RAM0|regMAR|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMAR|Q[9]~0 .lut_mask = 16'hFFAA;
defparam \RAM0|regMAR|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \RAM0|regMAR|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[14] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \RAM0|regMAR|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y54_N25
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y54_N11
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \memAddrExt[13]~input (
	.i(memAddrExt[13]),
	.ibar(gnd),
	.o(\memAddrExt[13]~input_o ));
// synopsys translate_off
defparam \memAddrExt[13]~input .bus_hold = "false";
defparam \memAddrExt[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \memWEExt~input (
	.i(memWEExt),
	.ibar(gnd),
	.o(\memWEExt~input_o ));
// synopsys translate_off
defparam \memWEExt~input .bus_hold = "false";
defparam \memWEExt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \memAddrExt[14]~input (
	.i(memAddrExt[14]),
	.ibar(gnd),
	.o(\memAddrExt[14]~input_o ));
// synopsys translate_off
defparam \memAddrExt[14]~input .bus_hold = "false";
defparam \memAddrExt[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \memAddrExt[15]~input (
	.i(memAddrExt[15]),
	.ibar(gnd),
	.o(\memAddrExt[15]~input_o ));
// synopsys translate_off
defparam \memAddrExt[15]~input .bus_hold = "false";
defparam \memAddrExt[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3] = (!\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w[3] .lut_mask = 16'h4000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clkExt~input (
	.i(clkExt),
	.ibar(gnd),
	.o(\clkExt~input_o ));
// synopsys translate_off
defparam \clkExt~input .bus_hold = "false";
defparam \clkExt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clkExt~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clkExt~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clkExt~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clkExt~inputclkctrl .clock_type = "global clock";
defparam \clkExt~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \RAM0|regMAR|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[13] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout  = (!\RAM0|regMAR|Q [13] & (\RAM0|regMAR|Q [15] & \RAM0|regMAR|Q [14]))

	.dataa(\RAM0|regMAR|Q [13]),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(gnd),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .lut_mask = 16'h4400;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout  = (!\memAddrExt[13]~input_o  & (\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .lut_mask = 16'h5000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~0 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~0_combout  = (!\rst~input_o  & ((\tsbPC|out[0]~17_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(gnd),
	.datac(\tsbPC|out[0]~17_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~0 .lut_mask = 16'h00F5;
defparam \RegFile0|regFileRegs[0].regs|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \RAM0|regMAR|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[0] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \FSM0|Selector12~1 (
// Equation(s):
// \FSM0|Selector12~1_combout  = (!\FSM0|FSM_state [3] & (\FSM0|FSM_state [0] & (!\FSM0|FSM_state [2] & !\FSM0|FSM_state [1])))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [2]),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector12~1 .lut_mask = 16'h0004;
defparam \FSM0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \FSM0|ldIR~feeder (
// Equation(s):
// \FSM0|ldIR~feeder_combout  = \FSM0|Selector12~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|Selector12~1_combout ),
	.cin(gnd),
	.combout(\FSM0|ldIR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|ldIR~feeder .lut_mask = 16'hFF00;
defparam \FSM0|ldIR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \FSM0|ldIR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|ldIR~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM0|FSM_state [5]),
	.sload(!\FSM0|FSM_state [4]),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|ldIR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|ldIR .is_wysiwyg = "true";
defparam \FSM0|ldIR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \IR0|IRreg|Q[0]~0 (
// Equation(s):
// \IR0|IRreg|Q[0]~0_combout  = (\rst~input_o ) # (\FSM0|ldIR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\FSM0|ldIR~q ),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[0]~0 .lut_mask = 16'hFFF0;
defparam \IR0|IRreg|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \IR0|IRreg|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[1] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \EAB0|addr2[1]~1 (
// Equation(s):
// \EAB0|addr2[1]~1_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [1]),
	.cin(gnd),
	.combout(\EAB0|addr2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[1]~1 .lut_mask = 16'hF000;
defparam \EAB0|addr2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \tsbPC|out[1]~63 (
// Equation(s):
// \tsbPC|out[1]~63_combout  = (\tsbPC|out[1]~20_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(\tsbPC|out[1]~20_combout ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsbPC|out[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[1]~63 .lut_mask = 16'hCFCF;
defparam \tsbPC|out[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \tsbPC|out[0]~62 (
// Equation(s):
// \tsbPC|out[0]~62_combout  = (\tsbPC|out[0]~17_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[0]~62 .lut_mask = 16'hAAFF;
defparam \tsbPC|out[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \PC0|PCInc[0]~45 (
// Equation(s):
// \PC0|PCInc[0]~45_combout  = !\PC0|PC [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC0|PC [0]),
	.cin(gnd),
	.combout(\PC0|PCInc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PCInc[0]~45 .lut_mask = 16'h00FF;
defparam \PC0|PCInc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \PC0|PCInc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[0] .is_wysiwyg = "true";
defparam \PC0|PCInc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \PC0|PC[0]~4 (
// Equation(s):
// \PC0|PC[0]~4_combout  = (!\FSM0|selADDR1MUX~q  & ((\FSM0|selPCMUX [0] & (\tsbPC|out[0]~62_combout )) # (!\FSM0|selPCMUX [0] & ((\PC0|PCInc [0])))))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\tsbPC|out[0]~62_combout ),
	.datac(\PC0|PCInc [0]),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[0]~4 .lut_mask = 16'h00D8;
defparam \PC0|PC[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \IR0|IRreg|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[0] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \EAB0|addr2[0]~0 (
// Equation(s):
// \EAB0|addr2[0]~0_combout  = (\IR0|IRreg|Q [0] & \FSM0|selADDR2MUX [1])

	.dataa(\IR0|IRreg|Q [0]),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\EAB0|addr2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[0]~0 .lut_mask = 16'hA0A0;
defparam \EAB0|addr2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \PC0|regPC|Q~0 (
// Equation(s):
// \PC0|regPC|Q~0_combout  = (!\rst~input_o  & \PC0|PC [0])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [0]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~0 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \PC0|regPC|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[0] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \FSM0|dDR[2]~1 (
// Equation(s):
// \FSM0|dDR[2]~1_combout  = (!\FSM0|FSM_state [5] & (\FSM0|FSM_state [4] & ((\FSM0|Selector2~0_combout ) # (\FSM0|Selector8~0_combout ))))

	.dataa(\FSM0|Selector2~0_combout ),
	.datab(\FSM0|FSM_state [5]),
	.datac(\FSM0|Selector8~0_combout ),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|dDR[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dDR[2]~1 .lut_mask = 16'h3200;
defparam \FSM0|dDR[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3] = (\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (!\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w[3] .lut_mask = 16'h0800;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout  = (\RAM0|regMAR|Q [15] & (\RAM0|regMAR|Q [13] & !\RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .lut_mask = 16'h00C0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout  = (\memAddrExt[13]~input_o  & (!\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .lut_mask = 16'h0A00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \PC0|PC[2]~10 (
// Equation(s):
// \PC0|PC[2]~10_combout  = (\FSM0|selPCMUX [0] & !\FSM0|selADDR1MUX~q )

	.dataa(\FSM0|selPCMUX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[2]~10 .lut_mask = 16'h00AA;
defparam \PC0|PC[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \PC0|PCInc[1]~15 (
// Equation(s):
// \PC0|PCInc[1]~15_combout  = (\PC0|PC [0] & (\PC0|PC [1] $ (VCC))) # (!\PC0|PC [0] & (\PC0|PC [1] & VCC))
// \PC0|PCInc[1]~16  = CARRY((\PC0|PC [0] & \PC0|PC [1]))

	.dataa(\PC0|PC [0]),
	.datab(\PC0|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC0|PCInc[1]~15_combout ),
	.cout(\PC0|PCInc[1]~16 ));
// synopsys translate_off
defparam \PC0|PCInc[1]~15 .lut_mask = 16'h6688;
defparam \PC0|PCInc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \PC0|PCInc[2]~17 (
// Equation(s):
// \PC0|PCInc[2]~17_combout  = (\PC0|PC [2] & (!\PC0|PCInc[1]~16 )) # (!\PC0|PC [2] & ((\PC0|PCInc[1]~16 ) # (GND)))
// \PC0|PCInc[2]~18  = CARRY((!\PC0|PCInc[1]~16 ) # (!\PC0|PC [2]))

	.dataa(gnd),
	.datab(\PC0|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[1]~16 ),
	.combout(\PC0|PCInc[2]~17_combout ),
	.cout(\PC0|PCInc[2]~18 ));
// synopsys translate_off
defparam \PC0|PCInc[2]~17 .lut_mask = 16'h3C3F;
defparam \PC0|PCInc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N3
dffeas \PC0|PCInc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[2] .is_wysiwyg = "true";
defparam \PC0|PCInc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \PC0|PC[2]~9 (
// Equation(s):
// \PC0|PC[2]~9_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[2]~4_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & ((\PC0|PCInc [2]))))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\EAB0|EABOut[2]~4_combout ),
	.datac(\PC0|PCInc [2]),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[2]~9 .lut_mask = 16'hCC50;
defparam \PC0|PC[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \PC0|PC[2]~11 (
// Equation(s):
// \PC0|PC[2]~11_combout  = (\PC0|PC[2]~9_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[2]~22_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[2]~10_combout ),
	.datab(\PC0|PC[2]~9_combout ),
	.datac(\tsbPC|out[2]~22_combout ),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\PC0|PC[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[2]~11 .lut_mask = 16'hECEE;
defparam \PC0|PC[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \PC0|PC[1]~6 (
// Equation(s):
// \PC0|PC[1]~6_combout  = (!\FSM0|selPCMUX [0]) # (!\FSM0|selADDR1MUX~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\FSM0|selPCMUX [0]),
	.cin(gnd),
	.combout(\PC0|PC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[1]~6 .lut_mask = 16'h0FFF;
defparam \PC0|PC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \PC0|PC[1]~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PC0|PC[1]~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PC0|PC[1]~6clkctrl_outclk ));
// synopsys translate_off
defparam \PC0|PC[1]~6clkctrl .clock_type = "global clock";
defparam \PC0|PC[1]~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \PC0|PC[2] (
// Equation(s):
// \PC0|PC [2] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[2]~11_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [2])))

	.dataa(\PC0|PC[2]~11_combout ),
	.datab(gnd),
	.datac(\PC0|PC [2]),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [2]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[2] .lut_mask = 16'hAAF0;
defparam \PC0|PC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \PC0|regPC|Q~3 (
// Equation(s):
// \PC0|regPC|Q~3_combout  = (!\rst~input_o  & \PC0|PC [2])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [2]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~3 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \PC0|regPC|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[2] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \RegFile0|regFileRegs[7].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \FSM0|Selector7~1 (
// Equation(s):
// \FSM0|Selector7~1_combout  = (\FSM0|FSM_state [3] & \FSM0|FSM_state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector7~1 .lut_mask = 16'hF000;
defparam \FSM0|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \FSM0|Selector11~0 (
// Equation(s):
// \FSM0|Selector11~0_combout  = (\FSM0|Selector7~1_combout  & (!\FSM0|FSM_state [0] & (\FSM0|FSM_state [4] $ (\FSM0|FSM_state [1])))) # (!\FSM0|Selector7~1_combout  & (\FSM0|FSM_state [4] & (\FSM0|FSM_state [0] & \FSM0|FSM_state [1])))

	.dataa(\FSM0|Selector7~1_combout ),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [0]),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector11~0 .lut_mask = 16'h4208;
defparam \FSM0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \FSM0|ldReg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(gnd),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|ldReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|ldReg .is_wysiwyg = "true";
defparam \FSM0|ldReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~8 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~8_combout  = (!\rst~input_o  & ((\tsbPC|out[7]~32_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(gnd),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[7]~32_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~8 .lut_mask = 16'h00F3;
defparam \RegFile0|regFileRegs[0].regs|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \IR0|IRreg|Q[7]~feeder (
// Equation(s):
// \IR0|IRreg|Q[7]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \IR0|IRreg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \IR0|IRreg|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[7] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \FSM0|dSR2[0]~0 (
// Equation(s):
// \FSM0|dSR2[0]~0_combout  = (((\FSM0|FSM_state [5]) # (!\FSM0|FSM_state [0])) # (!\FSM0|FSM_state [4])) # (!\FSM0|FSM_state [1])

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [5]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|dSR2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dSR2[0]~0 .lut_mask = 16'hF7FF;
defparam \FSM0|dSR2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \FSM0|dSR1[0]~0 (
// Equation(s):
// \FSM0|dSR1[0]~0_combout  = (!\FSM0|FSM_state [5] & (\FSM0|FSM_state [4] & (\FSM0|FSM_state [0] $ (\FSM0|FSM_state [2]))))

	.dataa(\FSM0|FSM_state [0]),
	.datab(\FSM0|FSM_state [5]),
	.datac(\FSM0|FSM_state [2]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|dSR1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dSR1[0]~0 .lut_mask = 16'h1200;
defparam \FSM0|dSR1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \FSM0|dSR1[0]~1 (
// Equation(s):
// \FSM0|dSR1[0]~1_combout  = (\FSM0|FSM_state [3] & (((\FSM0|FSM_state [1] & \FSM0|dSR1[0]~0_combout )))) # (!\FSM0|FSM_state [3] & (!\FSM0|dSR2[0]~0_combout ))

	.dataa(\FSM0|dSR2[0]~0_combout ),
	.datab(\FSM0|FSM_state [1]),
	.datac(\FSM0|dSR1[0]~0_combout ),
	.datad(\FSM0|FSM_state [3]),
	.cin(gnd),
	.combout(\FSM0|dSR1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dSR1[0]~1 .lut_mask = 16'hC055;
defparam \FSM0|dSR1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \FSM0|Selector16~0 (
// Equation(s):
// \FSM0|Selector16~0_combout  = (\IR0|IRreg|Q [7] & \FSM0|dSR1[0]~1_combout )

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [7]),
	.datac(gnd),
	.datad(\FSM0|dSR1[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector16~0 .lut_mask = 16'hCC00;
defparam \FSM0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \FSM0|dDR[2]~0 (
// Equation(s):
// \FSM0|dDR[2]~0_combout  = ((\FSM0|Selector8~1_combout  & ((\FSM0|FSM_state [5]))) # (!\FSM0|Selector8~1_combout  & ((!\FSM0|FSM_state [5]) # (!\FSM0|FSM_state [4])))) # (!\FSM0|Selector12~0_combout )

	.dataa(\FSM0|Selector12~0_combout ),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|Selector8~1_combout ),
	.datad(\FSM0|FSM_state [5]),
	.cin(gnd),
	.combout(\FSM0|dDR[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dDR[2]~0 .lut_mask = 16'hF75F;
defparam \FSM0|dDR[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \FSM0|dSR1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR1[1] .is_wysiwyg = "true";
defparam \FSM0|dSR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~6 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~6_combout  = (!\FSM0|dDR [2] & (!\FSM0|dDR [0] & (\FSM0|ldReg~q  & !\FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~6 .lut_mask = 16'h0010;
defparam \RegFile0|wSelDec|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q[1]~1 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q[1]~1_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~6_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[1]~1 .lut_mask = 16'hFFAA;
defparam \RegFile0|regFileRegs[0].regs|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \RegFile0|regFileRegs[0].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~5 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~5_combout  = (!\FSM0|dDR [2] & (\FSM0|dDR [0] & (\FSM0|ldReg~q  & !\FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~5 .lut_mask = 16'h0040;
defparam \RegFile0|wSelDec|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \RegFile0|regFileRegs[1].regs|Q[9]~0 (
// Equation(s):
// \RegFile0|regFileRegs[1].regs|Q[9]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~5_combout )

	.dataa(\rst~input_o ),
	.datab(\RegFile0|wSelDec|Decoder0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[9]~0 .lut_mask = 16'hEEEE;
defparam \RegFile0|regFileRegs[1].regs|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \RegFile0|regFileRegs[1].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \tsbPC|out[6]~67 (
// Equation(s):
// \tsbPC|out[6]~67_combout  = (\tsbPC|out[6]~30_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\tsbPC|out[6]~30_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[6]~67 .lut_mask = 16'hFF0F;
defparam \tsbPC|out[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N21
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM0|regMAR|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y54_N5
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3] = (\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (!\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w[3] .lut_mask = 16'h0008;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout  = (!\RAM0|regMAR|Q [15] & (\RAM0|regMAR|Q [13] & !\RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .lut_mask = 16'h0030;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout  = (\memAddrExt[13]~input_o  & (!\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .lut_mask = 16'h000A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \IR0|IRreg|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[3] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \EAB0|addr2[3]~3 (
// Equation(s):
// \EAB0|addr2[3]~3_combout  = (\IR0|IRreg|Q [3] & \FSM0|selADDR2MUX [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [3]),
	.datad(\FSM0|selADDR2MUX [1]),
	.cin(gnd),
	.combout(\EAB0|addr2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[3]~3 .lut_mask = 16'hF000;
defparam \EAB0|addr2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \PC0|PCInc[3]~19 (
// Equation(s):
// \PC0|PCInc[3]~19_combout  = (\PC0|PC [3] & (\PC0|PCInc[2]~18  $ (GND))) # (!\PC0|PC [3] & (!\PC0|PCInc[2]~18  & VCC))
// \PC0|PCInc[3]~20  = CARRY((\PC0|PC [3] & !\PC0|PCInc[2]~18 ))

	.dataa(\PC0|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[2]~18 ),
	.combout(\PC0|PCInc[3]~19_combout ),
	.cout(\PC0|PCInc[3]~20 ));
// synopsys translate_off
defparam \PC0|PCInc[3]~19 .lut_mask = 16'hA50A;
defparam \PC0|PCInc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N5
dffeas \PC0|PCInc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[3] .is_wysiwyg = "true";
defparam \PC0|PCInc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \PC0|PC[3]~12 (
// Equation(s):
// \PC0|PC[3]~12_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[3]~6_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & (\PC0|PCInc [3])))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\PC0|PCInc [3]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[3]~6_combout ),
	.cin(gnd),
	.combout(\PC0|PC[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[3]~12 .lut_mask = 16'hF404;
defparam \PC0|PC[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \PC0|PC[3]~13 (
// Equation(s):
// \PC0|PC[3]~13_combout  = (\PC0|PC[3]~12_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[3]~24_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[3]~12_combout ),
	.datab(\tsbPC|out[3]~24_combout ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[3]~13 .lut_mask = 16'hEFAA;
defparam \PC0|PC[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \PC0|PC[3] (
// Equation(s):
// \PC0|PC [3] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[3]~13_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [3])))

	.dataa(\PC0|PC[3]~13_combout ),
	.datab(gnd),
	.datac(\PC0|PC[1]~6clkctrl_outclk ),
	.datad(\PC0|PC [3]),
	.cin(gnd),
	.combout(\PC0|PC [3]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[3] .lut_mask = 16'hAFA0;
defparam \PC0|PC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \PC0|regPC|Q~4 (
// Equation(s):
// \PC0|regPC|Q~4_combout  = (!\rst~input_o  & \PC0|PC [3])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [3]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~4 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \PC0|regPC|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[3] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~0 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~0_combout  = (\FSM0|dDR [2] & (\FSM0|dDR [0] & (\FSM0|ldReg~q  & !\FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~0 .lut_mask = 16'h0080;
defparam \RegFile0|wSelDec|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \RegFile0|regFileRegs[5].regs|Q[14]~0 (
// Equation(s):
// \RegFile0|regFileRegs[5].regs|Q[14]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[14]~0 .lut_mask = 16'hFFCC;
defparam \RegFile0|regFileRegs[5].regs|Q[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \RegFile0|regFileRegs[5].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \RegFile0|regFileRegs[7].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N9
dffeas \RegFile0|regFileRegs[4].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~1 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~1_combout  = (\FSM0|dDR [2] & (!\FSM0|dDR [0] & (\FSM0|ldReg~q  & \FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~1 .lut_mask = 16'h2000;
defparam \RegFile0|wSelDec|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \RegFile0|regFileRegs[6].regs|Q[5]~0 (
// Equation(s):
// \RegFile0|regFileRegs[6].regs|Q[5]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~1_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[5]~0 .lut_mask = 16'hFFAA;
defparam \RegFile0|regFileRegs[6].regs|Q[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \RegFile0|regFileRegs[6].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \RegFile0|out1|Mux12~0 (
// Equation(s):
// \RegFile0|out1|Mux12~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [3]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [3]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [3]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [3]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux12~0 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \RegFile0|out1|Mux12~1 (
// Equation(s):
// \RegFile0|out1|Mux12~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux12~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [3]))) # (!\RegFile0|out1|Mux12~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [3])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux12~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [3]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [3]),
	.datad(\RegFile0|out1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux12~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~4 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~4_combout  = (!\FSM0|dDR [2] & (!\FSM0|dDR [0] & (\FSM0|ldReg~q  & \FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~4 .lut_mask = 16'h1000;
defparam \RegFile0|wSelDec|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \RegFile0|regFileRegs[2].regs|Q[11]~0 (
// Equation(s):
// \RegFile0|regFileRegs[2].regs|Q[11]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[11]~0 .lut_mask = 16'hFFCC;
defparam \RegFile0|regFileRegs[2].regs|Q[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \RegFile0|regFileRegs[2].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \RegFile0|regFileRegs[3].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \RegFile0|regFileRegs[1].regs|Q[3]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[1].regs|Q[3]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[1].regs|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[1].regs|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \RegFile0|regFileRegs[1].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[1].regs|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \RegFile0|regFileRegs[0].regs|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[3] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \RegFile0|out1|Mux12~2 (
// Equation(s):
// \RegFile0|out1|Mux12~2_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [3]) # ((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (((\RegFile0|regFileRegs[0].regs|Q [3] & !\FSM0|dSR1 [1]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [3]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [3]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux12~2 .lut_mask = 16'hAAD8;
defparam \RegFile0|out1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \RegFile0|out1|Mux12~3 (
// Equation(s):
// \RegFile0|out1|Mux12~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux12~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [3]))) # (!\RegFile0|out1|Mux12~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [3])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux12~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [3]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [3]),
	.datad(\RegFile0|out1|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux12~3 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \RegFile0|out1|Mux12~4 (
// Equation(s):
// \RegFile0|out1|Mux12~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux12~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux12~1_combout ),
	.datad(\RegFile0|out1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux12~4 .lut_mask = 16'hF3C0;
defparam \RegFile0|out1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \EAB0|addr1[3]~3 (
// Equation(s):
// \EAB0|addr1[3]~3_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux12~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [3]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(\PC0|regPC|Q [3]),
	.datac(gnd),
	.datad(\RegFile0|out1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[3]~3 .lut_mask = 16'hEE44;
defparam \EAB0|addr1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \IR0|IRreg|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[2] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \EAB0|addr2[2]~2 (
// Equation(s):
// \EAB0|addr2[2]~2_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [2]),
	.cin(gnd),
	.combout(\EAB0|addr2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[2]~2 .lut_mask = 16'hF000;
defparam \EAB0|addr2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \EAB0|EABOut[0]~0 (
// Equation(s):
// \EAB0|EABOut[0]~0_combout  = (\EAB0|addr2[0]~0_combout  & (\EAB0|addr1[0]~0_combout  $ (VCC))) # (!\EAB0|addr2[0]~0_combout  & (\EAB0|addr1[0]~0_combout  & VCC))
// \EAB0|EABOut[0]~1  = CARRY((\EAB0|addr2[0]~0_combout  & \EAB0|addr1[0]~0_combout ))

	.dataa(\EAB0|addr2[0]~0_combout ),
	.datab(\EAB0|addr1[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\EAB0|EABOut[0]~0_combout ),
	.cout(\EAB0|EABOut[0]~1 ));
// synopsys translate_off
defparam \EAB0|EABOut[0]~0 .lut_mask = 16'h6688;
defparam \EAB0|EABOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \EAB0|EABOut[1]~2 (
// Equation(s):
// \EAB0|EABOut[1]~2_combout  = (\EAB0|addr2[1]~1_combout  & ((\EAB0|addr1[1]~1_combout  & (\EAB0|EABOut[0]~1  & VCC)) # (!\EAB0|addr1[1]~1_combout  & (!\EAB0|EABOut[0]~1 )))) # (!\EAB0|addr2[1]~1_combout  & ((\EAB0|addr1[1]~1_combout  & (!\EAB0|EABOut[0]~1 
// )) # (!\EAB0|addr1[1]~1_combout  & ((\EAB0|EABOut[0]~1 ) # (GND)))))
// \EAB0|EABOut[1]~3  = CARRY((\EAB0|addr2[1]~1_combout  & (!\EAB0|addr1[1]~1_combout  & !\EAB0|EABOut[0]~1 )) # (!\EAB0|addr2[1]~1_combout  & ((!\EAB0|EABOut[0]~1 ) # (!\EAB0|addr1[1]~1_combout ))))

	.dataa(\EAB0|addr2[1]~1_combout ),
	.datab(\EAB0|addr1[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[0]~1 ),
	.combout(\EAB0|EABOut[1]~2_combout ),
	.cout(\EAB0|EABOut[1]~3 ));
// synopsys translate_off
defparam \EAB0|EABOut[1]~2 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \EAB0|EABOut[2]~4 (
// Equation(s):
// \EAB0|EABOut[2]~4_combout  = ((\EAB0|addr1[2]~2_combout  $ (\EAB0|addr2[2]~2_combout  $ (!\EAB0|EABOut[1]~3 )))) # (GND)
// \EAB0|EABOut[2]~5  = CARRY((\EAB0|addr1[2]~2_combout  & ((\EAB0|addr2[2]~2_combout ) # (!\EAB0|EABOut[1]~3 ))) # (!\EAB0|addr1[2]~2_combout  & (\EAB0|addr2[2]~2_combout  & !\EAB0|EABOut[1]~3 )))

	.dataa(\EAB0|addr1[2]~2_combout ),
	.datab(\EAB0|addr2[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[1]~3 ),
	.combout(\EAB0|EABOut[2]~4_combout ),
	.cout(\EAB0|EABOut[2]~5 ));
// synopsys translate_off
defparam \EAB0|EABOut[2]~4 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \EAB0|EABOut[3]~6 (
// Equation(s):
// \EAB0|EABOut[3]~6_combout  = (\EAB0|addr2[3]~3_combout  & ((\EAB0|addr1[3]~3_combout  & (\EAB0|EABOut[2]~5  & VCC)) # (!\EAB0|addr1[3]~3_combout  & (!\EAB0|EABOut[2]~5 )))) # (!\EAB0|addr2[3]~3_combout  & ((\EAB0|addr1[3]~3_combout  & (!\EAB0|EABOut[2]~5 
// )) # (!\EAB0|addr1[3]~3_combout  & ((\EAB0|EABOut[2]~5 ) # (GND)))))
// \EAB0|EABOut[3]~7  = CARRY((\EAB0|addr2[3]~3_combout  & (!\EAB0|addr1[3]~3_combout  & !\EAB0|EABOut[2]~5 )) # (!\EAB0|addr2[3]~3_combout  & ((!\EAB0|EABOut[2]~5 ) # (!\EAB0|addr1[3]~3_combout ))))

	.dataa(\EAB0|addr2[3]~3_combout ),
	.datab(\EAB0|addr1[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[2]~5 ),
	.combout(\EAB0|EABOut[3]~6_combout ),
	.cout(\EAB0|EABOut[3]~7 ));
// synopsys translate_off
defparam \EAB0|EABOut[3]~6 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \MARMUX0|MARMUXOut[3]~3 (
// Equation(s):
// \MARMUX0|MARMUXOut[3]~3_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[3]~6_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [3])))

	.dataa(\EAB0|EABOut[3]~6_combout ),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\IR0|IRreg|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[3]~3 .lut_mask = 16'hB8B8;
defparam \MARMUX0|MARMUXOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3] = (\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w[3] .lut_mask = 16'h8000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout  = (\RAM0|regMAR|Q [15] & (\RAM0|regMAR|Q [13] & \RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .lut_mask = 16'hC000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout  = (\memAddrExt[13]~input_o  & (\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .lut_mask = 16'hA000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \PC0|PCInc[4]~21 (
// Equation(s):
// \PC0|PCInc[4]~21_combout  = (\PC0|PC [4] & (!\PC0|PCInc[3]~20 )) # (!\PC0|PC [4] & ((\PC0|PCInc[3]~20 ) # (GND)))
// \PC0|PCInc[4]~22  = CARRY((!\PC0|PCInc[3]~20 ) # (!\PC0|PC [4]))

	.dataa(gnd),
	.datab(\PC0|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[3]~20 ),
	.combout(\PC0|PCInc[4]~21_combout ),
	.cout(\PC0|PCInc[4]~22 ));
// synopsys translate_off
defparam \PC0|PCInc[4]~21 .lut_mask = 16'h3C3F;
defparam \PC0|PCInc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N7
dffeas \PC0|PCInc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[4] .is_wysiwyg = "true";
defparam \PC0|PCInc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \IR0|IRreg|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[4] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \EAB0|addr2[4]~4 (
// Equation(s):
// \EAB0|addr2[4]~4_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [4]),
	.cin(gnd),
	.combout(\EAB0|addr2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[4]~4 .lut_mask = 16'hF000;
defparam \EAB0|addr2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \RegFile0|regFileRegs[7].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \RegFile0|regFileRegs[4].regs|Q[4]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[4].regs|Q[4]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[4].regs|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[4].regs|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \RegFile0|regFileRegs[4].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[4].regs|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \RegFile0|regFileRegs[6].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \RegFile0|out1|Mux11~0 (
// Equation(s):
// \RegFile0|out1|Mux11~0_combout  = (\FSM0|dSR1 [1] & (((\RegFile0|regFileRegs[6].regs|Q [4]) # (\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [4] & ((!\FSM0|dSR1 [0]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [4]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [4]),
	.datac(\FSM0|dSR1 [1]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux11~0 .lut_mask = 16'hF0CA;
defparam \RegFile0|out1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \RegFile0|regFileRegs[5].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \RegFile0|out1|Mux11~1 (
// Equation(s):
// \RegFile0|out1|Mux11~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux11~0_combout  & (\RegFile0|regFileRegs[7].regs|Q [4])) # (!\RegFile0|out1|Mux11~0_combout  & ((\RegFile0|regFileRegs[5].regs|Q [4]))))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux11~0_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [4]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|out1|Mux11~0_combout ),
	.datad(\RegFile0|regFileRegs[5].regs|Q [4]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux11~1 .lut_mask = 16'hBCB0;
defparam \RegFile0|out1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \RegFile0|regFileRegs[3].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N5
dffeas \RegFile0|regFileRegs[2].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \RegFile0|regFileRegs[1].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N19
dffeas \RegFile0|regFileRegs[0].regs|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[4] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \RegFile0|out1|Mux11~2 (
// Equation(s):
// \RegFile0|out1|Mux11~2_combout  = (\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1]) # ((\RegFile0|regFileRegs[1].regs|Q [4])))) # (!\FSM0|dSR1 [0] & (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[0].regs|Q [4]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [4]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [4]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux11~2 .lut_mask = 16'hB9A8;
defparam \RegFile0|out1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \RegFile0|out1|Mux11~3 (
// Equation(s):
// \RegFile0|out1|Mux11~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux11~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [4])) # (!\RegFile0|out1|Mux11~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [4]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux11~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [4]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [4]),
	.datad(\RegFile0|out1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux11~3 .lut_mask = 16'hBBC0;
defparam \RegFile0|out1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \RegFile0|out1|Mux11~4 (
// Equation(s):
// \RegFile0|out1|Mux11~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux11~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux11~1_combout ),
	.datad(\RegFile0|out1|Mux11~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux11~4 .lut_mask = 16'hF3C0;
defparam \RegFile0|out1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \EAB0|addr1[4]~4 (
// Equation(s):
// \EAB0|addr1[4]~4_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux11~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [4]))

	.dataa(\PC0|regPC|Q [4]),
	.datab(gnd),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[4]~4 .lut_mask = 16'hFA0A;
defparam \EAB0|addr1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \EAB0|EABOut[4]~8 (
// Equation(s):
// \EAB0|EABOut[4]~8_combout  = ((\EAB0|addr2[4]~4_combout  $ (\EAB0|addr1[4]~4_combout  $ (!\EAB0|EABOut[3]~7 )))) # (GND)
// \EAB0|EABOut[4]~9  = CARRY((\EAB0|addr2[4]~4_combout  & ((\EAB0|addr1[4]~4_combout ) # (!\EAB0|EABOut[3]~7 ))) # (!\EAB0|addr2[4]~4_combout  & (\EAB0|addr1[4]~4_combout  & !\EAB0|EABOut[3]~7 )))

	.dataa(\EAB0|addr2[4]~4_combout ),
	.datab(\EAB0|addr1[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[3]~7 ),
	.combout(\EAB0|EABOut[4]~8_combout ),
	.cout(\EAB0|EABOut[4]~9 ));
// synopsys translate_off
defparam \EAB0|EABOut[4]~8 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \PC0|PC[4]~14 (
// Equation(s):
// \PC0|PC[4]~14_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[4]~8_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [4] & (!\FSM0|selPCMUX [0])))

	.dataa(\PC0|PCInc [4]),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[4]~8_combout ),
	.cin(gnd),
	.combout(\PC0|PC[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[4]~14 .lut_mask = 16'hF202;
defparam \PC0|PC[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \PC0|PC[4]~15 (
// Equation(s):
// \PC0|PC[4]~15_combout  = (\PC0|PC[4]~14_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[4]~26_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[4]~14_combout ),
	.datab(\PC0|PC[2]~10_combout ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\tsbPC|out[4]~26_combout ),
	.cin(gnd),
	.combout(\PC0|PC[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[4]~15 .lut_mask = 16'hEEAE;
defparam \PC0|PC[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \PC0|PC[4] (
// Equation(s):
// \PC0|PC [4] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[4]~15_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [4]))

	.dataa(gnd),
	.datab(\PC0|PC [4]),
	.datac(\PC0|PC[4]~15_combout ),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [4]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[4] .lut_mask = 16'hF0CC;
defparam \PC0|PC[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \PC0|regPC|Q~5 (
// Equation(s):
// \PC0|regPC|Q~5_combout  = (!\rst~input_o  & \PC0|PC [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\PC0|PC [4]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~5 .lut_mask = 16'h0F00;
defparam \PC0|regPC|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \PC0|regPC|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[4] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \IR0|IRreg|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[5] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \EAB0|addr2[5]~5 (
// Equation(s):
// \EAB0|addr2[5]~5_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [5]),
	.cin(gnd),
	.combout(\EAB0|addr2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[5]~5 .lut_mask = 16'hF000;
defparam \EAB0|addr2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \PC0|PCInc[5]~23 (
// Equation(s):
// \PC0|PCInc[5]~23_combout  = (\PC0|PC [5] & (\PC0|PCInc[4]~22  $ (GND))) # (!\PC0|PC [5] & (!\PC0|PCInc[4]~22  & VCC))
// \PC0|PCInc[5]~24  = CARRY((\PC0|PC [5] & !\PC0|PCInc[4]~22 ))

	.dataa(gnd),
	.datab(\PC0|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[4]~22 ),
	.combout(\PC0|PCInc[5]~23_combout ),
	.cout(\PC0|PCInc[5]~24 ));
// synopsys translate_off
defparam \PC0|PCInc[5]~23 .lut_mask = 16'hC30C;
defparam \PC0|PCInc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N9
dffeas \PC0|PCInc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[5] .is_wysiwyg = "true";
defparam \PC0|PCInc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \PC0|PC[5]~16 (
// Equation(s):
// \PC0|PC[5]~16_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[5]~10_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [5] & ((!\FSM0|selPCMUX [0]))))

	.dataa(\PC0|PCInc [5]),
	.datab(\FSM0|selADDR1MUX~q ),
	.datac(\EAB0|EABOut[5]~10_combout ),
	.datad(\FSM0|selPCMUX [0]),
	.cin(gnd),
	.combout(\PC0|PC[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[5]~16 .lut_mask = 16'hC0E2;
defparam \PC0|PC[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \PC0|PC[5]~17 (
// Equation(s):
// \PC0|PC[5]~17_combout  = (\PC0|PC[5]~16_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[5]~28_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[2]~10_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\PC0|PC[5]~16_combout ),
	.datad(\tsbPC|out[5]~28_combout ),
	.cin(gnd),
	.combout(\PC0|PC[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[5]~17 .lut_mask = 16'hFAF2;
defparam \PC0|PC[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \PC0|PC[5] (
// Equation(s):
// \PC0|PC [5] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[5]~17_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [5])))

	.dataa(gnd),
	.datab(\PC0|PC[5]~17_combout ),
	.datac(\PC0|PC[1]~6clkctrl_outclk ),
	.datad(\PC0|PC [5]),
	.cin(gnd),
	.combout(\PC0|PC [5]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[5] .lut_mask = 16'hCFC0;
defparam \PC0|PC[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \PC0|regPC|Q~6 (
// Equation(s):
// \PC0|regPC|Q~6_combout  = (!\rst~input_o  & \PC0|PC [5])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [5]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~6 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N31
dffeas \PC0|regPC|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[5] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \RegFile0|regFileRegs[2].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N31
dffeas \RegFile0|regFileRegs[3].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \RegFile0|regFileRegs[0].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \RegFile0|regFileRegs[1].regs|Q[5]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[1].regs|Q[5]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[1].regs|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile0|regFileRegs[1].regs|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \RegFile0|regFileRegs[1].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[1].regs|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \RegFile0|out1|Mux10~2 (
// Equation(s):
// \RegFile0|out1|Mux10~2_combout  = (\FSM0|dSR1 [0] & (((\RegFile0|regFileRegs[1].regs|Q [5]) # (\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [5] & ((!\FSM0|dSR1 [1]))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [5]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [5]),
	.datac(\FSM0|dSR1 [0]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux10~2 .lut_mask = 16'hF0CA;
defparam \RegFile0|out1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \RegFile0|out1|Mux10~3 (
// Equation(s):
// \RegFile0|out1|Mux10~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux10~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [5]))) # (!\RegFile0|out1|Mux10~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [5])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux10~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [5]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [5]),
	.datad(\RegFile0|out1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux10~3 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \RegFile0|regFileRegs[5].regs|Q[5]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[5].regs|Q[5]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[5].regs|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile0|regFileRegs[5].regs|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \RegFile0|regFileRegs[5].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[5].regs|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \RegFile0|regFileRegs[7].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \RegFile0|regFileRegs[4].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \RegFile0|regFileRegs[6].regs|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[5] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \RegFile0|out1|Mux10~0 (
// Equation(s):
// \RegFile0|out1|Mux10~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [5]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [5]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [5]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [5]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux10~0 .lut_mask = 16'hFC22;
defparam \RegFile0|out1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \RegFile0|out1|Mux10~1 (
// Equation(s):
// \RegFile0|out1|Mux10~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux10~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [5]))) # (!\RegFile0|out1|Mux10~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [5])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux10~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [5]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [5]),
	.datad(\RegFile0|out1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux10~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \RegFile0|out1|Mux10~4 (
// Equation(s):
// \RegFile0|out1|Mux10~4_combout  = (\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux10~1_combout ))) # (!\FSM0|dSR1 [2] & (\RegFile0|out1|Mux10~3_combout ))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux10~3_combout ),
	.datad(\RegFile0|out1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux10~4 .lut_mask = 16'hFA50;
defparam \RegFile0|out1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \EAB0|addr1[5]~5 (
// Equation(s):
// \EAB0|addr1[5]~5_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux10~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [5]))

	.dataa(gnd),
	.datab(\PC0|regPC|Q [5]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux10~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[5]~5 .lut_mask = 16'hFC0C;
defparam \EAB0|addr1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \EAB0|EABOut[5]~10 (
// Equation(s):
// \EAB0|EABOut[5]~10_combout  = (\EAB0|addr2[5]~5_combout  & ((\EAB0|addr1[5]~5_combout  & (\EAB0|EABOut[4]~9  & VCC)) # (!\EAB0|addr1[5]~5_combout  & (!\EAB0|EABOut[4]~9 )))) # (!\EAB0|addr2[5]~5_combout  & ((\EAB0|addr1[5]~5_combout  & (!\EAB0|EABOut[4]~9 
// )) # (!\EAB0|addr1[5]~5_combout  & ((\EAB0|EABOut[4]~9 ) # (GND)))))
// \EAB0|EABOut[5]~11  = CARRY((\EAB0|addr2[5]~5_combout  & (!\EAB0|addr1[5]~5_combout  & !\EAB0|EABOut[4]~9 )) # (!\EAB0|addr2[5]~5_combout  & ((!\EAB0|EABOut[4]~9 ) # (!\EAB0|addr1[5]~5_combout ))))

	.dataa(\EAB0|addr2[5]~5_combout ),
	.datab(\EAB0|addr1[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[4]~9 ),
	.combout(\EAB0|EABOut[5]~10_combout ),
	.cout(\EAB0|EABOut[5]~11 ));
// synopsys translate_off
defparam \EAB0|EABOut[5]~10 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \MARMUX0|MARMUXOut[5]~5 (
// Equation(s):
// \MARMUX0|MARMUXOut[5]~5_combout  = (\FSM0|selADDR2MUX [1] & ((\EAB0|EABOut[5]~10_combout ))) # (!\FSM0|selADDR2MUX [1] & (\IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\EAB0|EABOut[5]~10_combout ),
	.datad(\FSM0|selADDR2MUX [1]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[5]~5 .lut_mask = 16'hF0CC;
defparam \MARMUX0|MARMUXOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \tsbPC|out[5]~69 (
// Equation(s):
// \tsbPC|out[5]~69_combout  = (\tsbPC|out[5]~28_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[5]~28_combout ),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[5]~69 .lut_mask = 16'hF0FF;
defparam \tsbPC|out[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \RAM0|regMDR|Q~12 (
// Equation(s):
// \RAM0|regMDR|Q~12_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout ) # ((\RAM0|regMDR|Q [5])))) # (!\RAM0|regMDR|Q[6]~0_combout  & (!\RAM0|regMDR|Q[6]~1_combout  & (\tsbPC|out[5]~69_combout )))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\tsbPC|out[5]~69_combout ),
	.datad(\RAM0|regMDR|Q [5]),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~12 .lut_mask = 16'hBA98;
defparam \RAM0|regMDR|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \RAM0|regMAR|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[6] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N3
dffeas \RAM0|regMAR|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[7] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \RAM0|regMAR|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[8] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \RAM0|regMAR|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[9] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \RAM0|regMAR|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[10] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \RAM0|regMAR|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[11] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N9
dffeas \RAM0|regMAR|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[12] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \memDataExt[5]~input (
	.i(memDataExt[5]),
	.ibar(gnd),
	.o(\memDataExt[5]~input_o ));
// synopsys translate_off
defparam \memDataExt[5]~input .bus_hold = "false";
defparam \memDataExt[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \memAddrExt[0]~input (
	.i(memAddrExt[0]),
	.ibar(gnd),
	.o(\memAddrExt[0]~input_o ));
// synopsys translate_off
defparam \memAddrExt[0]~input .bus_hold = "false";
defparam \memAddrExt[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \memAddrExt[1]~input (
	.i(memAddrExt[1]),
	.ibar(gnd),
	.o(\memAddrExt[1]~input_o ));
// synopsys translate_off
defparam \memAddrExt[1]~input .bus_hold = "false";
defparam \memAddrExt[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \memAddrExt[2]~input (
	.i(memAddrExt[2]),
	.ibar(gnd),
	.o(\memAddrExt[2]~input_o ));
// synopsys translate_off
defparam \memAddrExt[2]~input .bus_hold = "false";
defparam \memAddrExt[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \memAddrExt[3]~input (
	.i(memAddrExt[3]),
	.ibar(gnd),
	.o(\memAddrExt[3]~input_o ));
// synopsys translate_off
defparam \memAddrExt[3]~input .bus_hold = "false";
defparam \memAddrExt[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \memAddrExt[4]~input (
	.i(memAddrExt[4]),
	.ibar(gnd),
	.o(\memAddrExt[4]~input_o ));
// synopsys translate_off
defparam \memAddrExt[4]~input .bus_hold = "false";
defparam \memAddrExt[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \memAddrExt[5]~input (
	.i(memAddrExt[5]),
	.ibar(gnd),
	.o(\memAddrExt[5]~input_o ));
// synopsys translate_off
defparam \memAddrExt[5]~input .bus_hold = "false";
defparam \memAddrExt[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \memAddrExt[6]~input (
	.i(memAddrExt[6]),
	.ibar(gnd),
	.o(\memAddrExt[6]~input_o ));
// synopsys translate_off
defparam \memAddrExt[6]~input .bus_hold = "false";
defparam \memAddrExt[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \memAddrExt[7]~input (
	.i(memAddrExt[7]),
	.ibar(gnd),
	.o(\memAddrExt[7]~input_o ));
// synopsys translate_off
defparam \memAddrExt[7]~input .bus_hold = "false";
defparam \memAddrExt[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \memAddrExt[8]~input (
	.i(memAddrExt[8]),
	.ibar(gnd),
	.o(\memAddrExt[8]~input_o ));
// synopsys translate_off
defparam \memAddrExt[8]~input .bus_hold = "false";
defparam \memAddrExt[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \memAddrExt[9]~input (
	.i(memAddrExt[9]),
	.ibar(gnd),
	.o(\memAddrExt[9]~input_o ));
// synopsys translate_off
defparam \memAddrExt[9]~input .bus_hold = "false";
defparam \memAddrExt[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \memAddrExt[10]~input (
	.i(memAddrExt[10]),
	.ibar(gnd),
	.o(\memAddrExt[10]~input_o ));
// synopsys translate_off
defparam \memAddrExt[10]~input .bus_hold = "false";
defparam \memAddrExt[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \memAddrExt[11]~input (
	.i(memAddrExt[11]),
	.ibar(gnd),
	.o(\memAddrExt[11]~input_o ));
// synopsys translate_off
defparam \memAddrExt[11]~input .bus_hold = "false";
defparam \memAddrExt[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \memAddrExt[12]~input (
	.i(memAddrExt[12]),
	.ibar(gnd),
	.o(\memAddrExt[12]~input_o ));
// synopsys translate_off
defparam \memAddrExt[12]~input .bus_hold = "false";
defparam \memAddrExt[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3] = (!\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (!\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3] .lut_mask = 16'h0400;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout  = (\RAM0|regMAR|Q [15] & (!\RAM0|regMAR|Q [13] & !\RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .lut_mask = 16'h000C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout  = (!\memAddrExt[13]~input_o  & (!\memAddrExt[14]~input_o  & \memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0 .lut_mask = 16'h0500;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22 .lut_mask = 16'hADA8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~portadataout ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23 .lut_mask = 16'hDA8A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3] = (!\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w[3] .lut_mask = 16'h0040;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout  = (!\RAM0|regMAR|Q [15] & (!\RAM0|regMAR|Q [13] & \RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .lut_mask = 16'h0300;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout  = (!\memAddrExt[13]~input_o  & (\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .lut_mask = 16'h0050;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3] = (!\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (!\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3] .lut_mask = 16'h0004;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3] = (!\RAM0|regMAR|Q [15] & (!\RAM0|regMAR|Q [13] & !\RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .lut_mask = 16'h0003;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout  = (!\memAddrExt[13]~input_o  & (!\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0 .lut_mask = 16'h0005;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w[3] (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3] = (\memAddrExt[13]~input_o  & (\memWEExt~input_o  & (\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o )))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(\memWEExt~input_o ),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w[3] .lut_mask = 16'h0080;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout  = (!\RAM0|regMAR|Q [15] & (\RAM0|regMAR|Q [13] & \RAM0|regMAR|Q [14]))

	.dataa(gnd),
	.datab(\RAM0|regMAR|Q [15]),
	.datac(\RAM0|regMAR|Q [13]),
	.datad(\RAM0|regMAR|Q [14]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .lut_mask = 16'h3000;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout  = (\memAddrExt[13]~input_o  & (\memAddrExt[14]~input_o  & !\memAddrExt[15]~input_o ))

	.dataa(\memAddrExt[13]~input_o ),
	.datab(gnd),
	.datac(\memAddrExt[14]~input_o ),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .lut_mask = 16'h00A0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [5]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[5]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21 .lut_mask = 16'hEC64;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \RAM0|regMDR|Q~13 (
// Equation(s):
// \RAM0|regMDR|Q~13_combout  = (\RAM0|regMDR|Q~12_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23_combout )) # (!\RAM0|regMDR|Q[6]~1_combout ))) # (!\RAM0|regMDR|Q~12_combout  & (\RAM0|regMDR|Q[6]~1_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21_combout ))))

	.dataa(\RAM0|regMDR|Q~12_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~13 .lut_mask = 16'hE6A2;
defparam \RAM0|regMDR|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N1
dffeas \RAM0|regMDR|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[5] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \tsbPC|out[5]~27 (
// Equation(s):
// \tsbPC|out[5]~27_combout  = (\PC0|regPC|Q [5] & (((\RAM0|regMDR|Q [5])) # (!\FSM0|gateMDR~q ))) # (!\PC0|regPC|Q [5] & (!\FSM0|gatePC~q  & ((\RAM0|regMDR|Q [5]) # (!\FSM0|gateMDR~q ))))

	.dataa(\PC0|regPC|Q [5]),
	.datab(\FSM0|gateMDR~q ),
	.datac(\FSM0|gatePC~q ),
	.datad(\RAM0|regMDR|Q [5]),
	.cin(gnd),
	.combout(\tsbPC|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[5]~27 .lut_mask = 16'hAF23;
defparam \tsbPC|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \FSM0|Selector18~0 (
// Equation(s):
// \FSM0|Selector18~0_combout  = (\IR0|IRreg|Q [2] & (!\FSM0|FSM_state [3] & !\FSM0|dSR2[0]~0_combout ))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [2]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|dSR2[0]~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector18~0 .lut_mask = 16'h000C;
defparam \FSM0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \FSM0|dSR2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR2[2] .is_wysiwyg = "true";
defparam \FSM0|dSR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \FSM0|Selector20~0 (
// Equation(s):
// \FSM0|Selector20~0_combout  = (!\FSM0|dSR2[0]~0_combout  & (!\FSM0|FSM_state [3] & \IR0|IRreg|Q [0]))

	.dataa(gnd),
	.datab(\FSM0|dSR2[0]~0_combout ),
	.datac(\FSM0|FSM_state [3]),
	.datad(\IR0|IRreg|Q [0]),
	.cin(gnd),
	.combout(\FSM0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector20~0 .lut_mask = 16'h0300;
defparam \FSM0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \FSM0|dSR2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR2[0] .is_wysiwyg = "true";
defparam \FSM0|dSR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \FSM0|Selector19~0 (
// Equation(s):
// \FSM0|Selector19~0_combout  = (!\FSM0|dSR2[0]~0_combout  & (!\FSM0|FSM_state [3] & \IR0|IRreg|Q [1]))

	.dataa(gnd),
	.datab(\FSM0|dSR2[0]~0_combout ),
	.datac(\FSM0|FSM_state [3]),
	.datad(\IR0|IRreg|Q [1]),
	.cin(gnd),
	.combout(\FSM0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector19~0 .lut_mask = 16'h0300;
defparam \FSM0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \FSM0|dSR2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR2[1] .is_wysiwyg = "true";
defparam \FSM0|dSR2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~30 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~30_combout  = (\FSM0|dSR2 [1] & (((\RegFile0|regFileRegs[6].regs|Q [5]) # (\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [5] & ((!\FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [5]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [5]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~30 .lut_mask = 16'hCCE2;
defparam \ALURb|SR2MUXOut[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~31 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~31_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[5]~30_combout  & (\RegFile0|regFileRegs[7].regs|Q [5])) # (!\ALURb|SR2MUXOut[5]~30_combout  & ((\RegFile0|regFileRegs[5].regs|Q [5]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[5]~30_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [5]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [5]),
	.datad(\ALURb|SR2MUXOut[5]~30_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~31 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~32 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~32_combout  = (\FSM0|dSR2 [0] & (((\RegFile0|regFileRegs[1].regs|Q [5]) # (\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [5] & ((!\FSM0|dSR2 [1]))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [5]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [5]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~32 .lut_mask = 16'hF0CA;
defparam \ALURb|SR2MUXOut[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~33 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~33_combout  = (\ALURb|SR2MUXOut[5]~32_combout  & ((\RegFile0|regFileRegs[3].regs|Q [5]) # ((!\FSM0|dSR2 [1])))) # (!\ALURb|SR2MUXOut[5]~32_combout  & (((\RegFile0|regFileRegs[2].regs|Q [5] & \FSM0|dSR2 [1]))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [5]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [5]),
	.datac(\ALURb|SR2MUXOut[5]~32_combout ),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~33 .lut_mask = 16'hACF0;
defparam \ALURb|SR2MUXOut[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~34 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~34_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[5]~31_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[5]~33_combout )))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[5]~31_combout ),
	.datad(\ALURb|SR2MUXOut[5]~33_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~34 .lut_mask = 16'h3120;
defparam \ALURb|SR2MUXOut[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[5]~35 (
// Equation(s):
// \ALURb|SR2MUXOut[5]~35_combout  = (\ALURb|SR2MUXOut[5]~34_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[5]~34_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[5]~35 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \FSM0|dALUK[1]~feeder (
// Equation(s):
// \FSM0|dALUK[1]~feeder_combout  = \FSM0|dSR2[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|dSR2[0]~0_combout ),
	.cin(gnd),
	.combout(\FSM0|dALUK[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|dALUK[1]~feeder .lut_mask = 16'hFF00;
defparam \FSM0|dALUK[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \FSM0|dALUK[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|dALUK[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM0|FSM_state [3]),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dALUK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dALUK[1] .is_wysiwyg = "true";
defparam \FSM0|dALUK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \FSM0|Selector25~0 (
// Equation(s):
// \FSM0|Selector25~0_combout  = (\FSM0|dSR2[0]~0_combout ) # (\FSM0|FSM_state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|dSR2[0]~0_combout ),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector25~0 .lut_mask = 16'hFFF0;
defparam \FSM0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \FSM0|dALUK[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dALUK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dALUK[0] .is_wysiwyg = "true";
defparam \FSM0|dALUK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \tsbALU|out[5]~15 (
// Equation(s):
// \tsbALU|out[5]~15_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux10~4_combout  & ((\ALURb|SR2MUXOut[5]~35_combout ) # (\FSM0|dALUK [1]))))

	.dataa(\ALURb|SR2MUXOut[5]~35_combout ),
	.datab(\FSM0|dALUK [1]),
	.datac(\FSM0|dALUK [0]),
	.datad(\RegFile0|out1|Mux10~4_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[5]~15 .lut_mask = 16'hE000;
defparam \tsbALU|out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \ALU0|ALUOut[0]~0 (
// Equation(s):
// \ALU0|ALUOut[0]~0_combout  = (\FSM0|dALUK [1] & !\FSM0|dALUK [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|dALUK [1]),
	.datad(\FSM0|dALUK [0]),
	.cin(gnd),
	.combout(\ALU0|ALUOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|ALUOut[0]~0 .lut_mask = 16'h00F0;
defparam \ALU0|ALUOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~26 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~26_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1]) # (\RegFile0|regFileRegs[1].regs|Q [4])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [4] & (!\FSM0|dSR2 [1])))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [4]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [4]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~26 .lut_mask = 16'hAEA4;
defparam \ALURb|SR2MUXOut[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~27 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~27_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[4]~26_combout  & (\RegFile0|regFileRegs[3].regs|Q [4])) # (!\ALURb|SR2MUXOut[4]~26_combout  & ((\RegFile0|regFileRegs[2].regs|Q [4]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[4]~26_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [4]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [4]),
	.datad(\ALURb|SR2MUXOut[4]~26_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~27 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~24 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~24_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [4]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [4]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [4]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [4]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~24 .lut_mask = 16'hFC0A;
defparam \ALURb|SR2MUXOut[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~25 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~25_combout  = (\ALURb|SR2MUXOut[4]~24_combout  & ((\RegFile0|regFileRegs[7].regs|Q [4]) # ((!\FSM0|dSR2 [0])))) # (!\ALURb|SR2MUXOut[4]~24_combout  & (((\RegFile0|regFileRegs[5].regs|Q [4] & \FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [4]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [4]),
	.datac(\ALURb|SR2MUXOut[4]~24_combout ),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~25 .lut_mask = 16'hACF0;
defparam \ALURb|SR2MUXOut[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~28 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~28_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[4]~25_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[4]~27_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[4]~27_combout ),
	.datad(\ALURb|SR2MUXOut[4]~25_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~28 .lut_mask = 16'h5410;
defparam \ALURb|SR2MUXOut[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \ALURb|SR2MUXOut[4]~29 (
// Equation(s):
// \ALURb|SR2MUXOut[4]~29_combout  = (\ALURb|SR2MUXOut[4]~28_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(\IR0|IRreg|Q [4]),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[4]~28_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[4]~29 .lut_mask = 16'hFFA0;
defparam \ALURb|SR2MUXOut[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~18 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~18_combout  = (\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [3]) # ((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & (((\RegFile0|regFileRegs[4].regs|Q [3] & !\FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [3]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [3]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~18 .lut_mask = 16'hCCB8;
defparam \ALURb|SR2MUXOut[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~19 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~19_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[3]~18_combout  & (\RegFile0|regFileRegs[7].regs|Q [3])) # (!\ALURb|SR2MUXOut[3]~18_combout  & ((\RegFile0|regFileRegs[5].regs|Q [3]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[3]~18_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [3]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [3]),
	.datad(\ALURb|SR2MUXOut[3]~18_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~19 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~20 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~20_combout  = (\FSM0|dSR2 [0] & (((\RegFile0|regFileRegs[1].regs|Q [3]) # (\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [3] & ((!\FSM0|dSR2 [1]))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [3]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [3]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~20 .lut_mask = 16'hF0CA;
defparam \ALURb|SR2MUXOut[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~21 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~21_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[3]~20_combout  & ((\RegFile0|regFileRegs[3].regs|Q [3]))) # (!\ALURb|SR2MUXOut[3]~20_combout  & (\RegFile0|regFileRegs[2].regs|Q [3])))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[3]~20_combout ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [3]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [3]),
	.datad(\ALURb|SR2MUXOut[3]~20_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~21 .lut_mask = 16'hF388;
defparam \ALURb|SR2MUXOut[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~22 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~22_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[3]~19_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[3]~21_combout )))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[3]~19_combout ),
	.datad(\ALURb|SR2MUXOut[3]~21_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~22 .lut_mask = 16'h5140;
defparam \ALURb|SR2MUXOut[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[3]~23 (
// Equation(s):
// \ALURb|SR2MUXOut[3]~23_combout  = (\ALURb|SR2MUXOut[3]~22_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [3]))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [3]),
	.datad(\ALURb|SR2MUXOut[3]~22_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[3]~23 .lut_mask = 16'hFFA0;
defparam \ALURb|SR2MUXOut[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \RegFile0|regFileRegs[5].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \RegFile0|regFileRegs[6].regs|Q[2]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[6].regs|Q[2]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[6].regs|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[6].regs|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \RegFile0|regFileRegs[6].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[6].regs|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~12 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~12_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [2]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [2]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [2]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [2]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~12 .lut_mask = 16'hFC0A;
defparam \ALURb|SR2MUXOut[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~13 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~13_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[2]~12_combout  & ((\RegFile0|regFileRegs[7].regs|Q [2]))) # (!\ALURb|SR2MUXOut[2]~12_combout  & (\RegFile0|regFileRegs[5].regs|Q [2])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[2]~12_combout ))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [2]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [2]),
	.datad(\ALURb|SR2MUXOut[2]~12_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~13 .lut_mask = 16'hF588;
defparam \ALURb|SR2MUXOut[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \RegFile0|regFileRegs[3].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \RegFile0|regFileRegs[2].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \RegFile0|regFileRegs[1].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \RegFile0|regFileRegs[0].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~14 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~14_combout  = (\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [2]) # ((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & (((\RegFile0|regFileRegs[0].regs|Q [2] & !\FSM0|dSR2 [1]))))

	.dataa(\RegFile0|regFileRegs[1].regs|Q [2]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [2]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~14 .lut_mask = 16'hF0AC;
defparam \ALURb|SR2MUXOut[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~15 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~15_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[2]~14_combout  & (\RegFile0|regFileRegs[3].regs|Q [2])) # (!\ALURb|SR2MUXOut[2]~14_combout  & ((\RegFile0|regFileRegs[2].regs|Q [2]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[2]~14_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [2]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [2]),
	.datad(\ALURb|SR2MUXOut[2]~14_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~15 .lut_mask = 16'hDDA0;
defparam \ALURb|SR2MUXOut[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~16 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~16_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[2]~13_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[2]~15_combout )))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[2]~13_combout ),
	.datad(\ALURb|SR2MUXOut[2]~15_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~16 .lut_mask = 16'h5140;
defparam \ALURb|SR2MUXOut[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[2]~17 (
// Equation(s):
// \ALURb|SR2MUXOut[2]~17_combout  = (\ALURb|SR2MUXOut[2]~16_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [2]))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [2]),
	.datad(\ALURb|SR2MUXOut[2]~16_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[2]~17 .lut_mask = 16'hFFA0;
defparam \ALURb|SR2MUXOut[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \RegFile0|regFileRegs[2].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \RegFile0|regFileRegs[3].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \RegFile0|regFileRegs[0].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \RegFile0|regFileRegs[1].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~8 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~8_combout  = (\FSM0|dSR2 [1] & (((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [1]))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [1]))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [1]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~8 .lut_mask = 16'hF4A4;
defparam \ALURb|SR2MUXOut[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~9 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~9_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[1]~8_combout  & ((\RegFile0|regFileRegs[3].regs|Q [1]))) # (!\ALURb|SR2MUXOut[1]~8_combout  & (\RegFile0|regFileRegs[2].regs|Q [1])))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[1]~8_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [1]),
	.datad(\ALURb|SR2MUXOut[1]~8_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~9 .lut_mask = 16'hF588;
defparam \ALURb|SR2MUXOut[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \RegFile0|regFileRegs[7].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \RegFile0|regFileRegs[5].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \RegFile0|regFileRegs[6].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \RegFile0|regFileRegs[4].regs|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[1] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~6 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~6_combout  = (\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [1]) # ((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & (((\RegFile0|regFileRegs[4].regs|Q [1] & !\FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [1]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [1]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~6 .lut_mask = 16'hCCB8;
defparam \ALURb|SR2MUXOut[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~7 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~7_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[1]~6_combout  & (\RegFile0|regFileRegs[7].regs|Q [1])) # (!\ALURb|SR2MUXOut[1]~6_combout  & ((\RegFile0|regFileRegs[5].regs|Q [1]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[1]~6_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [1]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [1]),
	.datad(\ALURb|SR2MUXOut[1]~6_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~7 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~10 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~10_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[1]~7_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[1]~9_combout ))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[1]~9_combout ),
	.datad(\ALURb|SR2MUXOut[1]~7_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~10 .lut_mask = 16'h3210;
defparam \ALURb|SR2MUXOut[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \ALURb|SR2MUXOut[1]~11 (
// Equation(s):
// \ALURb|SR2MUXOut[1]~11_combout  = (\ALURb|SR2MUXOut[1]~10_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [1]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\IR0|IRreg|Q [1]),
	.datad(\ALURb|SR2MUXOut[1]~10_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[1]~11 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \RegFile0|out1|Mux14~0 (
// Equation(s):
// \RegFile0|out1|Mux14~0_combout  = (\FSM0|dSR1 [1] & (((\RegFile0|regFileRegs[6].regs|Q [1]) # (\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [1] & ((!\FSM0|dSR1 [0]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [1]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [1]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux14~0 .lut_mask = 16'hAAE4;
defparam \RegFile0|out1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \RegFile0|out1|Mux14~1 (
// Equation(s):
// \RegFile0|out1|Mux14~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux14~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [1]))) # (!\RegFile0|out1|Mux14~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [1])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux14~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [1]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [1]),
	.datad(\RegFile0|out1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux14~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \RegFile0|out1|Mux14~2 (
// Equation(s):
// \RegFile0|out1|Mux14~2_combout  = (\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1]) # ((\RegFile0|regFileRegs[1].regs|Q [1])))) # (!\FSM0|dSR1 [0] & (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[0].regs|Q [1]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [1]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux14~2 .lut_mask = 16'hB9A8;
defparam \RegFile0|out1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \RegFile0|out1|Mux14~3 (
// Equation(s):
// \RegFile0|out1|Mux14~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux14~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [1])) # (!\RegFile0|out1|Mux14~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [1]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux14~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [1]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [1]),
	.datad(\RegFile0|out1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux14~3 .lut_mask = 16'hBBC0;
defparam \RegFile0|out1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \RegFile0|out1|Mux14~4 (
// Equation(s):
// \RegFile0|out1|Mux14~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux14~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux14~3_combout )))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux14~1_combout ),
	.datad(\RegFile0|out1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux14~4 .lut_mask = 16'hF3C0;
defparam \RegFile0|out1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \RegFile0|regFileRegs[5].regs|Q[0]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[5].regs|Q[0]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[5].regs|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[5].regs|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \RegFile0|regFileRegs[5].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[5].regs|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \RegFile0|regFileRegs[7].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \RegFile0|regFileRegs[6].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \RegFile0|regFileRegs[4].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~0 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~0_combout  = (\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [0]) # ((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & (((\RegFile0|regFileRegs[4].regs|Q [0] & !\FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [0]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [0]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~0 .lut_mask = 16'hCCB8;
defparam \ALURb|SR2MUXOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~1 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~1_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[0]~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [0]))) # (!\ALURb|SR2MUXOut[0]~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [0])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[0]~0_combout ))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [0]),
	.datad(\ALURb|SR2MUXOut[0]~0_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~1 .lut_mask = 16'hF588;
defparam \ALURb|SR2MUXOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \RegFile0|regFileRegs[2].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q[0]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q[0]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile0|regFileRegs[0].regs|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N3
dffeas \RegFile0|regFileRegs[0].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \RegFile0|regFileRegs[1].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~2 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~2_combout  = (\FSM0|dSR2 [1] & (((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [0]))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [0]))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [0]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [0]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~2 .lut_mask = 16'hFC0A;
defparam \ALURb|SR2MUXOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~3 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~3_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[0]~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [0])) # (!\ALURb|SR2MUXOut[0]~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [0]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[0]~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [0]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [0]),
	.datad(\ALURb|SR2MUXOut[0]~2_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~3 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~4 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~4_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[0]~1_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[0]~3_combout )))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\ALURb|SR2MUXOut[0]~1_combout ),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[0]~3_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~4 .lut_mask = 16'h0D08;
defparam \ALURb|SR2MUXOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[0]~5 (
// Equation(s):
// \ALURb|SR2MUXOut[0]~5_combout  = (\ALURb|SR2MUXOut[0]~4_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [0]))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [0]),
	.datad(\ALURb|SR2MUXOut[0]~4_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[0]~5 .lut_mask = 16'hFFA0;
defparam \ALURb|SR2MUXOut[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \ALU0|Add0~0 (
// Equation(s):
// \ALU0|Add0~0_combout  = (\RegFile0|out1|Mux15~4_combout  & (\ALURb|SR2MUXOut[0]~5_combout  $ (VCC))) # (!\RegFile0|out1|Mux15~4_combout  & (\ALURb|SR2MUXOut[0]~5_combout  & VCC))
// \ALU0|Add0~1  = CARRY((\RegFile0|out1|Mux15~4_combout  & \ALURb|SR2MUXOut[0]~5_combout ))

	.dataa(\RegFile0|out1|Mux15~4_combout ),
	.datab(\ALURb|SR2MUXOut[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU0|Add0~0_combout ),
	.cout(\ALU0|Add0~1 ));
// synopsys translate_off
defparam \ALU0|Add0~0 .lut_mask = 16'h6688;
defparam \ALU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \ALU0|Add0~2 (
// Equation(s):
// \ALU0|Add0~2_combout  = (\ALURb|SR2MUXOut[1]~11_combout  & ((\RegFile0|out1|Mux14~4_combout  & (\ALU0|Add0~1  & VCC)) # (!\RegFile0|out1|Mux14~4_combout  & (!\ALU0|Add0~1 )))) # (!\ALURb|SR2MUXOut[1]~11_combout  & ((\RegFile0|out1|Mux14~4_combout  & 
// (!\ALU0|Add0~1 )) # (!\RegFile0|out1|Mux14~4_combout  & ((\ALU0|Add0~1 ) # (GND)))))
// \ALU0|Add0~3  = CARRY((\ALURb|SR2MUXOut[1]~11_combout  & (!\RegFile0|out1|Mux14~4_combout  & !\ALU0|Add0~1 )) # (!\ALURb|SR2MUXOut[1]~11_combout  & ((!\ALU0|Add0~1 ) # (!\RegFile0|out1|Mux14~4_combout ))))

	.dataa(\ALURb|SR2MUXOut[1]~11_combout ),
	.datab(\RegFile0|out1|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~1 ),
	.combout(\ALU0|Add0~2_combout ),
	.cout(\ALU0|Add0~3 ));
// synopsys translate_off
defparam \ALU0|Add0~2 .lut_mask = 16'h9617;
defparam \ALU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \ALU0|Add0~4 (
// Equation(s):
// \ALU0|Add0~4_combout  = ((\RegFile0|out1|Mux13~4_combout  $ (\ALURb|SR2MUXOut[2]~17_combout  $ (!\ALU0|Add0~3 )))) # (GND)
// \ALU0|Add0~5  = CARRY((\RegFile0|out1|Mux13~4_combout  & ((\ALURb|SR2MUXOut[2]~17_combout ) # (!\ALU0|Add0~3 ))) # (!\RegFile0|out1|Mux13~4_combout  & (\ALURb|SR2MUXOut[2]~17_combout  & !\ALU0|Add0~3 )))

	.dataa(\RegFile0|out1|Mux13~4_combout ),
	.datab(\ALURb|SR2MUXOut[2]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~3 ),
	.combout(\ALU0|Add0~4_combout ),
	.cout(\ALU0|Add0~5 ));
// synopsys translate_off
defparam \ALU0|Add0~4 .lut_mask = 16'h698E;
defparam \ALU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \ALU0|Add0~6 (
// Equation(s):
// \ALU0|Add0~6_combout  = (\ALURb|SR2MUXOut[3]~23_combout  & ((\RegFile0|out1|Mux12~4_combout  & (\ALU0|Add0~5  & VCC)) # (!\RegFile0|out1|Mux12~4_combout  & (!\ALU0|Add0~5 )))) # (!\ALURb|SR2MUXOut[3]~23_combout  & ((\RegFile0|out1|Mux12~4_combout  & 
// (!\ALU0|Add0~5 )) # (!\RegFile0|out1|Mux12~4_combout  & ((\ALU0|Add0~5 ) # (GND)))))
// \ALU0|Add0~7  = CARRY((\ALURb|SR2MUXOut[3]~23_combout  & (!\RegFile0|out1|Mux12~4_combout  & !\ALU0|Add0~5 )) # (!\ALURb|SR2MUXOut[3]~23_combout  & ((!\ALU0|Add0~5 ) # (!\RegFile0|out1|Mux12~4_combout ))))

	.dataa(\ALURb|SR2MUXOut[3]~23_combout ),
	.datab(\RegFile0|out1|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~5 ),
	.combout(\ALU0|Add0~6_combout ),
	.cout(\ALU0|Add0~7 ));
// synopsys translate_off
defparam \ALU0|Add0~6 .lut_mask = 16'h9617;
defparam \ALU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \ALU0|Add0~8 (
// Equation(s):
// \ALU0|Add0~8_combout  = ((\RegFile0|out1|Mux11~4_combout  $ (\ALURb|SR2MUXOut[4]~29_combout  $ (!\ALU0|Add0~7 )))) # (GND)
// \ALU0|Add0~9  = CARRY((\RegFile0|out1|Mux11~4_combout  & ((\ALURb|SR2MUXOut[4]~29_combout ) # (!\ALU0|Add0~7 ))) # (!\RegFile0|out1|Mux11~4_combout  & (\ALURb|SR2MUXOut[4]~29_combout  & !\ALU0|Add0~7 )))

	.dataa(\RegFile0|out1|Mux11~4_combout ),
	.datab(\ALURb|SR2MUXOut[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~7 ),
	.combout(\ALU0|Add0~8_combout ),
	.cout(\ALU0|Add0~9 ));
// synopsys translate_off
defparam \ALU0|Add0~8 .lut_mask = 16'h698E;
defparam \ALU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \ALU0|Add0~10 (
// Equation(s):
// \ALU0|Add0~10_combout  = (\ALURb|SR2MUXOut[5]~35_combout  & ((\RegFile0|out1|Mux10~4_combout  & (\ALU0|Add0~9  & VCC)) # (!\RegFile0|out1|Mux10~4_combout  & (!\ALU0|Add0~9 )))) # (!\ALURb|SR2MUXOut[5]~35_combout  & ((\RegFile0|out1|Mux10~4_combout  & 
// (!\ALU0|Add0~9 )) # (!\RegFile0|out1|Mux10~4_combout  & ((\ALU0|Add0~9 ) # (GND)))))
// \ALU0|Add0~11  = CARRY((\ALURb|SR2MUXOut[5]~35_combout  & (!\RegFile0|out1|Mux10~4_combout  & !\ALU0|Add0~9 )) # (!\ALURb|SR2MUXOut[5]~35_combout  & ((!\ALU0|Add0~9 ) # (!\RegFile0|out1|Mux10~4_combout ))))

	.dataa(\ALURb|SR2MUXOut[5]~35_combout ),
	.datab(\RegFile0|out1|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~9 ),
	.combout(\ALU0|Add0~10_combout ),
	.cout(\ALU0|Add0~11 ));
// synopsys translate_off
defparam \ALU0|Add0~10 .lut_mask = 16'h9617;
defparam \ALU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \tsbALU|out[5]~16 (
// Equation(s):
// \tsbALU|out[5]~16_combout  = ((!\FSM0|dALUK [0] & (!\FSM0|dALUK [1] & \ALU0|Add0~10_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\FSM0|gateALU~q ),
	.datad(\ALU0|Add0~10_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[5]~16 .lut_mask = 16'h1F0F;
defparam \tsbALU|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \tsbALU|out[5]~17 (
// Equation(s):
// \tsbALU|out[5]~17_combout  = (\tsbALU|out[5]~15_combout ) # ((\tsbALU|out[5]~16_combout ) # ((!\RegFile0|out1|Mux10~4_combout  & \ALU0|ALUOut[0]~0_combout )))

	.dataa(\tsbALU|out[5]~15_combout ),
	.datab(\RegFile0|out1|Mux10~4_combout ),
	.datac(\ALU0|ALUOut[0]~0_combout ),
	.datad(\tsbALU|out[5]~16_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[5]~17 .lut_mask = 16'hFFBA;
defparam \tsbALU|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \tsbPC|out[5]~28 (
// Equation(s):
// \tsbPC|out[5]~28_combout  = (\tsbPC|out[5]~27_combout  & (\tsbALU|out[5]~17_combout  & ((\MARMUX0|MARMUXOut[5]~5_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\MARMUX0|MARMUXOut[5]~5_combout ),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(\tsbPC|out[5]~27_combout ),
	.datad(\tsbALU|out[5]~17_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[5]~28 .lut_mask = 16'hB000;
defparam \tsbPC|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~6 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~6_combout  = (!\rst~input_o  & ((\tsbPC|out[5]~28_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(gnd),
	.datac(\tsbPC|out[5]~28_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~6 .lut_mask = 16'h00F5;
defparam \RegFile0|regFileRegs[0].regs|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \RAM0|regMAR|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[5] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \memDataExt[4]~input (
	.i(memDataExt[4]),
	.ibar(gnd),
	.o(\memDataExt[4]~input_o ));
// synopsys translate_off
defparam \memDataExt[4]~input .bus_hold = "false";
defparam \memDataExt[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18 .lut_mask = 16'hCBC8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \tsbPC|out[4]~68 (
// Equation(s):
// \tsbPC|out[4]~68_combout  = (\tsbPC|out[4]~26_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(\tsbPC|out[4]~26_combout ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsbPC|out[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[4]~68 .lut_mask = 16'hCFCF;
defparam \tsbPC|out[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16 .lut_mask = 16'hCEC2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [4]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[4]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17 .lut_mask = 16'hF838;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \RAM0|regMDR|Q~10 (
// Equation(s):
// \RAM0|regMDR|Q~10_combout  = (\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17_combout ))) # 
// (!\RAM0|regMDR|Q[6]~1_combout  & (\tsbPC|out[4]~68_combout ))))

	.dataa(\tsbPC|out[4]~68_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.datad(\RAM0|regMDR|Q[6]~1_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~10 .lut_mask = 16'hFC22;
defparam \RAM0|regMDR|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \RAM0|regMDR|Q~11 (
// Equation(s):
// \RAM0|regMDR|Q~11_combout  = (\RAM0|regMDR|Q~10_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19_combout ) # ((!\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q~10_combout  & (((\RAM0|regMDR|Q [4] & \RAM0|regMDR|Q[6]~0_combout 
// ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.datab(\RAM0|regMDR|Q~10_combout ),
	.datac(\RAM0|regMDR|Q [4]),
	.datad(\RAM0|regMDR|Q[6]~0_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~11 .lut_mask = 16'hB8CC;
defparam \RAM0|regMDR|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \RAM0|regMDR|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[4] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \tsbPC|out[4]~25 (
// Equation(s):
// \tsbPC|out[4]~25_combout  = (\PC0|regPC|Q [4] & ((\RAM0|regMDR|Q [4]) # ((!\FSM0|gateMDR~q )))) # (!\PC0|regPC|Q [4] & (!\FSM0|gatePC~q  & ((\RAM0|regMDR|Q [4]) # (!\FSM0|gateMDR~q ))))

	.dataa(\PC0|regPC|Q [4]),
	.datab(\RAM0|regMDR|Q [4]),
	.datac(\FSM0|gateMDR~q ),
	.datad(\FSM0|gatePC~q ),
	.cin(gnd),
	.combout(\tsbPC|out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[4]~25 .lut_mask = 16'h8ACF;
defparam \tsbPC|out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \MARMUX0|MARMUXOut[4]~4 (
// Equation(s):
// \MARMUX0|MARMUXOut[4]~4_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[4]~8_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [4])))

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(gnd),
	.datac(\EAB0|EABOut[4]~8_combout ),
	.datad(\IR0|IRreg|Q [4]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[4]~4 .lut_mask = 16'hF5A0;
defparam \MARMUX0|MARMUXOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \tsbALU|out[4]~12 (
// Equation(s):
// \tsbALU|out[4]~12_combout  = (\RegFile0|out1|Mux11~4_combout  & (\FSM0|dALUK [0] & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[4]~29_combout ))))

	.dataa(\RegFile0|out1|Mux11~4_combout ),
	.datab(\FSM0|dALUK [0]),
	.datac(\FSM0|dALUK [1]),
	.datad(\ALURb|SR2MUXOut[4]~29_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[4]~12 .lut_mask = 16'h8880;
defparam \tsbALU|out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \tsbALU|out[4]~13 (
// Equation(s):
// \tsbALU|out[4]~13_combout  = ((!\FSM0|dALUK [1] & (\ALU0|Add0~8_combout  & !\FSM0|dALUK [0]))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|gateALU~q ),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALU0|Add0~8_combout ),
	.datad(\FSM0|dALUK [0]),
	.cin(gnd),
	.combout(\tsbALU|out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[4]~13 .lut_mask = 16'h5575;
defparam \tsbALU|out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \tsbALU|out[4]~14 (
// Equation(s):
// \tsbALU|out[4]~14_combout  = (\tsbALU|out[4]~12_combout ) # ((\tsbALU|out[4]~13_combout ) # ((!\RegFile0|out1|Mux11~4_combout  & \ALU0|ALUOut[0]~0_combout )))

	.dataa(\tsbALU|out[4]~12_combout ),
	.datab(\RegFile0|out1|Mux11~4_combout ),
	.datac(\ALU0|ALUOut[0]~0_combout ),
	.datad(\tsbALU|out[4]~13_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[4]~14 .lut_mask = 16'hFFBA;
defparam \tsbALU|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \tsbPC|out[4]~26 (
// Equation(s):
// \tsbPC|out[4]~26_combout  = (\tsbPC|out[4]~25_combout  & (\tsbALU|out[4]~14_combout  & ((\MARMUX0|MARMUXOut[4]~4_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\FSM0|gateMARMUX~q ),
	.datab(\tsbPC|out[4]~25_combout ),
	.datac(\MARMUX0|MARMUXOut[4]~4_combout ),
	.datad(\tsbALU|out[4]~14_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[4]~26 .lut_mask = 16'hC400;
defparam \tsbPC|out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~5 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~5_combout  = (!\rst~input_o  & ((\tsbPC|out[4]~26_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\tsbPC|out[4]~26_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~5 .lut_mask = 16'h3311;
defparam \RegFile0|regFileRegs[0].regs|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \RAM0|regMAR|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[4] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \memDataExt[3]~input (
	.i(memDataExt[3]),
	.ibar(gnd),
	.o(\memDataExt[3]~input_o ));
// synopsys translate_off
defparam \memDataExt[3]~input .bus_hold = "false";
defparam \memDataExt[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~portadataout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hBA98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~portadataout  & 
// \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15 .lut_mask = 16'hACF0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [3]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[3]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hB9A8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \tsbPC|out[3]~65 (
// Equation(s):
// \tsbPC|out[3]~65_combout  = (\tsbPC|out[3]~24_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsbPC|out[3]~24_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[3]~65 .lut_mask = 16'hFF55;
defparam \tsbPC|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \RAM0|regMDR|Q~8 (
// Equation(s):
// \RAM0|regMDR|Q~8_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [3])) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\tsbPC|out[3]~65_combout )))))

	.dataa(\RAM0|regMDR|Q [3]),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\tsbPC|out[3]~65_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~8 .lut_mask = 16'hE3E0;
defparam \RAM0|regMDR|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \RAM0|regMDR|Q~9 (
// Equation(s):
// \RAM0|regMDR|Q~9_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~8_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15_combout )) # (!\RAM0|regMDR|Q~8_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13_combout ))))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~8_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.datad(\RAM0|regMDR|Q~8_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~9 .lut_mask = 16'hBBC0;
defparam \RAM0|regMDR|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \RAM0|regMDR|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[3] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \tsbPC|out[3]~23 (
// Equation(s):
// \tsbPC|out[3]~23_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [3] & ((\PC0|regPC|Q [3]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & (((\PC0|regPC|Q [3]) # (!\FSM0|gatePC~q ))))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\RAM0|regMDR|Q [3]),
	.datac(\FSM0|gatePC~q ),
	.datad(\PC0|regPC|Q [3]),
	.cin(gnd),
	.combout(\tsbPC|out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[3]~23 .lut_mask = 16'hDD0D;
defparam \tsbPC|out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \tsbALU|out[3]~9 (
// Equation(s):
// \tsbALU|out[3]~9_combout  = (\RegFile0|out1|Mux12~4_combout  & (\FSM0|dALUK [0] & ((\ALURb|SR2MUXOut[3]~23_combout ) # (\FSM0|dALUK [1]))))

	.dataa(\RegFile0|out1|Mux12~4_combout ),
	.datab(\ALURb|SR2MUXOut[3]~23_combout ),
	.datac(\FSM0|dALUK [0]),
	.datad(\FSM0|dALUK [1]),
	.cin(gnd),
	.combout(\tsbALU|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[3]~9 .lut_mask = 16'hA080;
defparam \tsbALU|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \tsbALU|out[3]~10 (
// Equation(s):
// \tsbALU|out[3]~10_combout  = ((!\FSM0|dALUK [1] & (!\FSM0|dALUK [0] & \ALU0|Add0~6_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|gateALU~q ),
	.datac(\FSM0|dALUK [0]),
	.datad(\ALU0|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[3]~10 .lut_mask = 16'h3733;
defparam \tsbALU|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \tsbALU|out[3]~11 (
// Equation(s):
// \tsbALU|out[3]~11_combout  = (\tsbALU|out[3]~9_combout ) # ((\tsbALU|out[3]~10_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux12~4_combout )))

	.dataa(\tsbALU|out[3]~9_combout ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\RegFile0|out1|Mux12~4_combout ),
	.datad(\tsbALU|out[3]~10_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[3]~11 .lut_mask = 16'hFFAE;
defparam \tsbALU|out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \tsbPC|out[3]~24 (
// Equation(s):
// \tsbPC|out[3]~24_combout  = (\tsbPC|out[3]~23_combout  & (\tsbALU|out[3]~11_combout  & ((\MARMUX0|MARMUXOut[3]~3_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\MARMUX0|MARMUXOut[3]~3_combout ),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(\tsbPC|out[3]~23_combout ),
	.datad(\tsbALU|out[3]~11_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[3]~24 .lut_mask = 16'hB000;
defparam \tsbPC|out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~4 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~4_combout  = (!\rst~input_o  & ((\tsbPC|out[3]~24_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(gnd),
	.datac(\tsbPC|out[3]~24_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~4 .lut_mask = 16'h00F5;
defparam \RegFile0|regFileRegs[0].regs|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \RAM0|regMAR|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[3] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \memDataExt[6]~input (
	.i(memDataExt[6]),
	.ibar(gnd),
	.o(\memDataExt[6]~input_o ));
// synopsys translate_off
defparam \memDataExt[6]~input .bus_hold = "false";
defparam \memDataExt[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25 .lut_mask = 16'hF588;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \RAM0|regMDR|Q~14 (
// Equation(s):
// \RAM0|regMDR|Q~14_combout  = (\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25_combout ))) # 
// (!\RAM0|regMDR|Q[6]~1_combout  & (\tsbPC|out[6]~67_combout ))))

	.dataa(\tsbPC|out[6]~67_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\RAM0|regMDR|Q[6]~1_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~14 .lut_mask = 16'hFC0A;
defparam \RAM0|regMDR|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26 .lut_mask = 16'hDC98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [6]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[6]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27 .lut_mask = 16'hF838;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \RAM0|regMDR|Q~15 (
// Equation(s):
// \RAM0|regMDR|Q~15_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q~14_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27_combout ))) # (!\RAM0|regMDR|Q~14_combout  & (\RAM0|regMDR|Q [6])))) # 
// (!\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q~14_combout ))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|regMDR|Q~14_combout ),
	.datac(\RAM0|regMDR|Q [6]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~15 .lut_mask = 16'hEC64;
defparam \RAM0|regMDR|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N11
dffeas \RAM0|regMDR|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[6] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \PC0|PCInc[6]~25 (
// Equation(s):
// \PC0|PCInc[6]~25_combout  = (\PC0|PC [6] & (!\PC0|PCInc[5]~24 )) # (!\PC0|PC [6] & ((\PC0|PCInc[5]~24 ) # (GND)))
// \PC0|PCInc[6]~26  = CARRY((!\PC0|PCInc[5]~24 ) # (!\PC0|PC [6]))

	.dataa(\PC0|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[5]~24 ),
	.combout(\PC0|PCInc[6]~25_combout ),
	.cout(\PC0|PCInc[6]~26 ));
// synopsys translate_off
defparam \PC0|PCInc[6]~25 .lut_mask = 16'h5A5F;
defparam \PC0|PCInc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N11
dffeas \PC0|PCInc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[6] .is_wysiwyg = "true";
defparam \PC0|PCInc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \RegFile0|regFileRegs[5].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \RegFile0|regFileRegs[7].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \RegFile0|regFileRegs[4].regs|Q[6]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[4].regs|Q[6]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[4].regs|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile0|regFileRegs[4].regs|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \RegFile0|regFileRegs[4].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[4].regs|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \RegFile0|regFileRegs[6].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \RegFile0|out1|Mux9~0 (
// Equation(s):
// \RegFile0|out1|Mux9~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [6]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [6]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [6]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [6]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux9~0 .lut_mask = 16'hFC22;
defparam \RegFile0|out1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \RegFile0|out1|Mux9~1 (
// Equation(s):
// \RegFile0|out1|Mux9~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux9~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [6]))) # (!\RegFile0|out1|Mux9~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [6])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux9~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [6]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [6]),
	.datad(\RegFile0|out1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux9~1 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \RegFile0|regFileRegs[3].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \RegFile0|regFileRegs[2].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \RegFile0|regFileRegs[1].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \RegFile0|regFileRegs[0].regs|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[6] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \RegFile0|out1|Mux9~2 (
// Equation(s):
// \RegFile0|out1|Mux9~2_combout  = (\FSM0|dSR1 [1] & (\FSM0|dSR1 [0])) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[1].regs|Q [6])) # (!\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[0].regs|Q [6])))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [6]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [6]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux9~2 .lut_mask = 16'hD9C8;
defparam \RegFile0|out1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \RegFile0|out1|Mux9~3 (
// Equation(s):
// \RegFile0|out1|Mux9~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux9~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [6])) # (!\RegFile0|out1|Mux9~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [6]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux9~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [6]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [6]),
	.datad(\RegFile0|out1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux9~3 .lut_mask = 16'hDDA0;
defparam \RegFile0|out1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \RegFile0|out1|Mux9~4 (
// Equation(s):
// \RegFile0|out1|Mux9~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux9~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\RegFile0|out1|Mux9~1_combout ),
	.datac(\FSM0|dSR1 [2]),
	.datad(\RegFile0|out1|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux9~4 .lut_mask = 16'hCFC0;
defparam \RegFile0|out1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \EAB0|addr1[6]~6 (
// Equation(s):
// \EAB0|addr1[6]~6_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux9~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [6]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\PC0|regPC|Q [6]),
	.datad(\RegFile0|out1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[6]~6 .lut_mask = 16'hFA50;
defparam \EAB0|addr1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \EAB0|addr2[6]~6 (
// Equation(s):
// \EAB0|addr2[6]~6_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [6]),
	.cin(gnd),
	.combout(\EAB0|addr2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[6]~6 .lut_mask = 16'hF000;
defparam \EAB0|addr2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \EAB0|EABOut[6]~12 (
// Equation(s):
// \EAB0|EABOut[6]~12_combout  = ((\EAB0|addr1[6]~6_combout  $ (\EAB0|addr2[6]~6_combout  $ (!\EAB0|EABOut[5]~11 )))) # (GND)
// \EAB0|EABOut[6]~13  = CARRY((\EAB0|addr1[6]~6_combout  & ((\EAB0|addr2[6]~6_combout ) # (!\EAB0|EABOut[5]~11 ))) # (!\EAB0|addr1[6]~6_combout  & (\EAB0|addr2[6]~6_combout  & !\EAB0|EABOut[5]~11 )))

	.dataa(\EAB0|addr1[6]~6_combout ),
	.datab(\EAB0|addr2[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[5]~11 ),
	.combout(\EAB0|EABOut[6]~12_combout ),
	.cout(\EAB0|EABOut[6]~13 ));
// synopsys translate_off
defparam \EAB0|EABOut[6]~12 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \PC0|PC[6]~18 (
// Equation(s):
// \PC0|PC[6]~18_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[6]~12_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [6] & (!\FSM0|selPCMUX [0])))

	.dataa(\PC0|PCInc [6]),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[6]~12_combout ),
	.cin(gnd),
	.combout(\PC0|PC[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[6]~18 .lut_mask = 16'hF202;
defparam \PC0|PC[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \PC0|PC[6]~19 (
// Equation(s):
// \PC0|PC[6]~19_combout  = (\PC0|PC[6]~18_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[6]~30_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\tsbPC|out[6]~30_combout ),
	.datac(\PC0|PC[6]~18_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[6]~19 .lut_mask = 16'hFDF0;
defparam \PC0|PC[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \PC0|PC[6] (
// Equation(s):
// \PC0|PC [6] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[6]~19_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [6])))

	.dataa(\PC0|PC[6]~19_combout ),
	.datab(gnd),
	.datac(\PC0|PC [6]),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [6]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[6] .lut_mask = 16'hAAF0;
defparam \PC0|PC[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \PC0|regPC|Q~7 (
// Equation(s):
// \PC0|regPC|Q~7_combout  = (!\rst~input_o  & \PC0|PC [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [6]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~7 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N13
dffeas \PC0|regPC|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[6] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \tsbPC|out[6]~29 (
// Equation(s):
// \tsbPC|out[6]~29_combout  = (\RAM0|regMDR|Q [6] & (((\PC0|regPC|Q [6]) # (!\FSM0|gatePC~q )))) # (!\RAM0|regMDR|Q [6] & (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [6]) # (!\FSM0|gatePC~q ))))

	.dataa(\RAM0|regMDR|Q [6]),
	.datab(\FSM0|gateMDR~q ),
	.datac(\FSM0|gatePC~q ),
	.datad(\PC0|regPC|Q [6]),
	.cin(gnd),
	.combout(\tsbPC|out[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[6]~29 .lut_mask = 16'hBB0B;
defparam \tsbPC|out[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \MARMUX0|MARMUXOut[6]~6 (
// Equation(s):
// \MARMUX0|MARMUXOut[6]~6_combout  = (\FSM0|selADDR2MUX [1] & ((\EAB0|EABOut[6]~12_combout ))) # (!\FSM0|selADDR2MUX [1] & (\IR0|IRreg|Q [6]))

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [6]),
	.datad(\EAB0|EABOut[6]~12_combout ),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[6]~6 .lut_mask = 16'hFA50;
defparam \MARMUX0|MARMUXOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~38 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~38_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1]) # (\RegFile0|regFileRegs[1].regs|Q [6])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [6] & (!\FSM0|dSR2 [1])))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [6]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [6]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~38 .lut_mask = 16'hAEA4;
defparam \ALURb|SR2MUXOut[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~39 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~39_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[6]~38_combout  & (\RegFile0|regFileRegs[3].regs|Q [6])) # (!\ALURb|SR2MUXOut[6]~38_combout  & ((\RegFile0|regFileRegs[2].regs|Q [6]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[6]~38_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [6]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [6]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\ALURb|SR2MUXOut[6]~38_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~39 .lut_mask = 16'hAFC0;
defparam \ALURb|SR2MUXOut[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~36 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~36_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [6]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [6]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [6]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [6]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~36 .lut_mask = 16'hFC0A;
defparam \ALURb|SR2MUXOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~37 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~37_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[6]~36_combout  & (\RegFile0|regFileRegs[7].regs|Q [6])) # (!\ALURb|SR2MUXOut[6]~36_combout  & ((\RegFile0|regFileRegs[5].regs|Q [6]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[6]~36_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [6]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [6]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\ALURb|SR2MUXOut[6]~36_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~37 .lut_mask = 16'hAFC0;
defparam \ALURb|SR2MUXOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~40 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~40_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[6]~37_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[6]~39_combout ))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[6]~39_combout ),
	.datad(\ALURb|SR2MUXOut[6]~37_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~40 .lut_mask = 16'h3210;
defparam \ALURb|SR2MUXOut[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \ALURb|SR2MUXOut[6]~41 (
// Equation(s):
// \ALURb|SR2MUXOut[6]~41_combout  = (\ALURb|SR2MUXOut[6]~40_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [4]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\IR0|IRreg|Q [4]),
	.datad(\ALURb|SR2MUXOut[6]~40_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[6]~41 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \tsbALU|out[6]~18 (
// Equation(s):
// \tsbALU|out[6]~18_combout  = (\RegFile0|out1|Mux9~4_combout  & (\FSM0|dALUK [0] & ((\ALURb|SR2MUXOut[6]~41_combout ) # (\FSM0|dALUK [1]))))

	.dataa(\RegFile0|out1|Mux9~4_combout ),
	.datab(\FSM0|dALUK [0]),
	.datac(\ALURb|SR2MUXOut[6]~41_combout ),
	.datad(\FSM0|dALUK [1]),
	.cin(gnd),
	.combout(\tsbALU|out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[6]~18 .lut_mask = 16'h8880;
defparam \tsbALU|out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \ALU0|Add0~12 (
// Equation(s):
// \ALU0|Add0~12_combout  = ((\ALURb|SR2MUXOut[6]~41_combout  $ (\RegFile0|out1|Mux9~4_combout  $ (!\ALU0|Add0~11 )))) # (GND)
// \ALU0|Add0~13  = CARRY((\ALURb|SR2MUXOut[6]~41_combout  & ((\RegFile0|out1|Mux9~4_combout ) # (!\ALU0|Add0~11 ))) # (!\ALURb|SR2MUXOut[6]~41_combout  & (\RegFile0|out1|Mux9~4_combout  & !\ALU0|Add0~11 )))

	.dataa(\ALURb|SR2MUXOut[6]~41_combout ),
	.datab(\RegFile0|out1|Mux9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~11 ),
	.combout(\ALU0|Add0~12_combout ),
	.cout(\ALU0|Add0~13 ));
// synopsys translate_off
defparam \ALU0|Add0~12 .lut_mask = 16'h698E;
defparam \ALU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \tsbALU|out[6]~19 (
// Equation(s):
// \tsbALU|out[6]~19_combout  = ((!\FSM0|dALUK [0] & (\ALU0|Add0~12_combout  & !\FSM0|dALUK [1]))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|gateALU~q ),
	.datab(\FSM0|dALUK [0]),
	.datac(\ALU0|Add0~12_combout ),
	.datad(\FSM0|dALUK [1]),
	.cin(gnd),
	.combout(\tsbALU|out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[6]~19 .lut_mask = 16'h5575;
defparam \tsbALU|out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \tsbALU|out[6]~20 (
// Equation(s):
// \tsbALU|out[6]~20_combout  = (\tsbALU|out[6]~18_combout ) # ((\tsbALU|out[6]~19_combout ) # ((!\RegFile0|out1|Mux9~4_combout  & \ALU0|ALUOut[0]~0_combout )))

	.dataa(\RegFile0|out1|Mux9~4_combout ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\tsbALU|out[6]~18_combout ),
	.datad(\tsbALU|out[6]~19_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[6]~20 .lut_mask = 16'hFFF4;
defparam \tsbALU|out[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \tsbPC|out[6]~30 (
// Equation(s):
// \tsbPC|out[6]~30_combout  = (\tsbPC|out[6]~29_combout  & (\tsbALU|out[6]~20_combout  & ((\MARMUX0|MARMUXOut[6]~6_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\tsbPC|out[6]~29_combout ),
	.datab(\MARMUX0|MARMUXOut[6]~6_combout ),
	.datac(\FSM0|gateMARMUX~q ),
	.datad(\tsbALU|out[6]~20_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[6]~30 .lut_mask = 16'h8A00;
defparam \tsbPC|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~7 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~7_combout  = (!\rst~input_o  & ((\tsbPC|out[6]~30_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\tsbPC|out[6]~30_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~7 .lut_mask = 16'h3311;
defparam \RegFile0|regFileRegs[0].regs|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \IR0|IRreg|Q[6]~feeder (
// Equation(s):
// \IR0|IRreg|Q[6]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~7_combout ),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \IR0|IRreg|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \IR0|IRreg|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[6] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \FSM0|Selector17~0 (
// Equation(s):
// \FSM0|Selector17~0_combout  = (\FSM0|dSR1[0]~1_combout  & \IR0|IRreg|Q [6])

	.dataa(gnd),
	.datab(\FSM0|dSR1[0]~1_combout ),
	.datac(gnd),
	.datad(\IR0|IRreg|Q [6]),
	.cin(gnd),
	.combout(\FSM0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector17~0 .lut_mask = 16'hCC00;
defparam \FSM0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \FSM0|dSR1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR1[0] .is_wysiwyg = "true";
defparam \FSM0|dSR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \RegFile0|out1|Mux5~2 (
// Equation(s):
// \RegFile0|out1|Mux5~2_combout  = (\FSM0|dSR1 [1] & (((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [10]))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [10]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [10]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [10]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux5~2 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \RegFile0|regFileRegs[2].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \RegFile0|regFileRegs[3].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \RegFile0|out1|Mux5~3 (
// Equation(s):
// \RegFile0|out1|Mux5~3_combout  = (\RegFile0|out1|Mux5~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [10])) # (!\FSM0|dSR1 [1]))) # (!\RegFile0|out1|Mux5~2_combout  & (\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[2].regs|Q [10])))

	.dataa(\RegFile0|out1|Mux5~2_combout ),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [10]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [10]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux5~3 .lut_mask = 16'hEA62;
defparam \RegFile0|out1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \RegFile0|regFileRegs[7].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \RegFile0|regFileRegs[5].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \RegFile0|regFileRegs[4].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \RegFile0|regFileRegs[6].regs|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[10] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \RegFile0|out1|Mux5~0 (
// Equation(s):
// \RegFile0|out1|Mux5~0_combout  = (\FSM0|dSR1 [1] & (((\RegFile0|regFileRegs[6].regs|Q [10]) # (\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [10] & ((!\FSM0|dSR1 [0]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [10]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [10]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux5~0 .lut_mask = 16'hAAE4;
defparam \RegFile0|out1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \RegFile0|out1|Mux5~1 (
// Equation(s):
// \RegFile0|out1|Mux5~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux5~0_combout  & (\RegFile0|regFileRegs[7].regs|Q [10])) # (!\RegFile0|out1|Mux5~0_combout  & ((\RegFile0|regFileRegs[5].regs|Q [10]))))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux5~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[7].regs|Q [10]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [10]),
	.datad(\RegFile0|out1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux5~1 .lut_mask = 16'hDDA0;
defparam \RegFile0|out1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \RegFile0|out1|Mux5~4 (
// Equation(s):
// \RegFile0|out1|Mux5~4_combout  = (\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux5~1_combout ))) # (!\FSM0|dSR1 [2] & (\RegFile0|out1|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux5~3_combout ),
	.datad(\RegFile0|out1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux5~4 .lut_mask = 16'hFC30;
defparam \RegFile0|out1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \PC0|PCInc[9]~31 (
// Equation(s):
// \PC0|PCInc[9]~31_combout  = (\PC0|PC [9] & (\PC0|PCInc[8]~30  $ (GND))) # (!\PC0|PC [9] & (!\PC0|PCInc[8]~30  & VCC))
// \PC0|PCInc[9]~32  = CARRY((\PC0|PC [9] & !\PC0|PCInc[8]~30 ))

	.dataa(\PC0|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[8]~30 ),
	.combout(\PC0|PCInc[9]~31_combout ),
	.cout(\PC0|PCInc[9]~32 ));
// synopsys translate_off
defparam \PC0|PCInc[9]~31 .lut_mask = 16'hA50A;
defparam \PC0|PCInc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \PC0|PCInc[10]~33 (
// Equation(s):
// \PC0|PCInc[10]~33_combout  = (\PC0|PC [10] & (!\PC0|PCInc[9]~32 )) # (!\PC0|PC [10] & ((\PC0|PCInc[9]~32 ) # (GND)))
// \PC0|PCInc[10]~34  = CARRY((!\PC0|PCInc[9]~32 ) # (!\PC0|PC [10]))

	.dataa(gnd),
	.datab(\PC0|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[9]~32 ),
	.combout(\PC0|PCInc[10]~33_combout ),
	.cout(\PC0|PCInc[10]~34 ));
// synopsys translate_off
defparam \PC0|PCInc[10]~33 .lut_mask = 16'h3C3F;
defparam \PC0|PCInc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N19
dffeas \PC0|PCInc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[10] .is_wysiwyg = "true";
defparam \PC0|PCInc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \PC0|PC[10]~26 (
// Equation(s):
// \PC0|PC[10]~26_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[10]~20_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & (\PC0|PCInc [10])))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\PC0|PCInc [10]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[10]~20_combout ),
	.cin(gnd),
	.combout(\PC0|PC[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[10]~26 .lut_mask = 16'hF404;
defparam \PC0|PC[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \PC0|PC[10]~36 (
// Equation(s):
// \PC0|PC[10]~36_combout  = (\PC0|PC[10]~26_combout ) # ((\FSM0|selPCMUX [0] & (!\FSM0|selADDR1MUX~q  & \tsbPC|out[10]~38_combout )))

	.dataa(\PC0|PC[10]~26_combout ),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\tsbPC|out[10]~38_combout ),
	.cin(gnd),
	.combout(\PC0|PC[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[10]~36 .lut_mask = 16'hAEAA;
defparam \PC0|PC[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \PC0|PC[10] (
// Equation(s):
// \PC0|PC [10] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[10]~36_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [10])))

	.dataa(\PC0|PC[10]~36_combout ),
	.datab(gnd),
	.datac(\PC0|PC [10]),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [10]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[10] .lut_mask = 16'hAAF0;
defparam \PC0|PC[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \PC0|regPC|Q~11 (
// Equation(s):
// \PC0|regPC|Q~11_combout  = (!\rst~input_o  & \PC0|PC [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\PC0|PC [10]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~11 .lut_mask = 16'h0F00;
defparam \PC0|regPC|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \PC0|regPC|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[10] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \EAB0|addr1[10]~10 (
// Equation(s):
// \EAB0|addr1[10]~10_combout  = (\FSM0|selADDR1MUX~q  & (\RegFile0|out1|Mux5~4_combout )) # (!\FSM0|selADDR1MUX~q  & ((\PC0|regPC|Q [10])))

	.dataa(gnd),
	.datab(\FSM0|selADDR1MUX~q ),
	.datac(\RegFile0|out1|Mux5~4_combout ),
	.datad(\PC0|regPC|Q [10]),
	.cin(gnd),
	.combout(\EAB0|addr1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[10]~10 .lut_mask = 16'hF3C0;
defparam \EAB0|addr1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \PC0|regPC|Q~9 (
// Equation(s):
// \PC0|regPC|Q~9_combout  = (!\rst~input_o  & \PC0|PC [8])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC0|PC [8]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~9 .lut_mask = 16'h5500;
defparam \PC0|regPC|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N25
dffeas \PC0|regPC|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[8] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \RegFile0|regFileRegs[7].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \RegFile0|regFileRegs[5].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \RegFile0|regFileRegs[4].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \RegFile0|regFileRegs[6].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \RegFile0|out1|Mux7~0 (
// Equation(s):
// \RegFile0|out1|Mux7~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [8]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [8]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [8]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [8]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux7~0 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \RegFile0|out1|Mux7~1 (
// Equation(s):
// \RegFile0|out1|Mux7~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux7~0_combout  & (\RegFile0|regFileRegs[7].regs|Q [8])) # (!\RegFile0|out1|Mux7~0_combout  & ((\RegFile0|regFileRegs[5].regs|Q [8]))))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux7~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[7].regs|Q [8]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [8]),
	.datad(\RegFile0|out1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux7~1 .lut_mask = 16'hDDA0;
defparam \RegFile0|out1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \RegFile0|regFileRegs[3].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \RegFile0|regFileRegs[2].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \RegFile0|regFileRegs[1].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \RegFile0|regFileRegs[0].regs|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[8] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \RegFile0|out1|Mux7~2 (
// Equation(s):
// \RegFile0|out1|Mux7~2_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [8]) # ((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (((!\FSM0|dSR1 [1] & \RegFile0|regFileRegs[0].regs|Q [8]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [8]),
	.datac(\FSM0|dSR1 [1]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [8]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux7~2 .lut_mask = 16'hADA8;
defparam \RegFile0|out1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \RegFile0|out1|Mux7~3 (
// Equation(s):
// \RegFile0|out1|Mux7~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux7~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [8])) # (!\RegFile0|out1|Mux7~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [8]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux7~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [8]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [8]),
	.datad(\RegFile0|out1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux7~3 .lut_mask = 16'hDDA0;
defparam \RegFile0|out1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \RegFile0|out1|Mux7~4 (
// Equation(s):
// \RegFile0|out1|Mux7~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux7~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux7~3_combout )))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux7~1_combout ),
	.datad(\RegFile0|out1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux7~4 .lut_mask = 16'hF5A0;
defparam \RegFile0|out1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \EAB0|addr1[8]~8 (
// Equation(s):
// \EAB0|addr1[8]~8_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux7~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [8]))

	.dataa(gnd),
	.datab(\PC0|regPC|Q [8]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[8]~8 .lut_mask = 16'hFC0C;
defparam \EAB0|addr1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \EAB0|addr2[7]~7 (
// Equation(s):
// \EAB0|addr2[7]~7_combout  = (\FSM0|selADDR2MUX [1] & \IR0|IRreg|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [7]),
	.cin(gnd),
	.combout(\EAB0|addr2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr2[7]~7 .lut_mask = 16'hF000;
defparam \EAB0|addr2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \PC0|regPC|Q~8 (
// Equation(s):
// \PC0|regPC|Q~8_combout  = (!\rst~input_o  & \PC0|PC [7])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [7]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~8 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \PC0|regPC|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[7] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \RegFile0|regFileRegs[5].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \RegFile0|regFileRegs[7].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \RegFile0|regFileRegs[4].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \RegFile0|regFileRegs[6].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \RegFile0|out1|Mux8~0 (
// Equation(s):
// \RegFile0|out1|Mux8~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [7]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [7]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [7]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [7]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux8~0 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \RegFile0|out1|Mux8~1 (
// Equation(s):
// \RegFile0|out1|Mux8~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux8~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [7]))) # (!\RegFile0|out1|Mux8~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [7])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux8~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [7]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [7]),
	.datad(\RegFile0|out1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux8~1 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \RegFile0|regFileRegs[2].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \RegFile0|regFileRegs[3].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \RegFile0|regFileRegs[1].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \RegFile0|regFileRegs[0].regs|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[7] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \RegFile0|out1|Mux8~2 (
// Equation(s):
// \RegFile0|out1|Mux8~2_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [7]) # ((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (((!\FSM0|dSR1 [1] & \RegFile0|regFileRegs[0].regs|Q [7]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [7]),
	.datac(\FSM0|dSR1 [1]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [7]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux8~2 .lut_mask = 16'hADA8;
defparam \RegFile0|out1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \RegFile0|out1|Mux8~3 (
// Equation(s):
// \RegFile0|out1|Mux8~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux8~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [7]))) # (!\RegFile0|out1|Mux8~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [7])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux8~2_combout ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [7]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [7]),
	.datad(\RegFile0|out1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux8~3 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \RegFile0|out1|Mux8~4 (
// Equation(s):
// \RegFile0|out1|Mux8~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux8~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux8~3_combout )))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux8~1_combout ),
	.datad(\RegFile0|out1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux8~4 .lut_mask = 16'hF5A0;
defparam \RegFile0|out1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \EAB0|addr1[7]~7 (
// Equation(s):
// \EAB0|addr1[7]~7_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux8~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [7]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\PC0|regPC|Q [7]),
	.datad(\RegFile0|out1|Mux8~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[7]~7 .lut_mask = 16'hFA50;
defparam \EAB0|addr1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \EAB0|EABOut[7]~14 (
// Equation(s):
// \EAB0|EABOut[7]~14_combout  = (\EAB0|addr2[7]~7_combout  & ((\EAB0|addr1[7]~7_combout  & (\EAB0|EABOut[6]~13  & VCC)) # (!\EAB0|addr1[7]~7_combout  & (!\EAB0|EABOut[6]~13 )))) # (!\EAB0|addr2[7]~7_combout  & ((\EAB0|addr1[7]~7_combout  & 
// (!\EAB0|EABOut[6]~13 )) # (!\EAB0|addr1[7]~7_combout  & ((\EAB0|EABOut[6]~13 ) # (GND)))))
// \EAB0|EABOut[7]~15  = CARRY((\EAB0|addr2[7]~7_combout  & (!\EAB0|addr1[7]~7_combout  & !\EAB0|EABOut[6]~13 )) # (!\EAB0|addr2[7]~7_combout  & ((!\EAB0|EABOut[6]~13 ) # (!\EAB0|addr1[7]~7_combout ))))

	.dataa(\EAB0|addr2[7]~7_combout ),
	.datab(\EAB0|addr1[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[6]~13 ),
	.combout(\EAB0|EABOut[7]~14_combout ),
	.cout(\EAB0|EABOut[7]~15 ));
// synopsys translate_off
defparam \EAB0|EABOut[7]~14 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \EAB0|EABOut[8]~16 (
// Equation(s):
// \EAB0|EABOut[8]~16_combout  = ((\EAB0|addr2[15]~8_combout  $ (\EAB0|addr1[8]~8_combout  $ (!\EAB0|EABOut[7]~15 )))) # (GND)
// \EAB0|EABOut[8]~17  = CARRY((\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[8]~8_combout ) # (!\EAB0|EABOut[7]~15 ))) # (!\EAB0|addr2[15]~8_combout  & (\EAB0|addr1[8]~8_combout  & !\EAB0|EABOut[7]~15 )))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[7]~15 ),
	.combout(\EAB0|EABOut[8]~16_combout ),
	.cout(\EAB0|EABOut[8]~17 ));
// synopsys translate_off
defparam \EAB0|EABOut[8]~16 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \EAB0|EABOut[9]~18 (
// Equation(s):
// \EAB0|EABOut[9]~18_combout  = (\EAB0|addr1[9]~9_combout  & ((\EAB0|addr2[15]~8_combout  & (\EAB0|EABOut[8]~17  & VCC)) # (!\EAB0|addr2[15]~8_combout  & (!\EAB0|EABOut[8]~17 )))) # (!\EAB0|addr1[9]~9_combout  & ((\EAB0|addr2[15]~8_combout  & 
// (!\EAB0|EABOut[8]~17 )) # (!\EAB0|addr2[15]~8_combout  & ((\EAB0|EABOut[8]~17 ) # (GND)))))
// \EAB0|EABOut[9]~19  = CARRY((\EAB0|addr1[9]~9_combout  & (!\EAB0|addr2[15]~8_combout  & !\EAB0|EABOut[8]~17 )) # (!\EAB0|addr1[9]~9_combout  & ((!\EAB0|EABOut[8]~17 ) # (!\EAB0|addr2[15]~8_combout ))))

	.dataa(\EAB0|addr1[9]~9_combout ),
	.datab(\EAB0|addr2[15]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[8]~17 ),
	.combout(\EAB0|EABOut[9]~18_combout ),
	.cout(\EAB0|EABOut[9]~19 ));
// synopsys translate_off
defparam \EAB0|EABOut[9]~18 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \EAB0|EABOut[10]~20 (
// Equation(s):
// \EAB0|EABOut[10]~20_combout  = ((\EAB0|addr2[15]~8_combout  $ (\EAB0|addr1[10]~10_combout  $ (!\EAB0|EABOut[9]~19 )))) # (GND)
// \EAB0|EABOut[10]~21  = CARRY((\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[10]~10_combout ) # (!\EAB0|EABOut[9]~19 ))) # (!\EAB0|addr2[15]~8_combout  & (\EAB0|addr1[10]~10_combout  & !\EAB0|EABOut[9]~19 )))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[9]~19 ),
	.combout(\EAB0|EABOut[10]~20_combout ),
	.cout(\EAB0|EABOut[10]~21 ));
// synopsys translate_off
defparam \EAB0|EABOut[10]~20 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \tsbMARMUX|out[10]~3 (
// Equation(s):
// \tsbMARMUX|out[10]~3_combout  = ((\FSM0|selADDR2MUX [1] & \EAB0|EABOut[10]~20_combout )) # (!\FSM0|gateMARMUX~q )

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(gnd),
	.datad(\EAB0|EABOut[10]~20_combout ),
	.cin(gnd),
	.combout(\tsbMARMUX|out[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tsbMARMUX|out[10]~3 .lut_mask = 16'hBB33;
defparam \tsbMARMUX|out[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \memDataExt[10]~input (
	.i(memDataExt[10]),
	.ibar(gnd),
	.o(\memDataExt[10]~input_o ));
// synopsys translate_off
defparam \memDataExt[10]~input .bus_hold = "false";
defparam \memDataExt[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~portadataout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40 .lut_mask = 16'hBA98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \RAM0|regMDR|Q~22 (
// Equation(s):
// \RAM0|regMDR|Q~22_combout  = (\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41_combout )) # 
// (!\RAM0|regMDR|Q[6]~1_combout  & ((\tsbPC|out[10]~38_combout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\tsbPC|out[10]~38_combout ),
	.datad(\RAM0|regMDR|Q[6]~1_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~22 .lut_mask = 16'hEE30;
defparam \RAM0|regMDR|Q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42 .lut_mask = 16'hFA44;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [10]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[10]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43 .lut_mask = 16'hDAD0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \RAM0|regMDR|Q~23 (
// Equation(s):
// \RAM0|regMDR|Q~23_combout  = (\RAM0|regMDR|Q~22_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43_combout )) # (!\RAM0|regMDR|Q[6]~0_combout ))) # (!\RAM0|regMDR|Q~22_combout  & (\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q 
// [10])))

	.dataa(\RAM0|regMDR|Q~22_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\RAM0|regMDR|Q [10]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~23 .lut_mask = 16'hEA62;
defparam \RAM0|regMDR|Q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \RAM0|regMDR|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[10] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \tsbPC|out[10]~37 (
// Equation(s):
// \tsbPC|out[10]~37_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [10] & ((\PC0|regPC|Q [10]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & (((\PC0|regPC|Q [10])) # (!\FSM0|gatePC~q )))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\FSM0|gatePC~q ),
	.datac(\RAM0|regMDR|Q [10]),
	.datad(\PC0|regPC|Q [10]),
	.cin(gnd),
	.combout(\tsbPC|out[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[10]~37 .lut_mask = 16'hF531;
defparam \tsbPC|out[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~62 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~62_combout  = (\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [10]) # ((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & (((\RegFile0|regFileRegs[0].regs|Q [10] & !\FSM0|dSR2 [1]))))

	.dataa(\RegFile0|regFileRegs[1].regs|Q [10]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [10]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~62 .lut_mask = 16'hCCB8;
defparam \ALURb|SR2MUXOut[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~63 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~63_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[10]~62_combout  & (\RegFile0|regFileRegs[3].regs|Q [10])) # (!\ALURb|SR2MUXOut[10]~62_combout  & ((\RegFile0|regFileRegs[2].regs|Q [10]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[10]~62_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [10]),
	.datac(\ALURb|SR2MUXOut[10]~62_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [10]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~63 .lut_mask = 16'hDAD0;
defparam \ALURb|SR2MUXOut[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~60 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~60_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [10]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [10]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [10]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [10]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~60 .lut_mask = 16'hFA44;
defparam \ALURb|SR2MUXOut[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~61 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~61_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[10]~60_combout  & ((\RegFile0|regFileRegs[7].regs|Q [10]))) # (!\ALURb|SR2MUXOut[10]~60_combout  & (\RegFile0|regFileRegs[5].regs|Q [10])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[10]~60_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [10]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [10]),
	.datad(\ALURb|SR2MUXOut[10]~60_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~61 .lut_mask = 16'hF388;
defparam \ALURb|SR2MUXOut[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~64 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~64_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[10]~61_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[10]~63_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\ALURb|SR2MUXOut[10]~63_combout ),
	.datac(\FSM0|dSR2 [2]),
	.datad(\ALURb|SR2MUXOut[10]~61_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~64 .lut_mask = 16'h5404;
defparam \ALURb|SR2MUXOut[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[10]~65 (
// Equation(s):
// \ALURb|SR2MUXOut[10]~65_combout  = (\ALURb|SR2MUXOut[10]~64_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[10]~64_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[10]~65 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \tsbALU|out[10]~30 (
// Equation(s):
// \tsbALU|out[10]~30_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux5~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[10]~65_combout ))))

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|dALUK [0]),
	.datac(\RegFile0|out1|Mux5~4_combout ),
	.datad(\ALURb|SR2MUXOut[10]~65_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[10]~30 .lut_mask = 16'hC080;
defparam \tsbALU|out[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \RegFile0|regFileRegs[2].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \RegFile0|regFileRegs[3].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \RegFile0|regFileRegs[0].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \RegFile0|regFileRegs[1].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \RegFile0|out1|Mux6~2 (
// Equation(s):
// \RegFile0|out1|Mux6~2_combout  = (\FSM0|dSR1 [0] & (((\RegFile0|regFileRegs[1].regs|Q [9]) # (\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [9] & ((!\FSM0|dSR1 [1]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [9]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [9]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux6~2 .lut_mask = 16'hAAE4;
defparam \RegFile0|out1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \RegFile0|out1|Mux6~3 (
// Equation(s):
// \RegFile0|out1|Mux6~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux6~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [9]))) # (!\RegFile0|out1|Mux6~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [9])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux6~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [9]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [9]),
	.datad(\RegFile0|out1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux6~3 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \RegFile0|regFileRegs[5].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \RegFile0|regFileRegs[7].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \RegFile0|regFileRegs[4].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \RegFile0|regFileRegs[6].regs|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[9] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \RegFile0|out1|Mux6~0 (
// Equation(s):
// \RegFile0|out1|Mux6~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [9]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [9]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [9]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [9]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux6~0 .lut_mask = 16'hFC22;
defparam \RegFile0|out1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \RegFile0|out1|Mux6~1 (
// Equation(s):
// \RegFile0|out1|Mux6~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux6~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [9]))) # (!\RegFile0|out1|Mux6~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [9])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux6~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [9]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [9]),
	.datad(\RegFile0|out1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux6~1 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \RegFile0|out1|Mux6~4 (
// Equation(s):
// \RegFile0|out1|Mux6~4_combout  = (\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux6~1_combout ))) # (!\FSM0|dSR1 [2] & (\RegFile0|out1|Mux6~3_combout ))

	.dataa(\FSM0|dSR1 [2]),
	.datab(\RegFile0|out1|Mux6~3_combout ),
	.datac(gnd),
	.datad(\RegFile0|out1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux6~4 .lut_mask = 16'hEE44;
defparam \RegFile0|out1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~54 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~54_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [9]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [9]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [9]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [9]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~54 .lut_mask = 16'hFA44;
defparam \ALURb|SR2MUXOut[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~55 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~55_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[9]~54_combout  & (\RegFile0|regFileRegs[7].regs|Q [9])) # (!\ALURb|SR2MUXOut[9]~54_combout  & ((\RegFile0|regFileRegs[5].regs|Q [9]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[9]~54_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [9]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [9]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\ALURb|SR2MUXOut[9]~54_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~55 .lut_mask = 16'hAFC0;
defparam \ALURb|SR2MUXOut[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~56 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~56_combout  = (\FSM0|dSR2 [1] & (\FSM0|dSR2 [0])) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[1].regs|Q [9])) # (!\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[0].regs|Q [9])))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [9]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [9]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~56 .lut_mask = 16'hD9C8;
defparam \ALURb|SR2MUXOut[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~57 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~57_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[9]~56_combout  & (\RegFile0|regFileRegs[3].regs|Q [9])) # (!\ALURb|SR2MUXOut[9]~56_combout  & ((\RegFile0|regFileRegs[2].regs|Q [9]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[9]~56_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [9]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\ALURb|SR2MUXOut[9]~56_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [9]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~57 .lut_mask = 16'hBCB0;
defparam \ALURb|SR2MUXOut[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~58 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~58_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[9]~55_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[9]~57_combout )))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[9]~55_combout ),
	.datad(\ALURb|SR2MUXOut[9]~57_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~58 .lut_mask = 16'h5140;
defparam \ALURb|SR2MUXOut[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \ALURb|SR2MUXOut[9]~59 (
// Equation(s):
// \ALURb|SR2MUXOut[9]~59_combout  = (\ALURb|SR2MUXOut[9]~58_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [4]))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\IR0|IRreg|Q [4]),
	.datac(gnd),
	.datad(\ALURb|SR2MUXOut[9]~58_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[9]~59 .lut_mask = 16'hFF88;
defparam \ALURb|SR2MUXOut[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~50 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~50_combout  = (\FSM0|dSR2 [0] & (((\RegFile0|regFileRegs[1].regs|Q [8]) # (\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [8] & ((!\FSM0|dSR2 [1]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [8]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [8]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~50 .lut_mask = 16'hAAE4;
defparam \ALURb|SR2MUXOut[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~51 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~51_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[8]~50_combout  & (\RegFile0|regFileRegs[3].regs|Q [8])) # (!\ALURb|SR2MUXOut[8]~50_combout  & ((\RegFile0|regFileRegs[2].regs|Q [8]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[8]~50_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [8]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [8]),
	.datad(\ALURb|SR2MUXOut[8]~50_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~51 .lut_mask = 16'hDDA0;
defparam \ALURb|SR2MUXOut[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~48 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~48_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [8]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [8]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [8]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [8]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~48 .lut_mask = 16'hF4A4;
defparam \ALURb|SR2MUXOut[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~49 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~49_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[8]~48_combout  & ((\RegFile0|regFileRegs[7].regs|Q [8]))) # (!\ALURb|SR2MUXOut[8]~48_combout  & (\RegFile0|regFileRegs[5].regs|Q [8])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[8]~48_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [8]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [8]),
	.datad(\ALURb|SR2MUXOut[8]~48_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~49 .lut_mask = 16'hF388;
defparam \ALURb|SR2MUXOut[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~52 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~52_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[8]~49_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[8]~51_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\ALURb|SR2MUXOut[8]~51_combout ),
	.datac(\FSM0|dSR2 [2]),
	.datad(\ALURb|SR2MUXOut[8]~49_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~52 .lut_mask = 16'h5404;
defparam \ALURb|SR2MUXOut[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \ALURb|SR2MUXOut[8]~53 (
// Equation(s):
// \ALURb|SR2MUXOut[8]~53_combout  = (\ALURb|SR2MUXOut[8]~52_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[8]~52_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[8]~53 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~44 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~44_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1]) # (\RegFile0|regFileRegs[1].regs|Q [7])))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [7] & (!\FSM0|dSR2 [1])))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [7]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [7]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~44 .lut_mask = 16'hAEA4;
defparam \ALURb|SR2MUXOut[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~45 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~45_combout  = (\ALURb|SR2MUXOut[7]~44_combout  & (((\RegFile0|regFileRegs[3].regs|Q [7]) # (!\FSM0|dSR2 [1])))) # (!\ALURb|SR2MUXOut[7]~44_combout  & (\RegFile0|regFileRegs[2].regs|Q [7] & (\FSM0|dSR2 [1])))

	.dataa(\ALURb|SR2MUXOut[7]~44_combout ),
	.datab(\RegFile0|regFileRegs[2].regs|Q [7]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [7]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~45 .lut_mask = 16'hEA4A;
defparam \ALURb|SR2MUXOut[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~42 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~42_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [7]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [7]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [7]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [7]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\FSM0|dSR2 [1]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~42 .lut_mask = 16'hFC0A;
defparam \ALURb|SR2MUXOut[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~43 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~43_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[7]~42_combout  & (\RegFile0|regFileRegs[7].regs|Q [7])) # (!\ALURb|SR2MUXOut[7]~42_combout  & ((\RegFile0|regFileRegs[5].regs|Q [7]))))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[7]~42_combout ))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[7].regs|Q [7]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [7]),
	.datad(\ALURb|SR2MUXOut[7]~42_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~43 .lut_mask = 16'hDDA0;
defparam \ALURb|SR2MUXOut[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~46 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~46_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[7]~43_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[7]~45_combout ))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[7]~45_combout ),
	.datad(\ALURb|SR2MUXOut[7]~43_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~46 .lut_mask = 16'h3210;
defparam \ALURb|SR2MUXOut[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[7]~47 (
// Equation(s):
// \ALURb|SR2MUXOut[7]~47_combout  = (\ALURb|SR2MUXOut[7]~46_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [4]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\IR0|IRreg|Q [4]),
	.datad(\ALURb|SR2MUXOut[7]~46_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[7]~47 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \ALU0|Add0~14 (
// Equation(s):
// \ALU0|Add0~14_combout  = (\ALURb|SR2MUXOut[7]~47_combout  & ((\RegFile0|out1|Mux8~4_combout  & (\ALU0|Add0~13  & VCC)) # (!\RegFile0|out1|Mux8~4_combout  & (!\ALU0|Add0~13 )))) # (!\ALURb|SR2MUXOut[7]~47_combout  & ((\RegFile0|out1|Mux8~4_combout  & 
// (!\ALU0|Add0~13 )) # (!\RegFile0|out1|Mux8~4_combout  & ((\ALU0|Add0~13 ) # (GND)))))
// \ALU0|Add0~15  = CARRY((\ALURb|SR2MUXOut[7]~47_combout  & (!\RegFile0|out1|Mux8~4_combout  & !\ALU0|Add0~13 )) # (!\ALURb|SR2MUXOut[7]~47_combout  & ((!\ALU0|Add0~13 ) # (!\RegFile0|out1|Mux8~4_combout ))))

	.dataa(\ALURb|SR2MUXOut[7]~47_combout ),
	.datab(\RegFile0|out1|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~13 ),
	.combout(\ALU0|Add0~14_combout ),
	.cout(\ALU0|Add0~15 ));
// synopsys translate_off
defparam \ALU0|Add0~14 .lut_mask = 16'h9617;
defparam \ALU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \ALU0|Add0~16 (
// Equation(s):
// \ALU0|Add0~16_combout  = ((\RegFile0|out1|Mux7~4_combout  $ (\ALURb|SR2MUXOut[8]~53_combout  $ (!\ALU0|Add0~15 )))) # (GND)
// \ALU0|Add0~17  = CARRY((\RegFile0|out1|Mux7~4_combout  & ((\ALURb|SR2MUXOut[8]~53_combout ) # (!\ALU0|Add0~15 ))) # (!\RegFile0|out1|Mux7~4_combout  & (\ALURb|SR2MUXOut[8]~53_combout  & !\ALU0|Add0~15 )))

	.dataa(\RegFile0|out1|Mux7~4_combout ),
	.datab(\ALURb|SR2MUXOut[8]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~15 ),
	.combout(\ALU0|Add0~16_combout ),
	.cout(\ALU0|Add0~17 ));
// synopsys translate_off
defparam \ALU0|Add0~16 .lut_mask = 16'h698E;
defparam \ALU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \ALU0|Add0~18 (
// Equation(s):
// \ALU0|Add0~18_combout  = (\RegFile0|out1|Mux6~4_combout  & ((\ALURb|SR2MUXOut[9]~59_combout  & (\ALU0|Add0~17  & VCC)) # (!\ALURb|SR2MUXOut[9]~59_combout  & (!\ALU0|Add0~17 )))) # (!\RegFile0|out1|Mux6~4_combout  & ((\ALURb|SR2MUXOut[9]~59_combout  & 
// (!\ALU0|Add0~17 )) # (!\ALURb|SR2MUXOut[9]~59_combout  & ((\ALU0|Add0~17 ) # (GND)))))
// \ALU0|Add0~19  = CARRY((\RegFile0|out1|Mux6~4_combout  & (!\ALURb|SR2MUXOut[9]~59_combout  & !\ALU0|Add0~17 )) # (!\RegFile0|out1|Mux6~4_combout  & ((!\ALU0|Add0~17 ) # (!\ALURb|SR2MUXOut[9]~59_combout ))))

	.dataa(\RegFile0|out1|Mux6~4_combout ),
	.datab(\ALURb|SR2MUXOut[9]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~17 ),
	.combout(\ALU0|Add0~18_combout ),
	.cout(\ALU0|Add0~19 ));
// synopsys translate_off
defparam \ALU0|Add0~18 .lut_mask = 16'h9617;
defparam \ALU0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \ALU0|Add0~20 (
// Equation(s):
// \ALU0|Add0~20_combout  = ((\RegFile0|out1|Mux5~4_combout  $ (\ALURb|SR2MUXOut[10]~65_combout  $ (!\ALU0|Add0~19 )))) # (GND)
// \ALU0|Add0~21  = CARRY((\RegFile0|out1|Mux5~4_combout  & ((\ALURb|SR2MUXOut[10]~65_combout ) # (!\ALU0|Add0~19 ))) # (!\RegFile0|out1|Mux5~4_combout  & (\ALURb|SR2MUXOut[10]~65_combout  & !\ALU0|Add0~19 )))

	.dataa(\RegFile0|out1|Mux5~4_combout ),
	.datab(\ALURb|SR2MUXOut[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~19 ),
	.combout(\ALU0|Add0~20_combout ),
	.cout(\ALU0|Add0~21 ));
// synopsys translate_off
defparam \ALU0|Add0~20 .lut_mask = 16'h698E;
defparam \ALU0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \tsbALU|out[10]~31 (
// Equation(s):
// \tsbALU|out[10]~31_combout  = ((!\FSM0|dALUK [1] & (!\FSM0|dALUK [0] & \ALU0|Add0~20_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|dALUK [0]),
	.datac(\FSM0|gateALU~q ),
	.datad(\ALU0|Add0~20_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[10]~31 .lut_mask = 16'h1F0F;
defparam \tsbALU|out[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \tsbALU|out[10]~32 (
// Equation(s):
// \tsbALU|out[10]~32_combout  = (\tsbALU|out[10]~30_combout ) # ((\tsbALU|out[10]~31_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux5~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\tsbALU|out[10]~30_combout ),
	.datac(\RegFile0|out1|Mux5~4_combout ),
	.datad(\tsbALU|out[10]~31_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[10]~32 .lut_mask = 16'hFFCE;
defparam \tsbALU|out[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \tsbPC|out[10]~38 (
// Equation(s):
// \tsbPC|out[10]~38_combout  = ((\tsbMARMUX|out[10]~3_combout  & (\tsbPC|out[10]~37_combout  & \tsbALU|out[10]~32_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbMARMUX|out[10]~3_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[10]~37_combout ),
	.datad(\tsbALU|out[10]~32_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[10]~38 .lut_mask = 16'hB333;
defparam \tsbPC|out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~11 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~11_combout  = (!\rst~input_o  & \tsbPC|out[10]~38_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\tsbPC|out[10]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~11 .lut_mask = 16'h3030;
defparam \RegFile0|regFileRegs[0].regs|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \IR0|IRreg|Q[10]~feeder (
// Equation(s):
// \IR0|IRreg|Q[10]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \IR0|IRreg|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \IR0|IRreg|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[10] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \FSM0|Selector22~0 (
// Equation(s):
// \FSM0|Selector22~0_combout  = (\FSM0|Selector23~1_combout ) # ((\FSM0|dDR[2]~1_combout  & \IR0|IRreg|Q [10]))

	.dataa(\FSM0|Selector23~1_combout ),
	.datab(gnd),
	.datac(\FSM0|dDR[2]~1_combout ),
	.datad(\IR0|IRreg|Q [10]),
	.cin(gnd),
	.combout(\FSM0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector22~0 .lut_mask = 16'hFAAA;
defparam \FSM0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \FSM0|dDR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dDR[1] .is_wysiwyg = "true";
defparam \FSM0|dDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~2 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~2_combout  = (\FSM0|dDR [2] & (!\FSM0|dDR [0] & (\FSM0|ldReg~q  & !\FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~2 .lut_mask = 16'h0020;
defparam \RegFile0|wSelDec|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \RegFile0|regFileRegs[4].regs|Q[6]~0 (
// Equation(s):
// \RegFile0|regFileRegs[4].regs|Q[6]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\RegFile0|wSelDec|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[6]~0 .lut_mask = 16'hFCFC;
defparam \RegFile0|regFileRegs[4].regs|Q[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \RegFile0|regFileRegs[4].regs|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[2] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \RegFile0|out1|Mux13~0 (
// Equation(s):
// \RegFile0|out1|Mux13~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [2]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [2]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [2]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [2]),
	.datac(\FSM0|dSR1 [0]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux13~0 .lut_mask = 16'hFC0A;
defparam \RegFile0|out1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \RegFile0|out1|Mux13~1 (
// Equation(s):
// \RegFile0|out1|Mux13~1_combout  = (\RegFile0|out1|Mux13~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [2]) # ((!\FSM0|dSR1 [0])))) # (!\RegFile0|out1|Mux13~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [2] & \FSM0|dSR1 [0]))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [2]),
	.datab(\RegFile0|out1|Mux13~0_combout ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [2]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux13~1 .lut_mask = 16'hB8CC;
defparam \RegFile0|out1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \RegFile0|out1|Mux13~2 (
// Equation(s):
// \RegFile0|out1|Mux13~2_combout  = (\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1]) # ((\RegFile0|regFileRegs[1].regs|Q [2])))) # (!\FSM0|dSR1 [0] & (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[0].regs|Q [2]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [2]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [2]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux13~2 .lut_mask = 16'hB9A8;
defparam \RegFile0|out1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \RegFile0|out1|Mux13~3 (
// Equation(s):
// \RegFile0|out1|Mux13~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux13~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [2])) # (!\RegFile0|out1|Mux13~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [2]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux13~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [2]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [2]),
	.datad(\RegFile0|out1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux13~3 .lut_mask = 16'hBBC0;
defparam \RegFile0|out1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \RegFile0|out1|Mux13~4 (
// Equation(s):
// \RegFile0|out1|Mux13~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux13~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux13~1_combout ),
	.datad(\RegFile0|out1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux13~4 .lut_mask = 16'hF3C0;
defparam \RegFile0|out1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \EAB0|addr1[2]~2 (
// Equation(s):
// \EAB0|addr1[2]~2_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux13~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [2]))

	.dataa(gnd),
	.datab(\PC0|regPC|Q [2]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[2]~2 .lut_mask = 16'hFC0C;
defparam \EAB0|addr1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \MARMUX0|MARMUXOut[2]~2 (
// Equation(s):
// \MARMUX0|MARMUXOut[2]~2_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[2]~4_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [2])))

	.dataa(\EAB0|EABOut[2]~4_combout ),
	.datab(\IR0|IRreg|Q [2]),
	.datac(gnd),
	.datad(\FSM0|selADDR2MUX [1]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[2]~2 .lut_mask = 16'hAACC;
defparam \MARMUX0|MARMUXOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \tsbPC|out[2]~64 (
// Equation(s):
// \tsbPC|out[2]~64_combout  = (\tsbPC|out[2]~22_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(gnd),
	.datad(\tsbPC|out[2]~22_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[2]~64 .lut_mask = 16'hFF33;
defparam \tsbPC|out[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \memDataExt[2]~input (
	.i(memDataExt[2]),
	.ibar(gnd),
	.o(\memDataExt[2]~input_o ));
// synopsys translate_off
defparam \memDataExt[2]~input .bus_hold = "false";
defparam \memDataExt[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \RAM0|regMDR|Q~6 (
// Equation(s):
// \RAM0|regMDR|Q~6_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q[6]~0_combout ) # (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & (\tsbPC|out[2]~64_combout  & 
// (!\RAM0|regMDR|Q[6]~0_combout )))

	.dataa(\RAM0|regMDR|Q[6]~1_combout ),
	.datab(\tsbPC|out[2]~64_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~6 .lut_mask = 16'hAEA4;
defparam \RAM0|regMDR|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~portadataout  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [2]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[2]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~portadataout ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hDA8A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \RAM0|regMDR|Q~7 (
// Equation(s):
// \RAM0|regMDR|Q~7_combout  = (\RAM0|regMDR|Q~6_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11_combout )) # (!\RAM0|regMDR|Q[6]~0_combout ))) # (!\RAM0|regMDR|Q~6_combout  & (\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [2])))

	.dataa(\RAM0|regMDR|Q~6_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\RAM0|regMDR|Q [2]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~7 .lut_mask = 16'hEA62;
defparam \RAM0|regMDR|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N29
dffeas \RAM0|regMDR|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[2] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \tsbPC|out[2]~21 (
// Equation(s):
// \tsbPC|out[2]~21_combout  = (\RAM0|regMDR|Q [2] & (((\PC0|regPC|Q [2]) # (!\FSM0|gatePC~q )))) # (!\RAM0|regMDR|Q [2] & (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [2]) # (!\FSM0|gatePC~q ))))

	.dataa(\RAM0|regMDR|Q [2]),
	.datab(\FSM0|gateMDR~q ),
	.datac(\FSM0|gatePC~q ),
	.datad(\PC0|regPC|Q [2]),
	.cin(gnd),
	.combout(\tsbPC|out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[2]~21 .lut_mask = 16'hBB0B;
defparam \tsbPC|out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \tsbALU|out[2]~6 (
// Equation(s):
// \tsbALU|out[2]~6_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux13~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[2]~17_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\RegFile0|out1|Mux13~4_combout ),
	.datad(\ALURb|SR2MUXOut[2]~17_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[2]~6 .lut_mask = 16'hA080;
defparam \tsbALU|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \tsbALU|out[2]~7 (
// Equation(s):
// \tsbALU|out[2]~7_combout  = ((!\FSM0|dALUK [0] & (!\FSM0|dALUK [1] & \ALU0|Add0~4_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\FSM0|gateALU~q ),
	.datad(\ALU0|Add0~4_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[2]~7 .lut_mask = 16'h1F0F;
defparam \tsbALU|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \tsbALU|out[2]~8 (
// Equation(s):
// \tsbALU|out[2]~8_combout  = (\tsbALU|out[2]~6_combout ) # ((\tsbALU|out[2]~7_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux13~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\tsbALU|out[2]~6_combout ),
	.datac(\RegFile0|out1|Mux13~4_combout ),
	.datad(\tsbALU|out[2]~7_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[2]~8 .lut_mask = 16'hFFCE;
defparam \tsbALU|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \tsbPC|out[2]~22 (
// Equation(s):
// \tsbPC|out[2]~22_combout  = (\tsbPC|out[2]~21_combout  & (\tsbALU|out[2]~8_combout  & ((\MARMUX0|MARMUXOut[2]~2_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\MARMUX0|MARMUXOut[2]~2_combout ),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(\tsbPC|out[2]~21_combout ),
	.datad(\tsbALU|out[2]~8_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[2]~22 .lut_mask = 16'hB000;
defparam \tsbPC|out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~3 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~3_combout  = (!\rst~input_o  & ((\tsbPC|out[2]~22_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\tsbPC|out[2]~22_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~3 .lut_mask = 16'h3311;
defparam \RegFile0|regFileRegs[0].regs|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \RAM0|regMAR|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[2] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \memDataExt[7]~input (
	.i(memDataExt[7]),
	.ibar(gnd),
	.o(\memDataExt[7]~input_o ));
// synopsys translate_off
defparam \memDataExt[7]~input .bus_hold = "false";
defparam \memDataExt[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30 .lut_mask = 16'hE3E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~portadataout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31 .lut_mask = 16'hEA62;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \tsbALU|out[7]~22 (
// Equation(s):
// \tsbALU|out[7]~22_combout  = ((!\FSM0|dALUK [1] & (\ALU0|Add0~14_combout  & !\FSM0|dALUK [0]))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|gateALU~q ),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALU0|Add0~14_combout ),
	.datad(\FSM0|dALUK [0]),
	.cin(gnd),
	.combout(\tsbALU|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[7]~22 .lut_mask = 16'h5575;
defparam \tsbALU|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \tsbALU|out[7]~21 (
// Equation(s):
// \tsbALU|out[7]~21_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux8~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[7]~47_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\RegFile0|out1|Mux8~4_combout ),
	.datac(\FSM0|dALUK [1]),
	.datad(\ALURb|SR2MUXOut[7]~47_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[7]~21 .lut_mask = 16'h8880;
defparam \tsbALU|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \tsbALU|out[7]~23 (
// Equation(s):
// \tsbALU|out[7]~23_combout  = (\tsbALU|out[7]~22_combout ) # ((\tsbALU|out[7]~21_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux8~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\RegFile0|out1|Mux8~4_combout ),
	.datac(\tsbALU|out[7]~22_combout ),
	.datad(\tsbALU|out[7]~21_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[7]~23 .lut_mask = 16'hFFF2;
defparam \tsbALU|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \tsbMARMUX|out[7]~0 (
// Equation(s):
// \tsbMARMUX|out[7]~0_combout  = ((\FSM0|selADDR2MUX [1] & ((\EAB0|EABOut[7]~14_combout ))) # (!\FSM0|selADDR2MUX [1] & (\IR0|IRreg|Q [7]))) # (!\FSM0|gateMARMUX~q )

	.dataa(\FSM0|gateMARMUX~q ),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\IR0|IRreg|Q [7]),
	.datad(\EAB0|EABOut[7]~14_combout ),
	.cin(gnd),
	.combout(\tsbMARMUX|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tsbMARMUX|out[7]~0 .lut_mask = 16'hFD75;
defparam \tsbMARMUX|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \tsbPC|out[7]~70 (
// Equation(s):
// \tsbPC|out[7]~70_combout  = ((\tsbPC|out[7]~31_combout  & (\tsbALU|out[7]~23_combout  & \tsbMARMUX|out[7]~0_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[7]~31_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbALU|out[7]~23_combout ),
	.datad(\tsbMARMUX|out[7]~0_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[7]~70 .lut_mask = 16'hB333;
defparam \tsbPC|out[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \RAM0|regMDR|Q~16 (
// Equation(s):
// \RAM0|regMDR|Q~16_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q [7]) # ((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & (((\tsbPC|out[7]~70_combout  & !\RAM0|regMDR|Q[6]~1_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|regMDR|Q [7]),
	.datac(\tsbPC|out[7]~70_combout ),
	.datad(\RAM0|regMDR|Q[6]~1_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~16 .lut_mask = 16'hAAD8;
defparam \RAM0|regMDR|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [7]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[7]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29 .lut_mask = 16'hEC64;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \RAM0|regMDR|Q~17 (
// Equation(s):
// \RAM0|regMDR|Q~17_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~16_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31_combout )) # (!\RAM0|regMDR|Q~16_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29_combout ))))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~16_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~1_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.datac(\RAM0|regMDR|Q~16_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~17 .lut_mask = 16'hDAD0;
defparam \RAM0|regMDR|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \RAM0|regMDR|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[7] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \tsbPC|out[7]~31 (
// Equation(s):
// \tsbPC|out[7]~31_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [7] & ((\PC0|regPC|Q [7]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & (((\PC0|regPC|Q [7]) # (!\FSM0|gatePC~q ))))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\RAM0|regMDR|Q [7]),
	.datac(\FSM0|gatePC~q ),
	.datad(\PC0|regPC|Q [7]),
	.cin(gnd),
	.combout(\tsbPC|out[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[7]~31 .lut_mask = 16'hDD0D;
defparam \tsbPC|out[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \tsbPC|out[7]~32 (
// Equation(s):
// \tsbPC|out[7]~32_combout  = (\tsbPC|out[7]~31_combout  & (\tsbMARMUX|out[7]~0_combout  & \tsbALU|out[7]~23_combout ))

	.dataa(\tsbPC|out[7]~31_combout ),
	.datab(\tsbMARMUX|out[7]~0_combout ),
	.datac(\tsbALU|out[7]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsbPC|out[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[7]~32 .lut_mask = 16'h8080;
defparam \tsbPC|out[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \PC0|PCInc[7]~27 (
// Equation(s):
// \PC0|PCInc[7]~27_combout  = (\PC0|PC [7] & (\PC0|PCInc[6]~26  $ (GND))) # (!\PC0|PC [7] & (!\PC0|PCInc[6]~26  & VCC))
// \PC0|PCInc[7]~28  = CARRY((\PC0|PC [7] & !\PC0|PCInc[6]~26 ))

	.dataa(gnd),
	.datab(\PC0|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[6]~26 ),
	.combout(\PC0|PCInc[7]~27_combout ),
	.cout(\PC0|PCInc[7]~28 ));
// synopsys translate_off
defparam \PC0|PCInc[7]~27 .lut_mask = 16'hC30C;
defparam \PC0|PCInc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N13
dffeas \PC0|PCInc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[7] .is_wysiwyg = "true";
defparam \PC0|PCInc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \PC0|PC[7]~20 (
// Equation(s):
// \PC0|PC[7]~20_combout  = (\FSM0|selADDR1MUX~q  & (\EAB0|EABOut[7]~14_combout )) # (!\FSM0|selADDR1MUX~q  & (((!\FSM0|selPCMUX [0] & \PC0|PCInc [7]))))

	.dataa(\EAB0|EABOut[7]~14_combout ),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\PC0|PCInc [7]),
	.cin(gnd),
	.combout(\PC0|PC[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[7]~20 .lut_mask = 16'hA3A0;
defparam \PC0|PC[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \PC0|PC[7]~21 (
// Equation(s):
// \PC0|PC[7]~21_combout  = (\PC0|PC[7]~20_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[7]~32_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[7]~32_combout ),
	.datab(\PC0|PC[2]~10_combout ),
	.datac(\PC0|PC[7]~20_combout ),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\PC0|PC[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[7]~21 .lut_mask = 16'hF8FC;
defparam \PC0|PC[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \PC0|PC[7] (
// Equation(s):
// \PC0|PC [7] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[7]~21_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [7])))

	.dataa(\PC0|PC[7]~21_combout ),
	.datab(\PC0|PC [7]),
	.datac(gnd),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [7]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[7] .lut_mask = 16'hAACC;
defparam \PC0|PC[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \PC0|PCInc[8]~29 (
// Equation(s):
// \PC0|PCInc[8]~29_combout  = (\PC0|PC [8] & (!\PC0|PCInc[7]~28 )) # (!\PC0|PC [8] & ((\PC0|PCInc[7]~28 ) # (GND)))
// \PC0|PCInc[8]~30  = CARRY((!\PC0|PCInc[7]~28 ) # (!\PC0|PC [8]))

	.dataa(\PC0|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[7]~28 ),
	.combout(\PC0|PCInc[8]~29_combout ),
	.cout(\PC0|PCInc[8]~30 ));
// synopsys translate_off
defparam \PC0|PCInc[8]~29 .lut_mask = 16'h5A5F;
defparam \PC0|PCInc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N15
dffeas \PC0|PCInc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[8] .is_wysiwyg = "true";
defparam \PC0|PCInc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \PC0|PC[8]~22 (
// Equation(s):
// \PC0|PC[8]~22_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[8]~16_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [8] & ((!\FSM0|selPCMUX [0]))))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(\PC0|PCInc [8]),
	.datac(\EAB0|EABOut[8]~16_combout ),
	.datad(\FSM0|selPCMUX [0]),
	.cin(gnd),
	.combout(\PC0|PC[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[8]~22 .lut_mask = 16'hA0E4;
defparam \PC0|PC[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \tsbMARMUX|out[8]~1 (
// Equation(s):
// \tsbMARMUX|out[8]~1_combout  = ((\EAB0|EABOut[8]~16_combout  & \FSM0|selADDR2MUX [1])) # (!\FSM0|gateMARMUX~q )

	.dataa(gnd),
	.datab(\EAB0|EABOut[8]~16_combout ),
	.datac(\FSM0|gateMARMUX~q ),
	.datad(\FSM0|selADDR2MUX [1]),
	.cin(gnd),
	.combout(\tsbMARMUX|out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tsbMARMUX|out[8]~1 .lut_mask = 16'hCF0F;
defparam \tsbMARMUX|out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \memDataExt[8]~input (
	.i(memDataExt[8]),
	.ibar(gnd),
	.o(\memDataExt[8]~input_o ));
// synopsys translate_off
defparam \memDataExt[8]~input .bus_hold = "false";
defparam \memDataExt[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~portadataout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34 .lut_mask = 16'hBA98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~portadataout ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35 .lut_mask = 16'hEC2C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [8]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[8]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \tsbALU|out[8]~24 (
// Equation(s):
// \tsbALU|out[8]~24_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux7~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[8]~53_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\RegFile0|out1|Mux7~4_combout ),
	.datad(\ALURb|SR2MUXOut[8]~53_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[8]~24 .lut_mask = 16'hA080;
defparam \tsbALU|out[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \tsbALU|out[8]~25 (
// Equation(s):
// \tsbALU|out[8]~25_combout  = ((!\FSM0|dALUK [0] & (!\FSM0|dALUK [1] & \ALU0|Add0~16_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|gateALU~q ),
	.datac(\FSM0|dALUK [1]),
	.datad(\ALU0|Add0~16_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[8]~25 .lut_mask = 16'h3733;
defparam \tsbALU|out[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \tsbALU|out[8]~26 (
// Equation(s):
// \tsbALU|out[8]~26_combout  = (\tsbALU|out[8]~24_combout ) # ((\tsbALU|out[8]~25_combout ) # ((!\RegFile0|out1|Mux7~4_combout  & \ALU0|ALUOut[0]~0_combout )))

	.dataa(\RegFile0|out1|Mux7~4_combout ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\tsbALU|out[8]~24_combout ),
	.datad(\tsbALU|out[8]~25_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[8]~26 .lut_mask = 16'hFFF4;
defparam \tsbALU|out[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \tsbPC|out[8]~66 (
// Equation(s):
// \tsbPC|out[8]~66_combout  = ((\tsbALU|out[8]~26_combout  & (\tsbPC|out[8]~33_combout  & \tsbMARMUX|out[8]~1_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\tsbALU|out[8]~26_combout ),
	.datac(\tsbPC|out[8]~33_combout ),
	.datad(\tsbMARMUX|out[8]~1_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[8]~66 .lut_mask = 16'hD555;
defparam \tsbPC|out[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \RAM0|regMDR|Q~18 (
// Equation(s):
// \RAM0|regMDR|Q~18_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33_combout ) # ((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\tsbPC|out[8]~66_combout  & 
// !\RAM0|regMDR|Q[6]~0_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\tsbPC|out[8]~66_combout ),
	.datad(\RAM0|regMDR|Q[6]~0_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~18 .lut_mask = 16'hCCB8;
defparam \RAM0|regMDR|Q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \RAM0|regMDR|Q~19 (
// Equation(s):
// \RAM0|regMDR|Q~19_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q~18_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35_combout )) # (!\RAM0|regMDR|Q~18_combout  & ((\RAM0|regMDR|Q [8]))))) # 
// (!\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q~18_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\RAM0|regMDR|Q [8]),
	.datad(\RAM0|regMDR|Q~18_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~19 .lut_mask = 16'hBBC0;
defparam \RAM0|regMDR|Q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \RAM0|regMDR|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[8] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \tsbPC|out[8]~33 (
// Equation(s):
// \tsbPC|out[8]~33_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [8] & ((\PC0|regPC|Q [8]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [8]) # ((!\FSM0|gatePC~q ))))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\PC0|regPC|Q [8]),
	.datac(\FSM0|gatePC~q ),
	.datad(\RAM0|regMDR|Q [8]),
	.cin(gnd),
	.combout(\tsbPC|out[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[8]~33 .lut_mask = 16'hCF45;
defparam \tsbPC|out[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \tsbPC|out[8]~34 (
// Equation(s):
// \tsbPC|out[8]~34_combout  = (\tsbMARMUX|out[8]~1_combout  & (\tsbPC|out[8]~33_combout  & \tsbALU|out[8]~26_combout ))

	.dataa(gnd),
	.datab(\tsbMARMUX|out[8]~1_combout ),
	.datac(\tsbPC|out[8]~33_combout ),
	.datad(\tsbALU|out[8]~26_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[8]~34 .lut_mask = 16'hC000;
defparam \tsbPC|out[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \PC0|PC[8]~23 (
// Equation(s):
// \PC0|PC[8]~23_combout  = (\PC0|PC[8]~22_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[8]~34_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[8]~22_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[8]~34_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[8]~23 .lut_mask = 16'hFBAA;
defparam \PC0|PC[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \PC0|PC[8] (
// Equation(s):
// \PC0|PC [8] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[8]~23_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [8]))

	.dataa(gnd),
	.datab(\PC0|PC [8]),
	.datac(\PC0|PC[8]~23_combout ),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [8]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[8] .lut_mask = 16'hF0CC;
defparam \PC0|PC[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \PC0|PCInc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[9] .is_wysiwyg = "true";
defparam \PC0|PCInc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \PC0|PC[9]~24 (
// Equation(s):
// \PC0|PC[9]~24_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[9]~18_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [9] & (!\FSM0|selPCMUX [0])))

	.dataa(\PC0|PCInc [9]),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[9]~18_combout ),
	.cin(gnd),
	.combout(\PC0|PC[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[9]~24 .lut_mask = 16'hF202;
defparam \PC0|PC[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \PC0|PC[9]~25 (
// Equation(s):
// \PC0|PC[9]~25_combout  = (\PC0|PC[9]~24_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[9]~36_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[9]~36_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\PC0|PC[9]~24_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[9]~25 .lut_mask = 16'hFBF0;
defparam \PC0|PC[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \PC0|PC[9] (
// Equation(s):
// \PC0|PC [9] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[9]~25_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [9]))

	.dataa(gnd),
	.datab(\PC0|PC [9]),
	.datac(\PC0|PC[9]~25_combout ),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [9]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[9] .lut_mask = 16'hF0CC;
defparam \PC0|PC[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \PC0|regPC|Q~10 (
// Equation(s):
// \PC0|regPC|Q~10_combout  = (!\rst~input_o  & \PC0|PC [9])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC0|PC [9]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~10 .lut_mask = 16'h5500;
defparam \PC0|regPC|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \PC0|regPC|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[9] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \EAB0|addr1[9]~9 (
// Equation(s):
// \EAB0|addr1[9]~9_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux6~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [9]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\PC0|regPC|Q [9]),
	.datad(\RegFile0|out1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[9]~9 .lut_mask = 16'hFA50;
defparam \EAB0|addr1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \tsbMARMUX|out[9]~2 (
// Equation(s):
// \tsbMARMUX|out[9]~2_combout  = ((\FSM0|selADDR2MUX [1] & \EAB0|EABOut[9]~18_combout )) # (!\FSM0|gateMARMUX~q )

	.dataa(\FSM0|gateMARMUX~q ),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\EAB0|EABOut[9]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsbMARMUX|out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tsbMARMUX|out[9]~2 .lut_mask = 16'hD5D5;
defparam \tsbMARMUX|out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \memDataExt[9]~input (
	.i(memDataExt[9]),
	.ibar(gnd),
	.o(\memDataExt[9]~input_o ));
// synopsys translate_off
defparam \memDataExt[9]~input .bus_hold = "false";
defparam \memDataExt[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38 .lut_mask = 16'hFC0A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \tsbALU|out[9]~27 (
// Equation(s):
// \tsbALU|out[9]~27_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux6~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[9]~59_combout ))))

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|dALUK [0]),
	.datac(\RegFile0|out1|Mux6~4_combout ),
	.datad(\ALURb|SR2MUXOut[9]~59_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[9]~27 .lut_mask = 16'hC080;
defparam \tsbALU|out[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \tsbALU|out[9]~28 (
// Equation(s):
// \tsbALU|out[9]~28_combout  = ((!\FSM0|dALUK [1] & (!\FSM0|dALUK [0] & \ALU0|Add0~18_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|gateALU~q ),
	.datac(\FSM0|dALUK [0]),
	.datad(\ALU0|Add0~18_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[9]~28 .lut_mask = 16'h3733;
defparam \tsbALU|out[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \tsbALU|out[9]~29 (
// Equation(s):
// \tsbALU|out[9]~29_combout  = (\tsbALU|out[9]~27_combout ) # ((\tsbALU|out[9]~28_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux6~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\RegFile0|out1|Mux6~4_combout ),
	.datac(\tsbALU|out[9]~27_combout ),
	.datad(\tsbALU|out[9]~28_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[9]~29 .lut_mask = 16'hFFF2;
defparam \tsbALU|out[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \tsbPC|out[9]~61 (
// Equation(s):
// \tsbPC|out[9]~61_combout  = ((\tsbPC|out[9]~35_combout  & (\tsbMARMUX|out[9]~2_combout  & \tsbALU|out[9]~29_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[9]~35_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbMARMUX|out[9]~2_combout ),
	.datad(\tsbALU|out[9]~29_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[9]~61 .lut_mask = 16'hB333;
defparam \tsbPC|out[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \RAM0|regMDR|Q~20 (
// Equation(s):
// \RAM0|regMDR|Q~20_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [9])) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\tsbPC|out[9]~61_combout )))))

	.dataa(\RAM0|regMDR|Q [9]),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\tsbPC|out[9]~61_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~20 .lut_mask = 16'hE3E0;
defparam \RAM0|regMDR|Q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [9]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[9]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36 .lut_mask = 16'hCBC8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneive_lcell_comb \RAM0|regMDR|Q~21 (
// Equation(s):
// \RAM0|regMDR|Q~21_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~20_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39_combout )) # (!\RAM0|regMDR|Q~20_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37_combout ))))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~20_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q~20_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~21 .lut_mask = 16'hBCB0;
defparam \RAM0|regMDR|Q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N13
dffeas \RAM0|regMDR|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[9] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \tsbPC|out[9]~35 (
// Equation(s):
// \tsbPC|out[9]~35_combout  = (\PC0|regPC|Q [9] & ((\RAM0|regMDR|Q [9]) # ((!\FSM0|gateMDR~q )))) # (!\PC0|regPC|Q [9] & (!\FSM0|gatePC~q  & ((\RAM0|regMDR|Q [9]) # (!\FSM0|gateMDR~q ))))

	.dataa(\PC0|regPC|Q [9]),
	.datab(\RAM0|regMDR|Q [9]),
	.datac(\FSM0|gatePC~q ),
	.datad(\FSM0|gateMDR~q ),
	.cin(gnd),
	.combout(\tsbPC|out[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[9]~35 .lut_mask = 16'h8CAF;
defparam \tsbPC|out[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \tsbPC|out[9]~36 (
// Equation(s):
// \tsbPC|out[9]~36_combout  = (\tsbMARMUX|out[9]~2_combout  & (\tsbPC|out[9]~35_combout  & \tsbALU|out[9]~29_combout ))

	.dataa(gnd),
	.datab(\tsbMARMUX|out[9]~2_combout ),
	.datac(\tsbPC|out[9]~35_combout ),
	.datad(\tsbALU|out[9]~29_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[9]~36 .lut_mask = 16'hC000;
defparam \tsbPC|out[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~10 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~10_combout  = (!\rst~input_o  & ((\tsbPC|out[9]~36_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\tsbPC|out[9]~36_combout ),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~10 .lut_mask = 16'h5055;
defparam \RegFile0|regFileRegs[0].regs|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \IR0|IRreg|Q[9]~feeder (
// Equation(s):
// \IR0|IRreg|Q[9]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~10_combout ),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \IR0|IRreg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \IR0|IRreg|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[9] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \FSM0|Selector23~2 (
// Equation(s):
// \FSM0|Selector23~2_combout  = (\FSM0|Selector23~1_combout ) # ((\FSM0|dDR[2]~1_combout  & \IR0|IRreg|Q [9]))

	.dataa(\FSM0|Selector23~1_combout ),
	.datab(\FSM0|dDR[2]~1_combout ),
	.datac(\IR0|IRreg|Q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM0|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector23~2 .lut_mask = 16'hEAEA;
defparam \FSM0|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \FSM0|dDR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dDR[0] .is_wysiwyg = "true";
defparam \FSM0|dDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~7 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~7_combout  = (!\FSM0|dDR [2] & (\FSM0|dDR [0] & (\FSM0|ldReg~q  & \FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~7 .lut_mask = 16'h4000;
defparam \RegFile0|wSelDec|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \RegFile0|regFileRegs[3].regs|Q[15]~0 (
// Equation(s):
// \RegFile0|regFileRegs[3].regs|Q[15]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[15]~0 .lut_mask = 16'hFFCC;
defparam \RegFile0|regFileRegs[3].regs|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \RegFile0|regFileRegs[3].regs|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[0] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \RegFile0|out1|Mux15~2 (
// Equation(s):
// \RegFile0|out1|Mux15~2_combout  = (\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1]) # ((\RegFile0|regFileRegs[1].regs|Q [0])))) # (!\FSM0|dSR1 [0] & (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[0].regs|Q [0]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [0]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux15~2 .lut_mask = 16'hB9A8;
defparam \RegFile0|out1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \RegFile0|out1|Mux15~3 (
// Equation(s):
// \RegFile0|out1|Mux15~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux15~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [0])) # (!\RegFile0|out1|Mux15~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [0]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux15~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [0]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [0]),
	.datad(\RegFile0|out1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux15~3 .lut_mask = 16'hBBC0;
defparam \RegFile0|out1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \RegFile0|out1|Mux15~0 (
// Equation(s):
// \RegFile0|out1|Mux15~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [0]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [0]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [0]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [0]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux15~0 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \RegFile0|out1|Mux15~1 (
// Equation(s):
// \RegFile0|out1|Mux15~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux15~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [0]))) # (!\RegFile0|out1|Mux15~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [0])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux15~0_combout ))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [0]),
	.datad(\RegFile0|out1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux15~1 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \RegFile0|out1|Mux15~4 (
// Equation(s):
// \RegFile0|out1|Mux15~4_combout  = (\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux15~1_combout ))) # (!\FSM0|dSR1 [2] & (\RegFile0|out1|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\FSM0|dSR1 [2]),
	.datac(\RegFile0|out1|Mux15~3_combout ),
	.datad(\RegFile0|out1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux15~4 .lut_mask = 16'hFC30;
defparam \RegFile0|out1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \EAB0|addr1[0]~0 (
// Equation(s):
// \EAB0|addr1[0]~0_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux15~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [0]))

	.dataa(gnd),
	.datab(\FSM0|selADDR1MUX~q ),
	.datac(\PC0|regPC|Q [0]),
	.datad(\RegFile0|out1|Mux15~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[0]~0 .lut_mask = 16'hFC30;
defparam \EAB0|addr1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \PC0|PC[0]~5 (
// Equation(s):
// \PC0|PC[0]~5_combout  = (\PC0|PC[0]~4_combout ) # ((\FSM0|selADDR1MUX~q  & \EAB0|EABOut[0]~0_combout ))

	.dataa(\PC0|PC[0]~4_combout ),
	.datab(\FSM0|selADDR1MUX~q ),
	.datac(\EAB0|EABOut[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC0|PC[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[0]~5 .lut_mask = 16'hEAEA;
defparam \PC0|PC[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \PC0|PC[0] (
// Equation(s):
// \PC0|PC [0] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[0]~5_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [0])))

	.dataa(gnd),
	.datab(\PC0|PC[0]~5_combout ),
	.datac(\PC0|PC[1]~6clkctrl_outclk ),
	.datad(\PC0|PC [0]),
	.cin(gnd),
	.combout(\PC0|PC [0]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[0] .lut_mask = 16'hCFC0;
defparam \PC0|PC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \PC0|PCInc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[1] .is_wysiwyg = "true";
defparam \PC0|PCInc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \PC0|PC[1]~7 (
// Equation(s):
// \PC0|PC[1]~7_combout  = (!\FSM0|selADDR1MUX~q  & ((\FSM0|selPCMUX [0] & (\tsbPC|out[1]~63_combout )) # (!\FSM0|selPCMUX [0] & ((\PC0|PCInc [1])))))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\tsbPC|out[1]~63_combout ),
	.datac(\PC0|PCInc [1]),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[1]~7 .lut_mask = 16'h00D8;
defparam \PC0|PC[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \PC0|PC[1]~8 (
// Equation(s):
// \PC0|PC[1]~8_combout  = (\PC0|PC[1]~7_combout ) # ((\EAB0|EABOut[1]~2_combout  & \FSM0|selADDR1MUX~q ))

	.dataa(gnd),
	.datab(\PC0|PC[1]~7_combout ),
	.datac(\EAB0|EABOut[1]~2_combout ),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[1]~8 .lut_mask = 16'hFCCC;
defparam \PC0|PC[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \PC0|PC[1] (
// Equation(s):
// \PC0|PC [1] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[1]~8_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [1]))

	.dataa(gnd),
	.datab(\PC0|PC [1]),
	.datac(\PC0|PC[1]~8_combout ),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [1]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[1] .lut_mask = 16'hF0CC;
defparam \PC0|PC[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \PC0|regPC|Q~2 (
// Equation(s):
// \PC0|regPC|Q~2_combout  = (!\rst~input_o  & \PC0|PC [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\PC0|PC [1]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~2 .lut_mask = 16'h0F00;
defparam \PC0|regPC|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \PC0|regPC|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[1] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \EAB0|addr1[1]~1 (
// Equation(s):
// \EAB0|addr1[1]~1_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux14~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [1]))

	.dataa(gnd),
	.datab(\FSM0|selADDR1MUX~q ),
	.datac(\PC0|regPC|Q [1]),
	.datad(\RegFile0|out1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[1]~1 .lut_mask = 16'hFC30;
defparam \EAB0|addr1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \MARMUX0|MARMUXOut[1]~1 (
// Equation(s):
// \MARMUX0|MARMUXOut[1]~1_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[1]~2_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [1])))

	.dataa(\EAB0|EABOut[1]~2_combout ),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(gnd),
	.datad(\IR0|IRreg|Q [1]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[1]~1 .lut_mask = 16'hBB88;
defparam \MARMUX0|MARMUXOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \memDataExt[1]~input (
	.i(memDataExt[1]),
	.ibar(gnd),
	.o(\memDataExt[1]~input_o ));
// synopsys translate_off
defparam \memDataExt[1]~input .bus_hold = "false";
defparam \memDataExt[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hF588;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \RAM0|regMDR|Q~4 (
// Equation(s):
// \RAM0|regMDR|Q~4_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [1])) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\tsbPC|out[1]~63_combout )))))

	.dataa(\RAM0|regMDR|Q [1]),
	.datab(\tsbPC|out[1]~63_combout ),
	.datac(\RAM0|regMDR|Q[6]~1_combout ),
	.datad(\RAM0|regMDR|Q[6]~0_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~4 .lut_mask = 16'hFA0C;
defparam \RAM0|regMDR|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [1]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[1]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~portadataout  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \RAM0|regMDR|Q~5 (
// Equation(s):
// \RAM0|regMDR|Q~5_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~4_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7_combout ))) # (!\RAM0|regMDR|Q~4_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~4_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~1_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datac(\RAM0|regMDR|Q~4_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~5 .lut_mask = 16'hF858;
defparam \RAM0|regMDR|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N21
dffeas \RAM0|regMDR|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[1] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \tsbPC|out[1]~19 (
// Equation(s):
// \tsbPC|out[1]~19_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [1] & ((\PC0|regPC|Q [1]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [1]) # ((!\FSM0|gatePC~q ))))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\PC0|regPC|Q [1]),
	.datac(\RAM0|regMDR|Q [1]),
	.datad(\FSM0|gatePC~q ),
	.cin(gnd),
	.combout(\tsbPC|out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[1]~19 .lut_mask = 16'hC4F5;
defparam \tsbPC|out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \tsbALU|out[1]~3 (
// Equation(s):
// \tsbALU|out[1]~3_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux14~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[1]~11_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALURb|SR2MUXOut[1]~11_combout ),
	.datad(\RegFile0|out1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[1]~3 .lut_mask = 16'hA800;
defparam \tsbALU|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \tsbALU|out[1]~4 (
// Equation(s):
// \tsbALU|out[1]~4_combout  = ((!\FSM0|dALUK [0] & (!\FSM0|dALUK [1] & \ALU0|Add0~2_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\FSM0|gateALU~q ),
	.datad(\ALU0|Add0~2_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[1]~4 .lut_mask = 16'h1F0F;
defparam \tsbALU|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \tsbALU|out[1]~5 (
// Equation(s):
// \tsbALU|out[1]~5_combout  = (\tsbALU|out[1]~3_combout ) # ((\tsbALU|out[1]~4_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux14~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\RegFile0|out1|Mux14~4_combout ),
	.datac(\tsbALU|out[1]~3_combout ),
	.datad(\tsbALU|out[1]~4_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[1]~5 .lut_mask = 16'hFFF2;
defparam \tsbALU|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \tsbPC|out[1]~20 (
// Equation(s):
// \tsbPC|out[1]~20_combout  = (\tsbPC|out[1]~19_combout  & (\tsbALU|out[1]~5_combout  & ((\MARMUX0|MARMUXOut[1]~1_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\MARMUX0|MARMUXOut[1]~1_combout ),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(\tsbPC|out[1]~19_combout ),
	.datad(\tsbALU|out[1]~5_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[1]~20 .lut_mask = 16'hB000;
defparam \tsbPC|out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~2 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~2_combout  = (!\rst~input_o  & ((\tsbPC|out[1]~20_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[1]~20_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~2 .lut_mask = 16'h2233;
defparam \RegFile0|regFileRegs[0].regs|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N3
dffeas \RAM0|regMAR|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[1] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \memDataExt[15]~input (
	.i(memDataExt[15]),
	.ibar(gnd),
	.o(\memDataExt[15]~input_o ));
// synopsys translate_off
defparam \memDataExt[15]~input .bus_hold = "false";
defparam \memDataExt[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62 .lut_mask = 16'hB9A8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63 .lut_mask = 16'hF588;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \tsbPC|out[15]~60 (
// Equation(s):
// \tsbPC|out[15]~60_combout  = (\tsbPC|out[15]~57_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[15]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsbPC|out[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~60 .lut_mask = 16'hF3F3;
defparam \tsbPC|out[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \RAM0|regMDR|Q~32 (
// Equation(s):
// \RAM0|regMDR|Q~32_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [15])) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\tsbPC|out[15]~60_combout 
// )))))

	.dataa(\RAM0|regMDR|Q [15]),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\tsbPC|out[15]~60_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~32 .lut_mask = 16'hE3E0;
defparam \RAM0|regMDR|Q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [15]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[15]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61 .lut_mask = 16'hAFC0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \RAM0|regMDR|Q~33 (
// Equation(s):
// \RAM0|regMDR|Q~33_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~32_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63_combout )) # (!\RAM0|regMDR|Q~32_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61_combout ))))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~32_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q~32_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~33 .lut_mask = 16'hBCB0;
defparam \RAM0|regMDR|Q~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \RAM0|regMDR|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[15] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \RegFile0|regFileRegs[3].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \RegFile0|regFileRegs[1].regs|Q[15]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[1].regs|Q[15]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[1].regs|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[1].regs|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \RegFile0|regFileRegs[1].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[1].regs|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \RegFile0|regFileRegs[0].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \RegFile0|out1|Mux0~2 (
// Equation(s):
// \RegFile0|out1|Mux0~2_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [15]) # ((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & (((!\FSM0|dSR1 [1] & \RegFile0|regFileRegs[0].regs|Q [15]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [15]),
	.datac(\FSM0|dSR1 [1]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [15]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux0~2 .lut_mask = 16'hADA8;
defparam \RegFile0|out1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \RegFile0|regFileRegs[2].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \RegFile0|out1|Mux0~3 (
// Equation(s):
// \RegFile0|out1|Mux0~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux0~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [15])) # (!\RegFile0|out1|Mux0~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [15]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux0~2_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [15]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|out1|Mux0~2_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [15]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux0~3 .lut_mask = 16'hBCB0;
defparam \RegFile0|out1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \RegFile0|regFileRegs[5].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \RegFile0|regFileRegs[7].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \RegFile0|regFileRegs[6].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \RegFile0|regFileRegs[4].regs|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[15] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \RegFile0|out1|Mux0~0 (
// Equation(s):
// \RegFile0|out1|Mux0~0_combout  = (\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0]) # ((\RegFile0|regFileRegs[6].regs|Q [15])))) # (!\FSM0|dSR1 [1] & (!\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[4].regs|Q [15]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [15]),
	.datad(\RegFile0|regFileRegs[4].regs|Q [15]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux0~0 .lut_mask = 16'hB9A8;
defparam \RegFile0|out1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \RegFile0|out1|Mux0~1 (
// Equation(s):
// \RegFile0|out1|Mux0~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux0~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [15]))) # (!\RegFile0|out1|Mux0~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [15])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux0~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [15]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [15]),
	.datad(\RegFile0|out1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux0~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \RegFile0|out1|Mux0~4 (
// Equation(s):
// \RegFile0|out1|Mux0~4_combout  = (\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux0~1_combout ))) # (!\FSM0|dSR1 [2] & (\RegFile0|out1|Mux0~3_combout ))

	.dataa(\RegFile0|out1|Mux0~3_combout ),
	.datab(\FSM0|dSR1 [2]),
	.datac(gnd),
	.datad(\RegFile0|out1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux0~4 .lut_mask = 16'hEE22;
defparam \RegFile0|out1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \EAB0|addr1[15]~15 (
// Equation(s):
// \EAB0|addr1[15]~15_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux0~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [15]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\PC0|regPC|Q [15]),
	.datad(\RegFile0|out1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[15]~15 .lut_mask = 16'hFA50;
defparam \EAB0|addr1[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \RegFile0|regFileRegs[7].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \RegFile0|regFileRegs[5].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \RegFile0|regFileRegs[6].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \RegFile0|regFileRegs[4].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \RegFile0|out1|Mux1~0 (
// Equation(s):
// \RegFile0|out1|Mux1~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[6].regs|Q [14])) # (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[4].regs|Q [14])))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [14]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [14]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux1~0 .lut_mask = 16'hEE30;
defparam \RegFile0|out1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \RegFile0|out1|Mux1~1 (
// Equation(s):
// \RegFile0|out1|Mux1~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux1~0_combout  & (\RegFile0|regFileRegs[7].regs|Q [14])) # (!\RegFile0|out1|Mux1~0_combout  & ((\RegFile0|regFileRegs[5].regs|Q [14]))))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux1~0_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [14]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [14]),
	.datad(\RegFile0|out1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux1~1 .lut_mask = 16'hBBC0;
defparam \RegFile0|out1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \RegFile0|regFileRegs[3].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \RegFile0|regFileRegs[0].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \RegFile0|regFileRegs[1].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \RegFile0|out1|Mux1~2 (
// Equation(s):
// \RegFile0|out1|Mux1~2_combout  = (\FSM0|dSR1 [1] & (((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [14]))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [14]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [14]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [14]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux1~2 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \RegFile0|regFileRegs[2].regs|Q[14]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[2].regs|Q[14]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[2].regs|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile0|regFileRegs[2].regs|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \RegFile0|regFileRegs[2].regs|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[2].regs|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[14] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \RegFile0|out1|Mux1~3 (
// Equation(s):
// \RegFile0|out1|Mux1~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux1~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [14])) # (!\RegFile0|out1|Mux1~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [14]))))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux1~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [14]),
	.datac(\RegFile0|out1|Mux1~2_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [14]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux1~3 .lut_mask = 16'hDAD0;
defparam \RegFile0|out1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \RegFile0|out1|Mux1~4 (
// Equation(s):
// \RegFile0|out1|Mux1~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux1~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux1~3_combout )))

	.dataa(\RegFile0|out1|Mux1~1_combout ),
	.datab(\FSM0|dSR1 [2]),
	.datac(gnd),
	.datad(\RegFile0|out1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux1~4 .lut_mask = 16'hBB88;
defparam \RegFile0|out1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \EAB0|addr1[14]~14 (
// Equation(s):
// \EAB0|addr1[14]~14_combout  = (\FSM0|selADDR1MUX~q  & (\RegFile0|out1|Mux1~4_combout )) # (!\FSM0|selADDR1MUX~q  & ((\PC0|regPC|Q [14])))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux1~4_combout ),
	.datad(\PC0|regPC|Q [14]),
	.cin(gnd),
	.combout(\EAB0|addr1[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[14]~14 .lut_mask = 16'hF5A0;
defparam \EAB0|addr1[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \PC0|regPC|Q~14 (
// Equation(s):
// \PC0|regPC|Q~14_combout  = (!\rst~input_o  & \PC0|PC [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\PC0|PC [13]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~14 .lut_mask = 16'h0F00;
defparam \PC0|regPC|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \PC0|regPC|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[13] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \RegFile0|regFileRegs[5].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \RegFile0|regFileRegs[7].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \RegFile0|regFileRegs[4].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \RegFile0|regFileRegs[6].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \RegFile0|out1|Mux2~0 (
// Equation(s):
// \RegFile0|out1|Mux2~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [13]))) # (!\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[4].regs|Q [13]))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [13]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [13]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux2~0 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \RegFile0|out1|Mux2~1 (
// Equation(s):
// \RegFile0|out1|Mux2~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux2~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [13]))) # (!\RegFile0|out1|Mux2~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [13])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux2~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [13]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [13]),
	.datad(\RegFile0|out1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux2~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \RegFile0|regFileRegs[2].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \RegFile0|regFileRegs[3].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \RegFile0|regFileRegs[1].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \RegFile0|regFileRegs[0].regs|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[13] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \RegFile0|out1|Mux2~2 (
// Equation(s):
// \RegFile0|out1|Mux2~2_combout  = (\FSM0|dSR1 [1] & (((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[1].regs|Q [13])) # (!\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[0].regs|Q [13])))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [13]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [13]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux2~2 .lut_mask = 16'hEE50;
defparam \RegFile0|out1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \RegFile0|out1|Mux2~3 (
// Equation(s):
// \RegFile0|out1|Mux2~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux2~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [13]))) # (!\RegFile0|out1|Mux2~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [13])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux2~2_combout ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [13]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [13]),
	.datad(\RegFile0|out1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux2~3 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \RegFile0|out1|Mux2~4 (
// Equation(s):
// \RegFile0|out1|Mux2~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux2~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux2~3_combout )))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux2~1_combout ),
	.datad(\RegFile0|out1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux2~4 .lut_mask = 16'hF5A0;
defparam \RegFile0|out1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \EAB0|addr1[13]~13 (
// Equation(s):
// \EAB0|addr1[13]~13_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux2~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [13]))

	.dataa(\PC0|regPC|Q [13]),
	.datab(gnd),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[13]~13 .lut_mask = 16'hFA0A;
defparam \EAB0|addr1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \PC0|PCInc[11]~35 (
// Equation(s):
// \PC0|PCInc[11]~35_combout  = (\PC0|PC [11] & (\PC0|PCInc[10]~34  $ (GND))) # (!\PC0|PC [11] & (!\PC0|PCInc[10]~34  & VCC))
// \PC0|PCInc[11]~36  = CARRY((\PC0|PC [11] & !\PC0|PCInc[10]~34 ))

	.dataa(\PC0|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[10]~34 ),
	.combout(\PC0|PCInc[11]~35_combout ),
	.cout(\PC0|PCInc[11]~36 ));
// synopsys translate_off
defparam \PC0|PCInc[11]~35 .lut_mask = 16'hA50A;
defparam \PC0|PCInc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N21
dffeas \PC0|PCInc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[11] .is_wysiwyg = "true";
defparam \PC0|PCInc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \EAB0|EABOut[11]~22 (
// Equation(s):
// \EAB0|EABOut[11]~22_combout  = (\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[11]~11_combout  & (\EAB0|EABOut[10]~21  & VCC)) # (!\EAB0|addr1[11]~11_combout  & (!\EAB0|EABOut[10]~21 )))) # (!\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[11]~11_combout  & 
// (!\EAB0|EABOut[10]~21 )) # (!\EAB0|addr1[11]~11_combout  & ((\EAB0|EABOut[10]~21 ) # (GND)))))
// \EAB0|EABOut[11]~23  = CARRY((\EAB0|addr2[15]~8_combout  & (!\EAB0|addr1[11]~11_combout  & !\EAB0|EABOut[10]~21 )) # (!\EAB0|addr2[15]~8_combout  & ((!\EAB0|EABOut[10]~21 ) # (!\EAB0|addr1[11]~11_combout ))))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[10]~21 ),
	.combout(\EAB0|EABOut[11]~22_combout ),
	.cout(\EAB0|EABOut[11]~23 ));
// synopsys translate_off
defparam \EAB0|EABOut[11]~22 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \PC0|PC[11]~27 (
// Equation(s):
// \PC0|PC[11]~27_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[11]~22_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & (\PC0|PCInc [11])))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\PC0|PCInc [11]),
	.datac(\EAB0|EABOut[11]~22_combout ),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[11]~27 .lut_mask = 16'hF044;
defparam \PC0|PC[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \PC0|PC[11]~37 (
// Equation(s):
// \PC0|PC[11]~37_combout  = (\PC0|PC[11]~27_combout ) # ((!\FSM0|selADDR1MUX~q  & (\FSM0|selPCMUX [0] & \tsbPC|out[11]~40_combout )))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\PC0|PC[11]~27_combout ),
	.datad(\tsbPC|out[11]~40_combout ),
	.cin(gnd),
	.combout(\PC0|PC[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[11]~37 .lut_mask = 16'hF4F0;
defparam \PC0|PC[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \PC0|PC[11] (
// Equation(s):
// \PC0|PC [11] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[11]~37_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [11])))

	.dataa(gnd),
	.datab(\PC0|PC[11]~37_combout ),
	.datac(\PC0|PC [11]),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [11]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[11] .lut_mask = 16'hCCF0;
defparam \PC0|PC[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \PC0|regPC|Q~12 (
// Equation(s):
// \PC0|regPC|Q~12_combout  = (!\rst~input_o  & \PC0|PC [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\PC0|PC [11]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~12 .lut_mask = 16'h0F00;
defparam \PC0|regPC|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \PC0|regPC|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[11] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \RegFile0|regFileRegs[5].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \RegFile0|regFileRegs[7].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \RegFile0|regFileRegs[6].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \RegFile0|regFileRegs[4].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \RegFile0|out1|Mux4~0 (
// Equation(s):
// \RegFile0|out1|Mux4~0_combout  = (\FSM0|dSR1 [0] & (((\FSM0|dSR1 [1])))) # (!\FSM0|dSR1 [0] & ((\FSM0|dSR1 [1] & (\RegFile0|regFileRegs[6].regs|Q [11])) # (!\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[4].regs|Q [11])))))

	.dataa(\FSM0|dSR1 [0]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [11]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [11]),
	.datad(\FSM0|dSR1 [1]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux4~0 .lut_mask = 16'hEE50;
defparam \RegFile0|out1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \RegFile0|out1|Mux4~1 (
// Equation(s):
// \RegFile0|out1|Mux4~1_combout  = (\FSM0|dSR1 [0] & ((\RegFile0|out1|Mux4~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [11]))) # (!\RegFile0|out1|Mux4~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [11])))) # (!\FSM0|dSR1 [0] & 
// (((\RegFile0|out1|Mux4~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [11]),
	.datab(\FSM0|dSR1 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [11]),
	.datad(\RegFile0|out1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux4~1 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \RegFile0|regFileRegs[2].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \RegFile0|regFileRegs[3].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \RegFile0|regFileRegs[0].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \RegFile0|regFileRegs[1].regs|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[11] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \RegFile0|out1|Mux4~2 (
// Equation(s):
// \RegFile0|out1|Mux4~2_combout  = (\FSM0|dSR1 [1] & (((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [11]))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [11]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [11]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [11]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux4~2 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \RegFile0|out1|Mux4~3 (
// Equation(s):
// \RegFile0|out1|Mux4~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux4~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [11]))) # (!\RegFile0|out1|Mux4~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [11])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux4~2_combout ))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[2].regs|Q [11]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [11]),
	.datad(\RegFile0|out1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux4~3 .lut_mask = 16'hF588;
defparam \RegFile0|out1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \RegFile0|out1|Mux4~4 (
// Equation(s):
// \RegFile0|out1|Mux4~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux4~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux4~3_combout )))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux4~1_combout ),
	.datad(\RegFile0|out1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux4~4 .lut_mask = 16'hF5A0;
defparam \RegFile0|out1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \EAB0|addr1[11]~11 (
// Equation(s):
// \EAB0|addr1[11]~11_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux4~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [11]))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(gnd),
	.datac(\PC0|regPC|Q [11]),
	.datad(\RegFile0|out1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[11]~11 .lut_mask = 16'hFA50;
defparam \EAB0|addr1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \EAB0|EABOut[12]~24 (
// Equation(s):
// \EAB0|EABOut[12]~24_combout  = ((\EAB0|addr2[15]~8_combout  $ (\EAB0|addr1[12]~12_combout  $ (!\EAB0|EABOut[11]~23 )))) # (GND)
// \EAB0|EABOut[12]~25  = CARRY((\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[12]~12_combout ) # (!\EAB0|EABOut[11]~23 ))) # (!\EAB0|addr2[15]~8_combout  & (\EAB0|addr1[12]~12_combout  & !\EAB0|EABOut[11]~23 )))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[11]~23 ),
	.combout(\EAB0|EABOut[12]~24_combout ),
	.cout(\EAB0|EABOut[12]~25 ));
// synopsys translate_off
defparam \EAB0|EABOut[12]~24 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \EAB0|EABOut[13]~26 (
// Equation(s):
// \EAB0|EABOut[13]~26_combout  = (\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[13]~13_combout  & (\EAB0|EABOut[12]~25  & VCC)) # (!\EAB0|addr1[13]~13_combout  & (!\EAB0|EABOut[12]~25 )))) # (!\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[13]~13_combout  & 
// (!\EAB0|EABOut[12]~25 )) # (!\EAB0|addr1[13]~13_combout  & ((\EAB0|EABOut[12]~25 ) # (GND)))))
// \EAB0|EABOut[13]~27  = CARRY((\EAB0|addr2[15]~8_combout  & (!\EAB0|addr1[13]~13_combout  & !\EAB0|EABOut[12]~25 )) # (!\EAB0|addr2[15]~8_combout  & ((!\EAB0|EABOut[12]~25 ) # (!\EAB0|addr1[13]~13_combout ))))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[12]~25 ),
	.combout(\EAB0|EABOut[13]~26_combout ),
	.cout(\EAB0|EABOut[13]~27 ));
// synopsys translate_off
defparam \EAB0|EABOut[13]~26 .lut_mask = 16'h9617;
defparam \EAB0|EABOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \EAB0|EABOut[14]~28 (
// Equation(s):
// \EAB0|EABOut[14]~28_combout  = ((\EAB0|addr2[15]~8_combout  $ (\EAB0|addr1[14]~14_combout  $ (!\EAB0|EABOut[13]~27 )))) # (GND)
// \EAB0|EABOut[14]~29  = CARRY((\EAB0|addr2[15]~8_combout  & ((\EAB0|addr1[14]~14_combout ) # (!\EAB0|EABOut[13]~27 ))) # (!\EAB0|addr2[15]~8_combout  & (\EAB0|addr1[14]~14_combout  & !\EAB0|EABOut[13]~27 )))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(\EAB0|addr1[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\EAB0|EABOut[13]~27 ),
	.combout(\EAB0|EABOut[14]~28_combout ),
	.cout(\EAB0|EABOut[14]~29 ));
// synopsys translate_off
defparam \EAB0|EABOut[14]~28 .lut_mask = 16'h698E;
defparam \EAB0|EABOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \EAB0|EABOut[15]~30 (
// Equation(s):
// \EAB0|EABOut[15]~30_combout  = \EAB0|addr2[15]~8_combout  $ (\EAB0|EABOut[14]~29  $ (\EAB0|addr1[15]~15_combout ))

	.dataa(\EAB0|addr2[15]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\EAB0|addr1[15]~15_combout ),
	.cin(\EAB0|EABOut[14]~29 ),
	.combout(\EAB0|EABOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|EABOut[15]~30 .lut_mask = 16'hA55A;
defparam \EAB0|EABOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \PC0|PCInc[14]~41 (
// Equation(s):
// \PC0|PCInc[14]~41_combout  = (\PC0|PC [14] & (!\PC0|PCInc[13]~40 )) # (!\PC0|PC [14] & ((\PC0|PCInc[13]~40 ) # (GND)))
// \PC0|PCInc[14]~42  = CARRY((!\PC0|PCInc[13]~40 ) # (!\PC0|PC [14]))

	.dataa(gnd),
	.datab(\PC0|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[13]~40 ),
	.combout(\PC0|PCInc[14]~41_combout ),
	.cout(\PC0|PCInc[14]~42 ));
// synopsys translate_off
defparam \PC0|PCInc[14]~41 .lut_mask = 16'h3C3F;
defparam \PC0|PCInc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \PC0|PCInc[15]~43 (
// Equation(s):
// \PC0|PCInc[15]~43_combout  = \PC0|PCInc[14]~42  $ (!\PC0|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC0|PC [15]),
	.cin(\PC0|PCInc[14]~42 ),
	.combout(\PC0|PCInc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PCInc[15]~43 .lut_mask = 16'hF00F;
defparam \PC0|PCInc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N29
dffeas \PC0|PCInc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[15] .is_wysiwyg = "true";
defparam \PC0|PCInc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \PC0|PC[15]~34 (
// Equation(s):
// \PC0|PC[15]~34_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[15]~30_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & ((\PC0|PCInc [15]))))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\EAB0|EABOut[15]~30_combout ),
	.datad(\PC0|PCInc [15]),
	.cin(gnd),
	.combout(\PC0|PC[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[15]~34 .lut_mask = 16'hB1A0;
defparam \PC0|PC[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \PC0|PC[15]~35 (
// Equation(s):
// \PC0|PC[15]~35_combout  = (\PC0|PC[15]~34_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[15]~57_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\PC0|PC[15]~34_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[15]~57_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[15]~35 .lut_mask = 16'hFBAA;
defparam \PC0|PC[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \PC0|PC[15] (
// Equation(s):
// \PC0|PC [15] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[15]~35_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [15]))

	.dataa(\PC0|PC [15]),
	.datab(\PC0|PC[15]~35_combout ),
	.datac(gnd),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [15]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[15] .lut_mask = 16'hCCAA;
defparam \PC0|PC[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \PC0|regPC|Q~16 (
// Equation(s):
// \PC0|regPC|Q~16_combout  = (!\rst~input_o  & \PC0|PC [15])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [15]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~16 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \PC0|regPC|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[15] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \tsbPC|out[15]~55 (
// Equation(s):
// \tsbPC|out[15]~55_combout  = (\RAM0|regMDR|Q [15] & (((\PC0|regPC|Q [15])) # (!\FSM0|gatePC~q ))) # (!\RAM0|regMDR|Q [15] & (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [15]) # (!\FSM0|gatePC~q ))))

	.dataa(\RAM0|regMDR|Q [15]),
	.datab(\FSM0|gatePC~q ),
	.datac(\FSM0|gateMDR~q ),
	.datad(\PC0|regPC|Q [15]),
	.cin(gnd),
	.combout(\tsbPC|out[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~55 .lut_mask = 16'hAF23;
defparam \tsbPC|out[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \tsbPC|out[15]~56 (
// Equation(s):
// \tsbPC|out[15]~56_combout  = (\tsbPC|out[15]~55_combout  & (((\FSM0|selADDR2MUX [1] & \EAB0|EABOut[15]~30_combout )) # (!\FSM0|gateMARMUX~q )))

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(\tsbPC|out[15]~55_combout ),
	.datac(\FSM0|gateMARMUX~q ),
	.datad(\EAB0|EABOut[15]~30_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~56 .lut_mask = 16'h8C0C;
defparam \tsbPC|out[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \tsbPC|out[15]~52 (
// Equation(s):
// \tsbPC|out[15]~52_combout  = (\ALU0|ALUOut[0]~0_combout  & ((\FSM0|dSR1 [2] & ((!\RegFile0|out1|Mux0~1_combout ))) # (!\FSM0|dSR1 [2] & (!\RegFile0|out1|Mux0~3_combout ))))

	.dataa(\FSM0|dSR1 [2]),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\RegFile0|out1|Mux0~3_combout ),
	.datad(\RegFile0|out1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~52 .lut_mask = 16'h048C;
defparam \tsbPC|out[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~92 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~92_combout  = (\FSM0|dSR2 [1] & (((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[1].regs|Q [15])) # (!\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[0].regs|Q [15])))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [15]),
	.datac(\FSM0|dSR2 [0]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [15]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~92 .lut_mask = 16'hE5E0;
defparam \ALURb|SR2MUXOut[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~93 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~93_combout  = (\ALURb|SR2MUXOut[15]~92_combout  & (((\RegFile0|regFileRegs[3].regs|Q [15])) # (!\FSM0|dSR2 [1]))) # (!\ALURb|SR2MUXOut[15]~92_combout  & (\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[2].regs|Q [15])))

	.dataa(\ALURb|SR2MUXOut[15]~92_combout ),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [15]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [15]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~93 .lut_mask = 16'hEA62;
defparam \ALURb|SR2MUXOut[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~90 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~90_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [15]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [15]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [15]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [15]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~90 .lut_mask = 16'hF4A4;
defparam \ALURb|SR2MUXOut[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~91 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~91_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[15]~90_combout  & ((\RegFile0|regFileRegs[7].regs|Q [15]))) # (!\ALURb|SR2MUXOut[15]~90_combout  & (\RegFile0|regFileRegs[5].regs|Q [15])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[15]~90_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [15]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\ALURb|SR2MUXOut[15]~90_combout ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [15]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~91 .lut_mask = 16'hF838;
defparam \ALURb|SR2MUXOut[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~94 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~94_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[15]~91_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[15]~93_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\ALURb|SR2MUXOut[15]~93_combout ),
	.datac(\FSM0|dSR2 [2]),
	.datad(\ALURb|SR2MUXOut[15]~91_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~94 .lut_mask = 16'h5404;
defparam \ALURb|SR2MUXOut[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[15]~95 (
// Equation(s):
// \ALURb|SR2MUXOut[15]~95_combout  = (\ALURb|SR2MUXOut[15]~94_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(\IR0|IRreg|Q [4]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(gnd),
	.datad(\ALURb|SR2MUXOut[15]~94_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[15]~95 .lut_mask = 16'hFF88;
defparam \ALURb|SR2MUXOut[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \tsbPC|out[15]~53 (
// Equation(s):
// \tsbPC|out[15]~53_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux0~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[15]~95_combout )))) # (!\FSM0|dALUK [0] & (!\FSM0|dALUK [1]))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALURb|SR2MUXOut[15]~95_combout ),
	.datad(\RegFile0|out1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~53 .lut_mask = 16'hB911;
defparam \tsbPC|out[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~86 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~86_combout  = (\FSM0|dSR2 [1] & (((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [14]))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [14]))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [14]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [14]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~86 .lut_mask = 16'hFA44;
defparam \ALURb|SR2MUXOut[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~87 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~87_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[14]~86_combout  & (\RegFile0|regFileRegs[3].regs|Q [14])) # (!\ALURb|SR2MUXOut[14]~86_combout  & ((\RegFile0|regFileRegs[2].regs|Q [14]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[14]~86_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [14]),
	.datac(\ALURb|SR2MUXOut[14]~86_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [14]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~87 .lut_mask = 16'hDAD0;
defparam \ALURb|SR2MUXOut[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~84 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~84_combout  = (\FSM0|dSR2 [0] & (\FSM0|dSR2 [1])) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [14]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [14]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [14]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [14]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~84 .lut_mask = 16'hDC98;
defparam \ALURb|SR2MUXOut[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~85 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~85_combout  = (\ALURb|SR2MUXOut[14]~84_combout  & (((\RegFile0|regFileRegs[7].regs|Q [14]) # (!\FSM0|dSR2 [0])))) # (!\ALURb|SR2MUXOut[14]~84_combout  & (\RegFile0|regFileRegs[5].regs|Q [14] & ((\FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [14]),
	.datab(\ALURb|SR2MUXOut[14]~84_combout ),
	.datac(\RegFile0|regFileRegs[7].regs|Q [14]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~85 .lut_mask = 16'hE2CC;
defparam \ALURb|SR2MUXOut[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~88 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~88_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[14]~85_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[14]~87_combout ))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[14]~87_combout ),
	.datad(\ALURb|SR2MUXOut[14]~85_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~88 .lut_mask = 16'h3210;
defparam \ALURb|SR2MUXOut[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[14]~89 (
// Equation(s):
// \ALURb|SR2MUXOut[14]~89_combout  = (\ALURb|SR2MUXOut[14]~88_combout ) # ((\IR0|IRreg|Q [5] & \IR0|IRreg|Q [4]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\IR0|IRreg|Q [4]),
	.datad(\ALURb|SR2MUXOut[14]~88_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[14]~89 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~80 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~80_combout  = (\FSM0|dSR2 [1] & (\FSM0|dSR2 [0])) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [13]))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [13]))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [13]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [13]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~80 .lut_mask = 16'hDC98;
defparam \ALURb|SR2MUXOut[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~81 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~81_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[13]~80_combout  & (\RegFile0|regFileRegs[3].regs|Q [13])) # (!\ALURb|SR2MUXOut[13]~80_combout  & ((\RegFile0|regFileRegs[2].regs|Q [13]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[13]~80_combout ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [13]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [13]),
	.datad(\ALURb|SR2MUXOut[13]~80_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~81 .lut_mask = 16'hBBC0;
defparam \ALURb|SR2MUXOut[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~78 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~78_combout  = (\FSM0|dSR2 [0] & (((\FSM0|dSR2 [1])))) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [13]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [13]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\RegFile0|regFileRegs[4].regs|Q [13]),
	.datac(\FSM0|dSR2 [1]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [13]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~78 .lut_mask = 16'hF4A4;
defparam \ALURb|SR2MUXOut[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~79 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~79_combout  = (\ALURb|SR2MUXOut[13]~78_combout  & ((\RegFile0|regFileRegs[7].regs|Q [13]) # ((!\FSM0|dSR2 [0])))) # (!\ALURb|SR2MUXOut[13]~78_combout  & (((\RegFile0|regFileRegs[5].regs|Q [13] & \FSM0|dSR2 [0]))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [13]),
	.datab(\ALURb|SR2MUXOut[13]~78_combout ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [13]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~79 .lut_mask = 16'hB8CC;
defparam \ALURb|SR2MUXOut[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~82 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~82_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[13]~79_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[13]~81_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[13]~81_combout ),
	.datad(\ALURb|SR2MUXOut[13]~79_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~82 .lut_mask = 16'h5410;
defparam \ALURb|SR2MUXOut[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \ALURb|SR2MUXOut[13]~83 (
// Equation(s):
// \ALURb|SR2MUXOut[13]~83_combout  = (\ALURb|SR2MUXOut[13]~82_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[13]~82_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[13]~83 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \RegFile0|regFileRegs[5].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[5].regs|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[5].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[5].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[5].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \RegFile0|regFileRegs[4].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[4].regs|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[4].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[4].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[4].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \RegFile0|regFileRegs[6].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[6].regs|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[6].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[6].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[6].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~72 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~72_combout  = (\FSM0|dSR2 [0] & (\FSM0|dSR2 [1])) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [12]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [12]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [12]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [12]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~72 .lut_mask = 16'hDC98;
defparam \ALURb|SR2MUXOut[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~73 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~73_combout  = (\FSM0|dSR2 [0] & ((\ALURb|SR2MUXOut[12]~72_combout  & ((\RegFile0|regFileRegs[7].regs|Q [12]))) # (!\ALURb|SR2MUXOut[12]~72_combout  & (\RegFile0|regFileRegs[5].regs|Q [12])))) # (!\FSM0|dSR2 [0] & 
// (((\ALURb|SR2MUXOut[12]~72_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [12]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[7].regs|Q [12]),
	.datad(\ALURb|SR2MUXOut[12]~72_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~73 .lut_mask = 16'hF388;
defparam \ALURb|SR2MUXOut[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \RegFile0|regFileRegs[3].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[3].regs|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[3].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[3].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[3].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \RegFile0|regFileRegs[0].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[0].regs|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[0].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[0].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \RegFile0|regFileRegs[1].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[1].regs|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[1].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[1].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[1].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~74 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~74_combout  = (\FSM0|dSR2 [1] & (\FSM0|dSR2 [0])) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[1].regs|Q [12]))) # (!\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[0].regs|Q [12]))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\FSM0|dSR2 [0]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [12]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [12]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~74 .lut_mask = 16'hDC98;
defparam \ALURb|SR2MUXOut[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \RegFile0|regFileRegs[2].regs|Q[12]~feeder (
// Equation(s):
// \RegFile0|regFileRegs[2].regs|Q[12]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[2].regs|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \RegFile0|regFileRegs[2].regs|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \RegFile0|regFileRegs[2].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[2].regs|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile0|regFileRegs[2].regs|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[2].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[2].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[2].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~75 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~75_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[12]~74_combout  & (\RegFile0|regFileRegs[3].regs|Q [12])) # (!\ALURb|SR2MUXOut[12]~74_combout  & ((\RegFile0|regFileRegs[2].regs|Q [12]))))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[12]~74_combout ))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[3].regs|Q [12]),
	.datac(\ALURb|SR2MUXOut[12]~74_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [12]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~75 .lut_mask = 16'hDAD0;
defparam \ALURb|SR2MUXOut[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~76 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~76_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[12]~73_combout )) # (!\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[12]~75_combout )))))

	.dataa(\FSM0|dSR2 [2]),
	.datab(\IR0|IRreg|Q [5]),
	.datac(\ALURb|SR2MUXOut[12]~73_combout ),
	.datad(\ALURb|SR2MUXOut[12]~75_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~76 .lut_mask = 16'h3120;
defparam \ALURb|SR2MUXOut[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \ALURb|SR2MUXOut[12]~77 (
// Equation(s):
// \ALURb|SR2MUXOut[12]~77_combout  = (\ALURb|SR2MUXOut[12]~76_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[12]~76_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[12]~77 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~68 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~68_combout  = (\FSM0|dSR2 [1] & (((\FSM0|dSR2 [0])))) # (!\FSM0|dSR2 [1] & ((\FSM0|dSR2 [0] & (\RegFile0|regFileRegs[1].regs|Q [11])) # (!\FSM0|dSR2 [0] & ((\RegFile0|regFileRegs[0].regs|Q [11])))))

	.dataa(\FSM0|dSR2 [1]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [11]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [11]),
	.datad(\FSM0|dSR2 [0]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~68 .lut_mask = 16'hEE50;
defparam \ALURb|SR2MUXOut[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~69 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~69_combout  = (\FSM0|dSR2 [1] & ((\ALURb|SR2MUXOut[11]~68_combout  & ((\RegFile0|regFileRegs[3].regs|Q [11]))) # (!\ALURb|SR2MUXOut[11]~68_combout  & (\RegFile0|regFileRegs[2].regs|Q [11])))) # (!\FSM0|dSR2 [1] & 
// (((\ALURb|SR2MUXOut[11]~68_combout ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [11]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [11]),
	.datad(\ALURb|SR2MUXOut[11]~68_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~69 .lut_mask = 16'hF388;
defparam \ALURb|SR2MUXOut[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~66 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~66_combout  = (\FSM0|dSR2 [0] & (\FSM0|dSR2 [1])) # (!\FSM0|dSR2 [0] & ((\FSM0|dSR2 [1] & ((\RegFile0|regFileRegs[6].regs|Q [11]))) # (!\FSM0|dSR2 [1] & (\RegFile0|regFileRegs[4].regs|Q [11]))))

	.dataa(\FSM0|dSR2 [0]),
	.datab(\FSM0|dSR2 [1]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [11]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [11]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~66 .lut_mask = 16'hDC98;
defparam \ALURb|SR2MUXOut[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~67 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~67_combout  = (\ALURb|SR2MUXOut[11]~66_combout  & (((\RegFile0|regFileRegs[7].regs|Q [11]) # (!\FSM0|dSR2 [0])))) # (!\ALURb|SR2MUXOut[11]~66_combout  & (\RegFile0|regFileRegs[5].regs|Q [11] & (\FSM0|dSR2 [0])))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [11]),
	.datab(\ALURb|SR2MUXOut[11]~66_combout ),
	.datac(\FSM0|dSR2 [0]),
	.datad(\RegFile0|regFileRegs[7].regs|Q [11]),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~67 .lut_mask = 16'hEC2C;
defparam \ALURb|SR2MUXOut[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~70 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~70_combout  = (!\IR0|IRreg|Q [5] & ((\FSM0|dSR2 [2] & ((\ALURb|SR2MUXOut[11]~67_combout ))) # (!\FSM0|dSR2 [2] & (\ALURb|SR2MUXOut[11]~69_combout ))))

	.dataa(\IR0|IRreg|Q [5]),
	.datab(\FSM0|dSR2 [2]),
	.datac(\ALURb|SR2MUXOut[11]~69_combout ),
	.datad(\ALURb|SR2MUXOut[11]~67_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~70 .lut_mask = 16'h5410;
defparam \ALURb|SR2MUXOut[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \ALURb|SR2MUXOut[11]~71 (
// Equation(s):
// \ALURb|SR2MUXOut[11]~71_combout  = (\ALURb|SR2MUXOut[11]~70_combout ) # ((\IR0|IRreg|Q [4] & \IR0|IRreg|Q [5]))

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [4]),
	.datac(\IR0|IRreg|Q [5]),
	.datad(\ALURb|SR2MUXOut[11]~70_combout ),
	.cin(gnd),
	.combout(\ALURb|SR2MUXOut[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALURb|SR2MUXOut[11]~71 .lut_mask = 16'hFFC0;
defparam \ALURb|SR2MUXOut[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \ALU0|Add0~22 (
// Equation(s):
// \ALU0|Add0~22_combout  = (\RegFile0|out1|Mux4~4_combout  & ((\ALURb|SR2MUXOut[11]~71_combout  & (\ALU0|Add0~21  & VCC)) # (!\ALURb|SR2MUXOut[11]~71_combout  & (!\ALU0|Add0~21 )))) # (!\RegFile0|out1|Mux4~4_combout  & ((\ALURb|SR2MUXOut[11]~71_combout  & 
// (!\ALU0|Add0~21 )) # (!\ALURb|SR2MUXOut[11]~71_combout  & ((\ALU0|Add0~21 ) # (GND)))))
// \ALU0|Add0~23  = CARRY((\RegFile0|out1|Mux4~4_combout  & (!\ALURb|SR2MUXOut[11]~71_combout  & !\ALU0|Add0~21 )) # (!\RegFile0|out1|Mux4~4_combout  & ((!\ALU0|Add0~21 ) # (!\ALURb|SR2MUXOut[11]~71_combout ))))

	.dataa(\RegFile0|out1|Mux4~4_combout ),
	.datab(\ALURb|SR2MUXOut[11]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~21 ),
	.combout(\ALU0|Add0~22_combout ),
	.cout(\ALU0|Add0~23 ));
// synopsys translate_off
defparam \ALU0|Add0~22 .lut_mask = 16'h9617;
defparam \ALU0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \ALU0|Add0~24 (
// Equation(s):
// \ALU0|Add0~24_combout  = ((\RegFile0|out1|Mux3~4_combout  $ (\ALURb|SR2MUXOut[12]~77_combout  $ (!\ALU0|Add0~23 )))) # (GND)
// \ALU0|Add0~25  = CARRY((\RegFile0|out1|Mux3~4_combout  & ((\ALURb|SR2MUXOut[12]~77_combout ) # (!\ALU0|Add0~23 ))) # (!\RegFile0|out1|Mux3~4_combout  & (\ALURb|SR2MUXOut[12]~77_combout  & !\ALU0|Add0~23 )))

	.dataa(\RegFile0|out1|Mux3~4_combout ),
	.datab(\ALURb|SR2MUXOut[12]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~23 ),
	.combout(\ALU0|Add0~24_combout ),
	.cout(\ALU0|Add0~25 ));
// synopsys translate_off
defparam \ALU0|Add0~24 .lut_mask = 16'h698E;
defparam \ALU0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \ALU0|Add0~26 (
// Equation(s):
// \ALU0|Add0~26_combout  = (\RegFile0|out1|Mux2~4_combout  & ((\ALURb|SR2MUXOut[13]~83_combout  & (\ALU0|Add0~25  & VCC)) # (!\ALURb|SR2MUXOut[13]~83_combout  & (!\ALU0|Add0~25 )))) # (!\RegFile0|out1|Mux2~4_combout  & ((\ALURb|SR2MUXOut[13]~83_combout  & 
// (!\ALU0|Add0~25 )) # (!\ALURb|SR2MUXOut[13]~83_combout  & ((\ALU0|Add0~25 ) # (GND)))))
// \ALU0|Add0~27  = CARRY((\RegFile0|out1|Mux2~4_combout  & (!\ALURb|SR2MUXOut[13]~83_combout  & !\ALU0|Add0~25 )) # (!\RegFile0|out1|Mux2~4_combout  & ((!\ALU0|Add0~25 ) # (!\ALURb|SR2MUXOut[13]~83_combout ))))

	.dataa(\RegFile0|out1|Mux2~4_combout ),
	.datab(\ALURb|SR2MUXOut[13]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~25 ),
	.combout(\ALU0|Add0~26_combout ),
	.cout(\ALU0|Add0~27 ));
// synopsys translate_off
defparam \ALU0|Add0~26 .lut_mask = 16'h9617;
defparam \ALU0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \ALU0|Add0~28 (
// Equation(s):
// \ALU0|Add0~28_combout  = ((\RegFile0|out1|Mux1~4_combout  $ (\ALURb|SR2MUXOut[14]~89_combout  $ (!\ALU0|Add0~27 )))) # (GND)
// \ALU0|Add0~29  = CARRY((\RegFile0|out1|Mux1~4_combout  & ((\ALURb|SR2MUXOut[14]~89_combout ) # (!\ALU0|Add0~27 ))) # (!\RegFile0|out1|Mux1~4_combout  & (\ALURb|SR2MUXOut[14]~89_combout  & !\ALU0|Add0~27 )))

	.dataa(\RegFile0|out1|Mux1~4_combout ),
	.datab(\ALURb|SR2MUXOut[14]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU0|Add0~27 ),
	.combout(\ALU0|Add0~28_combout ),
	.cout(\ALU0|Add0~29 ));
// synopsys translate_off
defparam \ALU0|Add0~28 .lut_mask = 16'h698E;
defparam \ALU0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \ALU0|Add0~30 (
// Equation(s):
// \ALU0|Add0~30_combout  = \ALURb|SR2MUXOut[15]~95_combout  $ (\ALU0|Add0~29  $ (\RegFile0|out1|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\ALURb|SR2MUXOut[15]~95_combout ),
	.datac(gnd),
	.datad(\RegFile0|out1|Mux0~4_combout ),
	.cin(\ALU0|Add0~29 ),
	.combout(\ALU0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|Add0~30 .lut_mask = 16'hC33C;
defparam \ALU0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \tsbPC|out[15]~54 (
// Equation(s):
// \tsbPC|out[15]~54_combout  = (\tsbPC|out[15]~53_combout  & ((\FSM0|dALUK [0]) # (\ALU0|Add0~30_combout )))

	.dataa(gnd),
	.datab(\FSM0|dALUK [0]),
	.datac(\tsbPC|out[15]~53_combout ),
	.datad(\ALU0|Add0~30_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~54 .lut_mask = 16'hF0C0;
defparam \tsbPC|out[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \tsbPC|out[15]~57 (
// Equation(s):
// \tsbPC|out[15]~57_combout  = (\tsbPC|out[15]~56_combout  & (((\tsbPC|out[15]~52_combout ) # (\tsbPC|out[15]~54_combout )) # (!\FSM0|gateALU~q )))

	.dataa(\FSM0|gateALU~q ),
	.datab(\tsbPC|out[15]~56_combout ),
	.datac(\tsbPC|out[15]~52_combout ),
	.datad(\tsbPC|out[15]~54_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[15]~57 .lut_mask = 16'hCCC4;
defparam \tsbPC|out[15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~16 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~16_combout  = (!\rst~input_o  & ((\tsbPC|out[15]~57_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\tsbPC|out[15]~57_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~16 .lut_mask = 16'h3311;
defparam \RegFile0|regFileRegs[0].regs|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \RAM0|regMAR|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|regMAR|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMAR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMAR|Q[15] .is_wysiwyg = "true";
defparam \RAM0|regMAR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N5
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM0|regMAR|Q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N9
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \RAM0|regMDR|Q[6]~0 (
// Equation(s):
// \RAM0|regMDR|Q[6]~0_combout  = ((\FSM0|selMDR~q  & \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [2])) # (!\FSM0|ldMDR~q )

	.dataa(\FSM0|selMDR~q ),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\FSM0|ldMDR~q ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q[6]~0 .lut_mask = 16'hA0FF;
defparam \RAM0|regMDR|Q[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \RAM0|regMDR|Q~24 (
// Equation(s):
// \RAM0|regMDR|Q~24_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (\RAM0|regMDR|Q[6]~0_combout )) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q [11]))) # (!\RAM0|regMDR|Q[6]~0_combout  & (\tsbPC|out[11]~40_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~1_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\tsbPC|out[11]~40_combout ),
	.datad(\RAM0|regMDR|Q [11]),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~24 .lut_mask = 16'hDC98;
defparam \RAM0|regMDR|Q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \memDataExt[11]~input (
	.i(memDataExt[11]),
	.ibar(gnd),
	.o(\memDataExt[11]~input_o ));
// synopsys translate_off
defparam \memDataExt[11]~input .bus_hold = "false";
defparam \memDataExt[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~portadataout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46 .lut_mask = 16'hBA98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47 .lut_mask = 16'hAFC0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [11]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[11]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45 .lut_mask = 16'hE6C4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \RAM0|regMDR|Q~25 (
// Equation(s):
// \RAM0|regMDR|Q~25_combout  = (\RAM0|regMDR|Q~24_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47_combout )) # (!\RAM0|regMDR|Q[6]~1_combout ))) # (!\RAM0|regMDR|Q~24_combout  & (\RAM0|regMDR|Q[6]~1_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45_combout ))))

	.dataa(\RAM0|regMDR|Q~24_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~25 .lut_mask = 16'hE6A2;
defparam \RAM0|regMDR|Q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \RAM0|regMDR|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[11] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \tsbPC|out[11]~39 (
// Equation(s):
// \tsbPC|out[11]~39_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [11] & ((\PC0|regPC|Q [11]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & (((\PC0|regPC|Q [11]) # (!\FSM0|gatePC~q ))))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\RAM0|regMDR|Q [11]),
	.datac(\FSM0|gatePC~q ),
	.datad(\PC0|regPC|Q [11]),
	.cin(gnd),
	.combout(\tsbPC|out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[11]~39 .lut_mask = 16'hDD0D;
defparam \tsbPC|out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \tsbMARMUX|out[11]~4 (
// Equation(s):
// \tsbMARMUX|out[11]~4_combout  = ((\FSM0|selADDR2MUX [1] & \EAB0|EABOut[11]~22_combout )) # (!\FSM0|gateMARMUX~q )

	.dataa(\FSM0|gateMARMUX~q ),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\EAB0|EABOut[11]~22_combout ),
	.cin(gnd),
	.combout(\tsbMARMUX|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tsbMARMUX|out[11]~4 .lut_mask = 16'hF555;
defparam \tsbMARMUX|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \tsbALU|out[11]~33 (
// Equation(s):
// \tsbALU|out[11]~33_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux4~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[11]~71_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALURb|SR2MUXOut[11]~71_combout ),
	.datad(\RegFile0|out1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[11]~33 .lut_mask = 16'hA800;
defparam \tsbALU|out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \tsbALU|out[11]~34 (
// Equation(s):
// \tsbALU|out[11]~34_combout  = ((!\FSM0|dALUK [1] & (!\FSM0|dALUK [0] & \ALU0|Add0~22_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|gateALU~q ),
	.datac(\FSM0|dALUK [0]),
	.datad(\ALU0|Add0~22_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[11]~34 .lut_mask = 16'h3733;
defparam \tsbALU|out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \tsbALU|out[11]~35 (
// Equation(s):
// \tsbALU|out[11]~35_combout  = (\tsbALU|out[11]~33_combout ) # ((\tsbALU|out[11]~34_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux4~4_combout )))

	.dataa(\ALU0|ALUOut[0]~0_combout ),
	.datab(\tsbALU|out[11]~33_combout ),
	.datac(\RegFile0|out1|Mux4~4_combout ),
	.datad(\tsbALU|out[11]~34_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[11]~35 .lut_mask = 16'hFFCE;
defparam \tsbALU|out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \tsbPC|out[11]~40 (
// Equation(s):
// \tsbPC|out[11]~40_combout  = ((\tsbPC|out[11]~39_combout  & (\tsbMARMUX|out[11]~4_combout  & \tsbALU|out[11]~35_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[11]~39_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbMARMUX|out[11]~4_combout ),
	.datad(\tsbALU|out[11]~35_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[11]~40 .lut_mask = 16'hB333;
defparam \tsbPC|out[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~12 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~12_combout  = (\tsbPC|out[11]~40_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[11]~40_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~12 .lut_mask = 16'h00F0;
defparam \RegFile0|regFileRegs[0].regs|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \IR0|IRreg|Q[11]~feeder (
// Equation(s):
// \IR0|IRreg|Q[11]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegFile0|regFileRegs[0].regs|Q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \IR0|IRreg|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \IR0|IRreg|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[11] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \FSM0|Selector21~0 (
// Equation(s):
// \FSM0|Selector21~0_combout  = (\FSM0|Selector23~1_combout ) # ((\IR0|IRreg|Q [11] & \FSM0|dDR[2]~1_combout ))

	.dataa(\FSM0|Selector23~1_combout ),
	.datab(\IR0|IRreg|Q [11]),
	.datac(\FSM0|dDR[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector21~0 .lut_mask = 16'hEAEA;
defparam \FSM0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \FSM0|dDR[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dDR[2] .is_wysiwyg = "true";
defparam \FSM0|dDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \RegFile0|wSelDec|Decoder0~3 (
// Equation(s):
// \RegFile0|wSelDec|Decoder0~3_combout  = (\FSM0|dDR [2] & (\FSM0|dDR [0] & (\FSM0|ldReg~q  & \FSM0|dDR [1])))

	.dataa(\FSM0|dDR [2]),
	.datab(\FSM0|dDR [0]),
	.datac(\FSM0|ldReg~q ),
	.datad(\FSM0|dDR [1]),
	.cin(gnd),
	.combout(\RegFile0|wSelDec|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|wSelDec|Decoder0~3 .lut_mask = 16'h8000;
defparam \RegFile0|wSelDec|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \RegFile0|regFileRegs[7].regs|Q[12]~0 (
// Equation(s):
// \RegFile0|regFileRegs[7].regs|Q[12]~0_combout  = (\rst~input_o ) # (\RegFile0|wSelDec|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\RegFile0|wSelDec|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[12]~0 .lut_mask = 16'hFFCC;
defparam \RegFile0|regFileRegs[7].regs|Q[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \RegFile0|regFileRegs[7].regs|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile0|regFileRegs[7].regs|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile0|regFileRegs[7].regs|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile0|regFileRegs[7].regs|Q[12] .is_wysiwyg = "true";
defparam \RegFile0|regFileRegs[7].regs|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \RegFile0|out1|Mux3~0 (
// Equation(s):
// \RegFile0|out1|Mux3~0_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|regFileRegs[6].regs|Q [12]) # ((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & (((\RegFile0|regFileRegs[4].regs|Q [12] & !\FSM0|dSR1 [0]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[6].regs|Q [12]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [12]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux3~0 .lut_mask = 16'hAAD8;
defparam \RegFile0|out1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \RegFile0|out1|Mux3~1 (
// Equation(s):
// \RegFile0|out1|Mux3~1_combout  = (\RegFile0|out1|Mux3~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [12]) # ((!\FSM0|dSR1 [0])))) # (!\RegFile0|out1|Mux3~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [12] & \FSM0|dSR1 [0]))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [12]),
	.datab(\RegFile0|out1|Mux3~0_combout ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [12]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux3~1 .lut_mask = 16'hB8CC;
defparam \RegFile0|out1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \RegFile0|out1|Mux3~2 (
// Equation(s):
// \RegFile0|out1|Mux3~2_combout  = (\FSM0|dSR1 [1] & (((\FSM0|dSR1 [0])))) # (!\FSM0|dSR1 [1] & ((\FSM0|dSR1 [0] & ((\RegFile0|regFileRegs[1].regs|Q [12]))) # (!\FSM0|dSR1 [0] & (\RegFile0|regFileRegs[0].regs|Q [12]))))

	.dataa(\FSM0|dSR1 [1]),
	.datab(\RegFile0|regFileRegs[0].regs|Q [12]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [12]),
	.datad(\FSM0|dSR1 [0]),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux3~2 .lut_mask = 16'hFA44;
defparam \RegFile0|out1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \RegFile0|out1|Mux3~3 (
// Equation(s):
// \RegFile0|out1|Mux3~3_combout  = (\FSM0|dSR1 [1] & ((\RegFile0|out1|Mux3~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [12]))) # (!\RegFile0|out1|Mux3~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [12])))) # (!\FSM0|dSR1 [1] & 
// (((\RegFile0|out1|Mux3~2_combout ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [12]),
	.datab(\FSM0|dSR1 [1]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [12]),
	.datad(\RegFile0|out1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux3~3 .lut_mask = 16'hF388;
defparam \RegFile0|out1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \RegFile0|out1|Mux3~4 (
// Equation(s):
// \RegFile0|out1|Mux3~4_combout  = (\FSM0|dSR1 [2] & (\RegFile0|out1|Mux3~1_combout )) # (!\FSM0|dSR1 [2] & ((\RegFile0|out1|Mux3~3_combout )))

	.dataa(\FSM0|dSR1 [2]),
	.datab(gnd),
	.datac(\RegFile0|out1|Mux3~1_combout ),
	.datad(\RegFile0|out1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|out1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|out1|Mux3~4 .lut_mask = 16'hF5A0;
defparam \RegFile0|out1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \EAB0|addr1[12]~12 (
// Equation(s):
// \EAB0|addr1[12]~12_combout  = (\FSM0|selADDR1MUX~q  & ((\RegFile0|out1|Mux3~4_combout ))) # (!\FSM0|selADDR1MUX~q  & (\PC0|regPC|Q [12]))

	.dataa(\PC0|regPC|Q [12]),
	.datab(gnd),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\RegFile0|out1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\EAB0|addr1[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EAB0|addr1[12]~12 .lut_mask = 16'hFA0A;
defparam \EAB0|addr1[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \PC0|PCInc[12]~37 (
// Equation(s):
// \PC0|PCInc[12]~37_combout  = (\PC0|PC [12] & (!\PC0|PCInc[11]~36 )) # (!\PC0|PC [12] & ((\PC0|PCInc[11]~36 ) # (GND)))
// \PC0|PCInc[12]~38  = CARRY((!\PC0|PCInc[11]~36 ) # (!\PC0|PC [12]))

	.dataa(\PC0|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[11]~36 ),
	.combout(\PC0|PCInc[12]~37_combout ),
	.cout(\PC0|PCInc[12]~38 ));
// synopsys translate_off
defparam \PC0|PCInc[12]~37 .lut_mask = 16'h5A5F;
defparam \PC0|PCInc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N23
dffeas \PC0|PCInc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[12] .is_wysiwyg = "true";
defparam \PC0|PCInc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \PC0|PC[12]~28 (
// Equation(s):
// \PC0|PC[12]~28_combout  = (\FSM0|selADDR1MUX~q  & (\EAB0|EABOut[12]~24_combout )) # (!\FSM0|selADDR1MUX~q  & (((!\FSM0|selPCMUX [0] & \PC0|PCInc [12]))))

	.dataa(\FSM0|selADDR1MUX~q ),
	.datab(\EAB0|EABOut[12]~24_combout ),
	.datac(\FSM0|selPCMUX [0]),
	.datad(\PC0|PCInc [12]),
	.cin(gnd),
	.combout(\PC0|PC[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[12]~28 .lut_mask = 16'h8D88;
defparam \PC0|PC[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \PC0|PC[12]~29 (
// Equation(s):
// \PC0|PC[12]~29_combout  = (\PC0|PC[12]~28_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[12]~42_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\PC0|PC[12]~28_combout ),
	.datac(\tsbPC|out[12]~42_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[12]~29 .lut_mask = 16'hFDCC;
defparam \PC0|PC[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \PC0|PC[12] (
// Equation(s):
// \PC0|PC [12] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[12]~29_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [12])))

	.dataa(gnd),
	.datab(\PC0|PC[12]~29_combout ),
	.datac(\PC0|PC[1]~6clkctrl_outclk ),
	.datad(\PC0|PC [12]),
	.cin(gnd),
	.combout(\PC0|PC [12]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[12] .lut_mask = 16'hCFC0;
defparam \PC0|PC[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \PC0|PCInc[13]~39 (
// Equation(s):
// \PC0|PCInc[13]~39_combout  = (\PC0|PC [13] & (\PC0|PCInc[12]~38  $ (GND))) # (!\PC0|PC [13] & (!\PC0|PCInc[12]~38  & VCC))
// \PC0|PCInc[13]~40  = CARRY((\PC0|PC [13] & !\PC0|PCInc[12]~38 ))

	.dataa(\PC0|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|PCInc[12]~38 ),
	.combout(\PC0|PCInc[13]~39_combout ),
	.cout(\PC0|PCInc[13]~40 ));
// synopsys translate_off
defparam \PC0|PCInc[13]~39 .lut_mask = 16'hA50A;
defparam \PC0|PCInc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N25
dffeas \PC0|PCInc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[13] .is_wysiwyg = "true";
defparam \PC0|PCInc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \PC0|PC[13]~30 (
// Equation(s):
// \PC0|PC[13]~30_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[13]~26_combout )))) # (!\FSM0|selADDR1MUX~q  & (\PC0|PCInc [13] & (!\FSM0|selPCMUX [0])))

	.dataa(\PC0|PCInc [13]),
	.datab(\FSM0|selPCMUX [0]),
	.datac(\FSM0|selADDR1MUX~q ),
	.datad(\EAB0|EABOut[13]~26_combout ),
	.cin(gnd),
	.combout(\PC0|PC[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[13]~30 .lut_mask = 16'hF202;
defparam \PC0|PC[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \PC0|PC[13]~31 (
// Equation(s):
// \PC0|PC[13]~31_combout  = (\PC0|PC[13]~30_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[13]~45_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[13]~45_combout ),
	.datab(\PC0|PC[13]~30_combout ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[13]~31 .lut_mask = 16'hEFCC;
defparam \PC0|PC[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \PC0|PC[13] (
// Equation(s):
// \PC0|PC [13] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC[13]~31_combout )) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC [13])))

	.dataa(\PC0|PC[13]~31_combout ),
	.datab(gnd),
	.datac(\PC0|PC[1]~6clkctrl_outclk ),
	.datad(\PC0|PC [13]),
	.cin(gnd),
	.combout(\PC0|PC [13]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[13] .lut_mask = 16'hAFA0;
defparam \PC0|PC[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N27
dffeas \PC0|PCInc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC0|PCInc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|PCInc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|PCInc[14] .is_wysiwyg = "true";
defparam \PC0|PCInc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \PC0|PC[14]~32 (
// Equation(s):
// \PC0|PC[14]~32_combout  = (\FSM0|selADDR1MUX~q  & (((\EAB0|EABOut[14]~28_combout )))) # (!\FSM0|selADDR1MUX~q  & (!\FSM0|selPCMUX [0] & (\PC0|PCInc [14])))

	.dataa(\FSM0|selPCMUX [0]),
	.datab(\PC0|PCInc [14]),
	.datac(\EAB0|EABOut[14]~28_combout ),
	.datad(\FSM0|selADDR1MUX~q ),
	.cin(gnd),
	.combout(\PC0|PC[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[14]~32 .lut_mask = 16'hF044;
defparam \PC0|PC[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \PC0|PC[14]~33 (
// Equation(s):
// \PC0|PC[14]~33_combout  = (\PC0|PC[14]~32_combout ) # ((\PC0|PC[2]~10_combout  & ((\tsbPC|out[14]~51_combout ) # (!\tsbPC|out[0]~18_combout ))))

	.dataa(\tsbPC|out[14]~51_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\PC0|PC[14]~32_combout ),
	.datad(\PC0|PC[2]~10_combout ),
	.cin(gnd),
	.combout(\PC0|PC[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|PC[14]~33 .lut_mask = 16'hFBF0;
defparam \PC0|PC[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \PC0|PC[14] (
// Equation(s):
// \PC0|PC [14] = (GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & ((\PC0|PC[14]~33_combout ))) # (!GLOBAL(\PC0|PC[1]~6clkctrl_outclk ) & (\PC0|PC [14]))

	.dataa(\PC0|PC [14]),
	.datab(gnd),
	.datac(\PC0|PC[14]~33_combout ),
	.datad(\PC0|PC[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\PC0|PC [14]),
	.cout());
// synopsys translate_off
defparam \PC0|PC[14] .lut_mask = 16'hF0AA;
defparam \PC0|PC[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \PC0|regPC|Q~15 (
// Equation(s):
// \PC0|regPC|Q~15_combout  = (!\rst~input_o  & \PC0|PC [14])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\PC0|PC [14]),
	.cin(gnd),
	.combout(\PC0|regPC|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|regPC|Q~15 .lut_mask = 16'h3300;
defparam \PC0|regPC|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \PC0|regPC|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\PC0|regPC|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|regPC|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|regPC|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|regPC|Q[14] .is_wysiwyg = "true";
defparam \PC0|regPC|Q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \memDataExt[14]~input (
	.i(memDataExt[14]),
	.ibar(gnd),
	.o(\memDataExt[14]~input_o ));
// synopsys translate_off
defparam \memDataExt[14]~input .bus_hold = "false";
defparam \memDataExt[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58 .lut_mask = 16'hEE50;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59 .lut_mask = 16'hF588;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [14]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[14]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56 .lut_mask = 16'hB9A8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \tsbPC|out[14]~73 (
// Equation(s):
// \tsbPC|out[14]~73_combout  = (\tsbPC|out[14]~51_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\tsbPC|out[14]~51_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~73 .lut_mask = 16'hFF0F;
defparam \tsbPC|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \RAM0|regMDR|Q~30 (
// Equation(s):
// \RAM0|regMDR|Q~30_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57_combout ) # ((\RAM0|regMDR|Q[6]~0_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((!\RAM0|regMDR|Q[6]~0_combout  & 
// \tsbPC|out[14]~73_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.datab(\RAM0|regMDR|Q[6]~1_combout ),
	.datac(\RAM0|regMDR|Q[6]~0_combout ),
	.datad(\tsbPC|out[14]~73_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~30 .lut_mask = 16'hCBC8;
defparam \RAM0|regMDR|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \RAM0|regMDR|Q~31 (
// Equation(s):
// \RAM0|regMDR|Q~31_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q~30_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59_combout )) # (!\RAM0|regMDR|Q~30_combout  & ((\RAM0|regMDR|Q [14]))))) # 
// (!\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q~30_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.datac(\RAM0|regMDR|Q [14]),
	.datad(\RAM0|regMDR|Q~30_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~31 .lut_mask = 16'hDDA0;
defparam \RAM0|regMDR|Q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \RAM0|regMDR|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[14] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \tsbPC|out[14]~49 (
// Equation(s):
// \tsbPC|out[14]~49_combout  = (\PC0|regPC|Q [14] & (((\RAM0|regMDR|Q [14])) # (!\FSM0|gateMDR~q ))) # (!\PC0|regPC|Q [14] & (!\FSM0|gatePC~q  & ((\RAM0|regMDR|Q [14]) # (!\FSM0|gateMDR~q ))))

	.dataa(\PC0|regPC|Q [14]),
	.datab(\FSM0|gateMDR~q ),
	.datac(\FSM0|gatePC~q ),
	.datad(\RAM0|regMDR|Q [14]),
	.cin(gnd),
	.combout(\tsbPC|out[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~49 .lut_mask = 16'hAF23;
defparam \tsbPC|out[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \tsbPC|out[14]~50 (
// Equation(s):
// \tsbPC|out[14]~50_combout  = (\tsbPC|out[14]~49_combout  & (((\FSM0|selADDR2MUX [1] & \EAB0|EABOut[14]~28_combout )) # (!\FSM0|gateMARMUX~q )))

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(\tsbPC|out[14]~49_combout ),
	.datac(\EAB0|EABOut[14]~28_combout ),
	.datad(\FSM0|gateMARMUX~q ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~50 .lut_mask = 16'h80CC;
defparam \tsbPC|out[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \tsbPC|out[14]~46 (
// Equation(s):
// \tsbPC|out[14]~46_combout  = (\ALU0|ALUOut[0]~0_combout  & ((\FSM0|dSR1 [2] & ((!\RegFile0|out1|Mux1~1_combout ))) # (!\FSM0|dSR1 [2] & (!\RegFile0|out1|Mux1~3_combout ))))

	.dataa(\RegFile0|out1|Mux1~3_combout ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\FSM0|dSR1 [2]),
	.datad(\RegFile0|out1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~46 .lut_mask = 16'h04C4;
defparam \tsbPC|out[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \tsbPC|out[14]~47 (
// Equation(s):
// \tsbPC|out[14]~47_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux1~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[14]~89_combout )))) # (!\FSM0|dALUK [0] & (((!\FSM0|dALUK [1]))))

	.dataa(\RegFile0|out1|Mux1~4_combout ),
	.datab(\FSM0|dALUK [1]),
	.datac(\FSM0|dALUK [0]),
	.datad(\ALURb|SR2MUXOut[14]~89_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~47 .lut_mask = 16'hA383;
defparam \tsbPC|out[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \tsbPC|out[14]~48 (
// Equation(s):
// \tsbPC|out[14]~48_combout  = (\tsbPC|out[14]~47_combout  & ((\FSM0|dALUK [0]) # (\ALU0|Add0~28_combout )))

	.dataa(gnd),
	.datab(\FSM0|dALUK [0]),
	.datac(\tsbPC|out[14]~47_combout ),
	.datad(\ALU0|Add0~28_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~48 .lut_mask = 16'hF0C0;
defparam \tsbPC|out[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \tsbPC|out[14]~51 (
// Equation(s):
// \tsbPC|out[14]~51_combout  = (\tsbPC|out[14]~50_combout  & (((\tsbPC|out[14]~46_combout ) # (\tsbPC|out[14]~48_combout )) # (!\FSM0|gateALU~q )))

	.dataa(\tsbPC|out[14]~50_combout ),
	.datab(\FSM0|gateALU~q ),
	.datac(\tsbPC|out[14]~46_combout ),
	.datad(\tsbPC|out[14]~48_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[14]~51 .lut_mask = 16'hAAA2;
defparam \tsbPC|out[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~15 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~15_combout  = (!\rst~input_o  & ((\tsbPC|out[14]~51_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[14]~51_combout ),
	.datab(\rst~input_o ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~15 .lut_mask = 16'h2323;
defparam \RegFile0|regFileRegs[0].regs|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \IR0|IRreg|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[14] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \FSM0|Selector29~0 (
// Equation(s):
// \FSM0|Selector29~0_combout  = (\FSM0|FSM_state [1] & (!\FSM0|FSM_state [0] & (\FSM0|FSM_state [3] & !\FSM0|FSM_state [4]))) # (!\FSM0|FSM_state [1] & (\FSM0|FSM_state [0]))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector29~0 .lut_mask = 16'h4464;
defparam \FSM0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \FSM0|Selector29~1 (
// Equation(s):
// \FSM0|Selector29~1_combout  = (\FSM0|FSM_state [5] & (!\FSM0|FSM_next[0]~6_combout  & (\IR0|IRreg|Q [14]))) # (!\FSM0|FSM_state [5] & ((\FSM0|Selector29~0_combout ) # ((!\FSM0|FSM_next[0]~6_combout  & \IR0|IRreg|Q [14]))))

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_next[0]~6_combout ),
	.datac(\IR0|IRreg|Q [14]),
	.datad(\FSM0|Selector29~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector29~1 .lut_mask = 16'h7530;
defparam \FSM0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \FSM0|FSM_next[0]~2 (
// Equation(s):
// \FSM0|FSM_next[0]~2_combout  = (\FSM0|FSM_state [3] & (((!\FSM0|FSM_state [2])))) # (!\FSM0|FSM_state [3] & ((\FSM0|FSM_state [1]) # ((\FSM0|FSM_state [4]) # (\FSM0|FSM_state [2]))))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~2 .lut_mask = 16'h0FFE;
defparam \FSM0|FSM_next[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \FSM0|FSM_next[0]~1 (
// Equation(s):
// \FSM0|FSM_next[0]~1_combout  = (\FSM0|FSM_state [1] $ (((!\FSM0|FSM_state [2]) # (!\FSM0|FSM_state [3])))) # (!\FSM0|FSM_state [4])

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [4]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~1 .lut_mask = 16'hB777;
defparam \FSM0|FSM_next[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \FSM0|FSM_next[0]~3 (
// Equation(s):
// \FSM0|FSM_next[0]~3_combout  = (!\FSM0|FSM_state [5] & ((\FSM0|FSM_state [0] & ((\FSM0|FSM_next[0]~1_combout ))) # (!\FSM0|FSM_state [0] & (\FSM0|FSM_next[0]~2_combout ))))

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_next[0]~2_combout ),
	.datad(\FSM0|FSM_next[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~3 .lut_mask = 16'h5410;
defparam \FSM0|FSM_next[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \FSM0|FSM_next[0]~5 (
// Equation(s):
// \FSM0|FSM_next[0]~5_combout  = (!\FSM0|FSM_next[0]~3_combout  & !\FSM0|FSM_next[0]~4_combout )

	.dataa(gnd),
	.datab(\FSM0|FSM_next[0]~3_combout ),
	.datac(gnd),
	.datad(\FSM0|FSM_next[0]~4_combout ),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~5 .lut_mask = 16'h0033;
defparam \FSM0|FSM_next[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \FSM0|FSM_next[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|FSM_next[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[2] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \FSM0|FSM_state[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM0|FSM_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[2] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \FSM0|Selector14~0 (
// Equation(s):
// \FSM0|Selector14~0_combout  = (\FSM0|FSM_state [3] & (!\FSM0|FSM_state [1] & \FSM0|FSM_state [2]))

	.dataa(\FSM0|FSM_state [3]),
	.datab(\FSM0|FSM_state [1]),
	.datac(gnd),
	.datad(\FSM0|FSM_state [2]),
	.cin(gnd),
	.combout(\FSM0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector14~0 .lut_mask = 16'h2200;
defparam \FSM0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \FSM0|gateMARMUX (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector14~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(!\FSM0|FSM_state [4]),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|gateMARMUX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|gateMARMUX .is_wysiwyg = "true";
defparam \FSM0|gateMARMUX .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \memDataExt[12]~input (
	.i(memDataExt[12]),
	.ibar(gnd),
	.o(\memDataExt[12]~input_o ));
// synopsys translate_off
defparam \memDataExt[12]~input .bus_hold = "false";
defparam \memDataExt[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50 .lut_mask = 16'hB9A8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51 .lut_mask = 16'hAFC0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [12]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[12]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49 .lut_mask = 16'hEA4A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \tsbPC|out[12]~71 (
// Equation(s):
// \tsbPC|out[12]~71_combout  = (\tsbPC|out[12]~42_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\tsbPC|out[12]~42_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[12]~71 .lut_mask = 16'hFF0F;
defparam \tsbPC|out[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \RAM0|regMDR|Q~26 (
// Equation(s):
// \RAM0|regMDR|Q~26_combout  = (\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49_combout )) # 
// (!\RAM0|regMDR|Q[6]~1_combout  & ((\tsbPC|out[12]~71_combout )))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.datac(\RAM0|regMDR|Q[6]~1_combout ),
	.datad(\tsbPC|out[12]~71_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~26 .lut_mask = 16'hE5E0;
defparam \RAM0|regMDR|Q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \RAM0|regMDR|Q~27 (
// Equation(s):
// \RAM0|regMDR|Q~27_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q~26_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51_combout )) # (!\RAM0|regMDR|Q~26_combout  & ((\RAM0|regMDR|Q [12]))))) # 
// (!\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q~26_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.datac(\RAM0|regMDR|Q [12]),
	.datad(\RAM0|regMDR|Q~26_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~27 .lut_mask = 16'hDDA0;
defparam \RAM0|regMDR|Q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \RAM0|regMDR|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[12] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \tsbPC|out[12]~41 (
// Equation(s):
// \tsbPC|out[12]~41_combout  = (\RAM0|regMDR|Q [12] & (((\PC0|regPC|Q [12])) # (!\FSM0|gatePC~q ))) # (!\RAM0|regMDR|Q [12] & (!\FSM0|gateMDR~q  & ((\PC0|regPC|Q [12]) # (!\FSM0|gatePC~q ))))

	.dataa(\RAM0|regMDR|Q [12]),
	.datab(\FSM0|gatePC~q ),
	.datac(\PC0|regPC|Q [12]),
	.datad(\FSM0|gateMDR~q ),
	.cin(gnd),
	.combout(\tsbPC|out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[12]~41 .lut_mask = 16'hA2F3;
defparam \tsbPC|out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \MARMUX0|MARMUXOut[12]~12 (
// Equation(s):
// \MARMUX0|MARMUXOut[12]~12_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[12]~24_combout )

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\EAB0|EABOut[12]~24_combout ),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[12]~12 .lut_mask = 16'hAA00;
defparam \MARMUX0|MARMUXOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \tsbALU|out[12]~36 (
// Equation(s):
// \tsbALU|out[12]~36_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux3~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[12]~77_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\RegFile0|out1|Mux3~4_combout ),
	.datad(\ALURb|SR2MUXOut[12]~77_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[12]~36 .lut_mask = 16'hA080;
defparam \tsbALU|out[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \tsbALU|out[12]~37 (
// Equation(s):
// \tsbALU|out[12]~37_combout  = ((\tsbALU|out[12]~36_combout ) # ((\ALU0|ALUOut[0]~0_combout  & !\RegFile0|out1|Mux3~4_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|gateALU~q ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\RegFile0|out1|Mux3~4_combout ),
	.datad(\tsbALU|out[12]~36_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[12]~37 .lut_mask = 16'hFF5D;
defparam \tsbALU|out[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \tsbALU|out[12]~38 (
// Equation(s):
// \tsbALU|out[12]~38_combout  = (\tsbALU|out[12]~37_combout ) # ((!\FSM0|dALUK [0] & (!\FSM0|dALUK [1] & \ALU0|Add0~24_combout )))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\ALU0|Add0~24_combout ),
	.datad(\tsbALU|out[12]~37_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[12]~38 .lut_mask = 16'hFF10;
defparam \tsbALU|out[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \tsbPC|out[12]~42 (
// Equation(s):
// \tsbPC|out[12]~42_combout  = (\tsbPC|out[12]~41_combout  & (\tsbALU|out[12]~38_combout  & ((\MARMUX0|MARMUXOut[12]~12_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\FSM0|gateMARMUX~q ),
	.datab(\tsbPC|out[12]~41_combout ),
	.datac(\MARMUX0|MARMUXOut[12]~12_combout ),
	.datad(\tsbALU|out[12]~38_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[12]~42 .lut_mask = 16'hC400;
defparam \tsbPC|out[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~13 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~13_combout  = (!\rst~input_o  & ((\tsbPC|out[12]~42_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(gnd),
	.datac(\tsbPC|out[12]~42_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~13 .lut_mask = 16'h00F5;
defparam \RegFile0|regFileRegs[0].regs|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \IR0|IRreg|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[12] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \FSM0|Selector31~0 (
// Equation(s):
// \FSM0|Selector31~0_combout  = (\FSM0|FSM_state [1] & (\FSM0|FSM_state [5] & ((\IR0|IRreg|Q [12]) # (\FSM0|FSM_state [0]))))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [5]),
	.datac(\IR0|IRreg|Q [12]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector31~0 .lut_mask = 16'h8880;
defparam \FSM0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \FSM0|Selector31~1 (
// Equation(s):
// \FSM0|Selector31~1_combout  = (\FSM0|Selector31~0_combout ) # ((!\FSM0|FSM_state [5] & (!\FSM0|FSM_state [0] & !\FSM0|FSM_state [3])))

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_state [0]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector31~1 .lut_mask = 16'hFF01;
defparam \FSM0|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \FSM0|FSM_next[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|FSM_next[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[0] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \FSM0|FSM_state[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM0|FSM_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[0] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \FSM0|FSM_next[0]~6 (
// Equation(s):
// \FSM0|FSM_next[0]~6_combout  = ((\FSM0|FSM_state [0]) # (!\FSM0|FSM_state [1])) # (!\FSM0|FSM_state [5])

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_state [0]),
	.datac(gnd),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[0]~6 .lut_mask = 16'hDDFF;
defparam \FSM0|FSM_next[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \IR0|IRreg|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[15] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \FSM0|Selector28~0 (
// Equation(s):
// \FSM0|Selector28~0_combout  = (\FSM0|FSM_state [5] & (!\FSM0|FSM_next[0]~6_combout  & (\IR0|IRreg|Q [15]))) # (!\FSM0|FSM_state [5] & ((\FSM0|Selector29~0_combout ) # ((!\FSM0|FSM_next[0]~6_combout  & \IR0|IRreg|Q [15]))))

	.dataa(\FSM0|FSM_state [5]),
	.datab(\FSM0|FSM_next[0]~6_combout ),
	.datac(\IR0|IRreg|Q [15]),
	.datad(\FSM0|Selector29~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector28~0 .lut_mask = 16'h7530;
defparam \FSM0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \FSM0|FSM_next[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|FSM_next[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[3] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \FSM0|FSM_state[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM0|FSM_next [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[3] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \FSM0|Selector27~0 (
// Equation(s):
// \FSM0|Selector27~0_combout  = (\FSM0|FSM_state [3]) # (\FSM0|FSM_state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector27~0 .lut_mask = 16'hFFF0;
defparam \FSM0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \FSM0|Selector27~0_wirecell (
// Equation(s):
// \FSM0|Selector27~0_wirecell_combout  = !\FSM0|Selector27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|Selector27~0_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector27~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector27~0_wirecell .lut_mask = 16'h00FF;
defparam \FSM0|Selector27~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \FSM0|FSM_next[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector27~0_wirecell_combout ),
	.asdata(\FSM0|FSM_state [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM0|FSM_state [5]),
	.ena(\FSM0|FSM_next[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[5] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \FSM0|FSM_state[5]~feeder (
// Equation(s):
// \FSM0|FSM_state[5]~feeder_combout  = \FSM0|FSM_next [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|FSM_next [5]),
	.cin(gnd),
	.combout(\FSM0|FSM_state[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_state[5]~feeder .lut_mask = 16'hFF00;
defparam \FSM0|FSM_state[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \FSM0|FSM_state[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM0|FSM_state[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[5] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \FSM0|Selector13~0 (
// Equation(s):
// \FSM0|Selector13~0_combout  = \FSM0|FSM_state [5] $ (!\FSM0|FSM_state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|FSM_state [5]),
	.datad(\FSM0|FSM_state [4]),
	.cin(gnd),
	.combout(\FSM0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector13~0 .lut_mask = 16'hF00F;
defparam \FSM0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \FSM0|gateMDR~1 (
// Equation(s):
// \FSM0|gateMDR~1_combout  = (\FSM0|gateMDR~0_combout  & (((\FSM0|Selector8~0_combout  & !\FSM0|FSM_state [5])) # (!\FSM0|FSM_state [1]))) # (!\FSM0|gateMDR~0_combout  & (((\FSM0|Selector8~0_combout  & !\FSM0|FSM_state [5]))))

	.dataa(\FSM0|gateMDR~0_combout ),
	.datab(\FSM0|FSM_state [1]),
	.datac(\FSM0|Selector8~0_combout ),
	.datad(\FSM0|FSM_state [5]),
	.cin(gnd),
	.combout(\FSM0|gateMDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gateMDR~1 .lut_mask = 16'h22F2;
defparam \FSM0|gateMDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \FSM0|gateMDR~2 (
// Equation(s):
// \FSM0|gateMDR~2_combout  = (\FSM0|gatePC~0_combout  & (\FSM0|Selector13~0_combout  & (\FSM0|gateMDR~1_combout ))) # (!\FSM0|gatePC~0_combout  & (((\FSM0|gateMDR~q ))))

	.dataa(\FSM0|Selector13~0_combout ),
	.datab(\FSM0|gateMDR~1_combout ),
	.datac(\FSM0|gateMDR~q ),
	.datad(\FSM0|gatePC~0_combout ),
	.cin(gnd),
	.combout(\FSM0|gateMDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gateMDR~2 .lut_mask = 16'h88F0;
defparam \FSM0|gateMDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \FSM0|gateMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|gateMDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|gateMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|gateMDR .is_wysiwyg = "true";
defparam \FSM0|gateMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \tsbPC|out[0]~18 (
// Equation(s):
// \tsbPC|out[0]~18_combout  = (\FSM0|gateMDR~q ) # ((\FSM0|gatePC~q ) # ((\FSM0|gateMARMUX~q ) # (\FSM0|gateALU~q )))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\FSM0|gatePC~q ),
	.datac(\FSM0|gateMARMUX~q ),
	.datad(\FSM0|gateALU~q ),
	.cin(gnd),
	.combout(\tsbPC|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[0]~18 .lut_mask = 16'hFFFE;
defparam \tsbPC|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~9 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~9_combout  = (!\rst~input_o  & ((\tsbPC|out[8]~34_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(gnd),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\tsbPC|out[8]~34_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~9 .lut_mask = 16'h00F3;
defparam \RegFile0|regFileRegs[0].regs|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \IR0|IRreg|Q[8]~feeder (
// Equation(s):
// \IR0|IRreg|Q[8]~feeder_combout  = \RegFile0|regFileRegs[0].regs|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile0|regFileRegs[0].regs|Q~9_combout ),
	.cin(gnd),
	.combout(\IR0|IRreg|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR0|IRreg|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \IR0|IRreg|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \IR0|IRreg|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IR0|IRreg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[8] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \FSM0|Selector15~0 (
// Equation(s):
// \FSM0|Selector15~0_combout  = (\IR0|IRreg|Q [8] & \FSM0|dSR1[0]~1_combout )

	.dataa(gnd),
	.datab(\IR0|IRreg|Q [8]),
	.datac(gnd),
	.datad(\FSM0|dSR1[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector15~0 .lut_mask = 16'hCC00;
defparam \FSM0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \FSM0|dSR1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM0|dDR[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|dSR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|dSR1[2] .is_wysiwyg = "true";
defparam \FSM0|dSR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \ALU0|ALUOut[13]~1 (
// Equation(s):
// \ALU0|ALUOut[13]~1_combout  = (\ALU0|ALUOut[0]~0_combout  & ((\FSM0|dSR1 [2] & ((!\RegFile0|out1|Mux2~1_combout ))) # (!\FSM0|dSR1 [2] & (!\RegFile0|out1|Mux2~3_combout ))))

	.dataa(\FSM0|dSR1 [2]),
	.datab(\RegFile0|out1|Mux2~3_combout ),
	.datac(\RegFile0|out1|Mux2~1_combout ),
	.datad(\ALU0|ALUOut[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU0|ALUOut[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|ALUOut[13]~1 .lut_mask = 16'h1B00;
defparam \ALU0|ALUOut[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \memDataExt[13]~input (
	.i(memDataExt[13]),
	.ibar(gnd),
	.o(\memDataExt[13]~input_o ));
// synopsys translate_off
defparam \memDataExt[13]~input .bus_hold = "false";
defparam \memDataExt[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52 .lut_mask = 16'hAAD8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [13]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[13]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54 .lut_mask = 16'hFA0C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \tsbPC|out[13]~72 (
// Equation(s):
// \tsbPC|out[13]~72_combout  = (\tsbPC|out[13]~45_combout ) # (!\tsbPC|out[0]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\tsbPC|out[13]~45_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[13]~72 .lut_mask = 16'hFF0F;
defparam \tsbPC|out[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \RAM0|regMDR|Q~28 (
// Equation(s):
// \RAM0|regMDR|Q~28_combout  = (\RAM0|regMDR|Q[6]~1_combout  & (\RAM0|regMDR|Q[6]~0_combout )) # (!\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q[6]~0_combout  & (\RAM0|regMDR|Q [13])) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\tsbPC|out[13]~72_combout )))))

	.dataa(\RAM0|regMDR|Q[6]~1_combout ),
	.datab(\RAM0|regMDR|Q[6]~0_combout ),
	.datac(\RAM0|regMDR|Q [13]),
	.datad(\tsbPC|out[13]~72_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~28 .lut_mask = 16'hD9C8;
defparam \RAM0|regMDR|Q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \RAM0|regMDR|Q~29 (
// Equation(s):
// \RAM0|regMDR|Q~29_combout  = (\RAM0|regMDR|Q[6]~1_combout  & ((\RAM0|regMDR|Q~28_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55_combout ))) # (!\RAM0|regMDR|Q~28_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53_combout )))) # (!\RAM0|regMDR|Q[6]~1_combout  & (((\RAM0|regMDR|Q~28_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.datac(\RAM0|regMDR|Q[6]~1_combout ),
	.datad(\RAM0|regMDR|Q~28_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~29 .lut_mask = 16'hCFA0;
defparam \RAM0|regMDR|Q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \RAM0|regMDR|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[13] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \tsbPC|out[13]~43 (
// Equation(s):
// \tsbPC|out[13]~43_combout  = (\FSM0|gateMDR~q  & (\RAM0|regMDR|Q [13] & ((\PC0|regPC|Q [13]) # (!\FSM0|gatePC~q )))) # (!\FSM0|gateMDR~q  & (((\PC0|regPC|Q [13])) # (!\FSM0|gatePC~q )))

	.dataa(\FSM0|gateMDR~q ),
	.datab(\FSM0|gatePC~q ),
	.datac(\PC0|regPC|Q [13]),
	.datad(\RAM0|regMDR|Q [13]),
	.cin(gnd),
	.combout(\tsbPC|out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[13]~43 .lut_mask = 16'hF351;
defparam \tsbPC|out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \tsbPC|out[13]~44 (
// Equation(s):
// \tsbPC|out[13]~44_combout  = (\tsbPC|out[13]~43_combout  & (((\EAB0|EABOut[13]~26_combout  & \FSM0|selADDR2MUX [1])) # (!\FSM0|gateMARMUX~q )))

	.dataa(\EAB0|EABOut[13]~26_combout ),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\tsbPC|out[13]~43_combout ),
	.datad(\FSM0|gateMARMUX~q ),
	.cin(gnd),
	.combout(\tsbPC|out[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[13]~44 .lut_mask = 16'h80F0;
defparam \tsbPC|out[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \tsbALU|out[13]~39 (
// Equation(s):
// \tsbALU|out[13]~39_combout  = (\RegFile0|out1|Mux2~4_combout  & (\FSM0|dALUK [0] & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[13]~83_combout ))))

	.dataa(\FSM0|dALUK [1]),
	.datab(\RegFile0|out1|Mux2~4_combout ),
	.datac(\FSM0|dALUK [0]),
	.datad(\ALURb|SR2MUXOut[13]~83_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[13]~39 .lut_mask = 16'hC080;
defparam \tsbALU|out[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \tsbALU|out[13]~40 (
// Equation(s):
// \tsbALU|out[13]~40_combout  = ((!\FSM0|dALUK [1] & (!\FSM0|dALUK [0] & \ALU0|Add0~26_combout ))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|dALUK [0]),
	.datac(\ALU0|Add0~26_combout ),
	.datad(\FSM0|gateALU~q ),
	.cin(gnd),
	.combout(\tsbALU|out[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[13]~40 .lut_mask = 16'h10FF;
defparam \tsbALU|out[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \tsbPC|out[13]~45 (
// Equation(s):
// \tsbPC|out[13]~45_combout  = (\tsbPC|out[13]~44_combout  & ((\ALU0|ALUOut[13]~1_combout ) # ((\tsbALU|out[13]~39_combout ) # (\tsbALU|out[13]~40_combout ))))

	.dataa(\ALU0|ALUOut[13]~1_combout ),
	.datab(\tsbPC|out[13]~44_combout ),
	.datac(\tsbALU|out[13]~39_combout ),
	.datad(\tsbALU|out[13]~40_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[13]~45 .lut_mask = 16'hCCC8;
defparam \tsbPC|out[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \RegFile0|regFileRegs[0].regs|Q~14 (
// Equation(s):
// \RegFile0|regFileRegs[0].regs|Q~14_combout  = (!\rst~input_o  & ((\tsbPC|out[13]~45_combout ) # (!\tsbPC|out[0]~18_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\tsbPC|out[13]~45_combout ),
	.datad(\tsbPC|out[0]~18_combout ),
	.cin(gnd),
	.combout(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|regFileRegs[0].regs|Q~14 .lut_mask = 16'h3033;
defparam \RegFile0|regFileRegs[0].regs|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \IR0|IRreg|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile0|regFileRegs[0].regs|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR0|IRreg|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR0|IRreg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR0|IRreg|Q[13] .is_wysiwyg = "true";
defparam \IR0|IRreg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \FSM0|Selector30~0 (
// Equation(s):
// \FSM0|Selector30~0_combout  = (\IR0|IRreg|Q [13] & \FSM0|FSM_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR0|IRreg|Q [13]),
	.datad(\FSM0|FSM_state [1]),
	.cin(gnd),
	.combout(\FSM0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector30~0 .lut_mask = 16'hF000;
defparam \FSM0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \FSM0|FSM_next[1]~0 (
// Equation(s):
// \FSM0|FSM_next[1]~0_combout  = (\FSM0|FSM_state [5] & (\FSM0|Selector30~0_combout )) # (!\FSM0|FSM_state [5] & ((\FSM0|FSM_state [3])))

	.dataa(\FSM0|Selector30~0_combout ),
	.datab(\FSM0|FSM_state [3]),
	.datac(gnd),
	.datad(\FSM0|FSM_state [5]),
	.cin(gnd),
	.combout(\FSM0|FSM_next[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_next[1]~0 .lut_mask = 16'hAACC;
defparam \FSM0|FSM_next[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \FSM0|FSM_next[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|FSM_next[1]~0_combout ),
	.asdata(\FSM0|FSM_state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM0|FSM_state [0]),
	.ena(\FSM0|FSM_next[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_next[1] .is_wysiwyg = "true";
defparam \FSM0|FSM_next[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \FSM0|FSM_state[1]~0 (
// Equation(s):
// \FSM0|FSM_state[1]~0_combout  = !\FSM0|FSM_next [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|FSM_next [1]),
	.cin(gnd),
	.combout(\FSM0|FSM_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|FSM_state[1]~0 .lut_mask = 16'h00FF;
defparam \FSM0|FSM_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \FSM0|FSM_state[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM0|FSM_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|FSM_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|FSM_state[1] .is_wysiwyg = "true";
defparam \FSM0|FSM_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \FSM0|Selector1~0 (
// Equation(s):
// \FSM0|Selector1~0_combout  = (!\FSM0|FSM_state [0] & ((\FSM0|FSM_state [1] & (\FSM0|FSM_state [2] & \FSM0|FSM_state [3])) # (!\FSM0|FSM_state [1] & (!\FSM0|FSM_state [2] & !\FSM0|FSM_state [3]))))

	.dataa(\FSM0|FSM_state [1]),
	.datab(\FSM0|FSM_state [2]),
	.datac(\FSM0|FSM_state [3]),
	.datad(\FSM0|FSM_state [0]),
	.cin(gnd),
	.combout(\FSM0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|Selector1~0 .lut_mask = 16'h0081;
defparam \FSM0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \FSM0|gatePC~feeder (
// Equation(s):
// \FSM0|gatePC~feeder_combout  = \FSM0|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\FSM0|gatePC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM0|gatePC~feeder .lut_mask = 16'hFF00;
defparam \FSM0|gatePC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \FSM0|gatePC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM0|gatePC~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM0|FSM_state [5]),
	.sload(\FSM0|FSM_state [4]),
	.ena(\FSM0|gatePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM0|gatePC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM0|gatePC .is_wysiwyg = "true";
defparam \FSM0|gatePC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \memDataExt[0]~input (
	.i(memDataExt[0]),
	.ibar(gnd),
	.o(\memDataExt[0]~input_o ));
// synopsys translate_off
defparam \memDataExt[0]~input .bus_hold = "false";
defparam \memDataExt[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~portadataout ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hADA8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clkExt~inputclkctrl_outclk ),
	.ena0(\RAM0|memKernal|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\RAM0|memKernal|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RAM0|regMDR|Q [0]}),
	.portaaddr({\RAM0|regMAR|Q [12],\RAM0|regMAR|Q [11],\RAM0|regMAR|Q [10],\RAM0|regMAR|Q [9],\RAM0|regMAR|Q [8],\RAM0|regMAR|Q [7],\RAM0|regMAR|Q [6],\RAM0|regMAR|Q [5],\RAM0|regMAR|Q [4],\RAM0|regMAR|Q [3],\RAM0|regMAR|Q [2],\RAM0|regMAR|Q [1],\RAM0|regMAR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\memDataExt[0]~input_o }),
	.portbaddr({\memAddrExt[12]~input_o ,\memAddrExt[11]~input_o ,\memAddrExt[10]~input_o ,\memAddrExt[9]~input_o ,\memAddrExt[8]~input_o ,\memAddrExt[7]~input_o ,\memAddrExt[6]~input_o ,\memAddrExt[5]~input_o ,\memAddrExt[4]~input_o ,\memAddrExt[3]~input_o ,\memAddrExt[2]~input_o ,
\memAddrExt[1]~input_o ,\memAddrExt[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hE5E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \RAM0|regMDR|Q~2 (
// Equation(s):
// \RAM0|regMDR|Q~2_combout  = (\RAM0|regMDR|Q[6]~0_combout  & (((\RAM0|regMDR|Q[6]~1_combout )))) # (!\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q[6]~1_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1_combout )) # 
// (!\RAM0|regMDR|Q[6]~1_combout  & ((\tsbPC|out[0]~62_combout )))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.datac(\RAM0|regMDR|Q[6]~1_combout ),
	.datad(\tsbPC|out[0]~62_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~2 .lut_mask = 16'hE5E0;
defparam \RAM0|regMDR|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \RAM0|regMDR|Q~3 (
// Equation(s):
// \RAM0|regMDR|Q~3_combout  = (\RAM0|regMDR|Q[6]~0_combout  & ((\RAM0|regMDR|Q~2_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3_combout )) # (!\RAM0|regMDR|Q~2_combout  & ((\RAM0|regMDR|Q [0]))))) # (!\RAM0|regMDR|Q[6]~0_combout  & 
// (((\RAM0|regMDR|Q~2_combout ))))

	.dataa(\RAM0|regMDR|Q[6]~0_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.datac(\RAM0|regMDR|Q [0]),
	.datad(\RAM0|regMDR|Q~2_combout ),
	.cin(gnd),
	.combout(\RAM0|regMDR|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|regMDR|Q~3 .lut_mask = 16'hDDA0;
defparam \RAM0|regMDR|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N25
dffeas \RAM0|regMDR|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\RAM0|regMDR|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|regMDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|regMDR|Q[0] .is_wysiwyg = "true";
defparam \RAM0|regMDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \tsbPC|out[0]~16 (
// Equation(s):
// \tsbPC|out[0]~16_combout  = (\FSM0|gatePC~q  & (\PC0|regPC|Q [0] & ((\RAM0|regMDR|Q [0]) # (!\FSM0|gateMDR~q )))) # (!\FSM0|gatePC~q  & (((\RAM0|regMDR|Q [0]) # (!\FSM0|gateMDR~q ))))

	.dataa(\FSM0|gatePC~q ),
	.datab(\PC0|regPC|Q [0]),
	.datac(\RAM0|regMDR|Q [0]),
	.datad(\FSM0|gateMDR~q ),
	.cin(gnd),
	.combout(\tsbPC|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[0]~16 .lut_mask = 16'hD0DD;
defparam \tsbPC|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \MARMUX0|MARMUXOut[0]~0 (
// Equation(s):
// \MARMUX0|MARMUXOut[0]~0_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[0]~0_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [0])))

	.dataa(gnd),
	.datab(\EAB0|EABOut[0]~0_combout ),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [0]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[0]~0 .lut_mask = 16'hCFC0;
defparam \MARMUX0|MARMUXOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \tsbALU|out[0]~1 (
// Equation(s):
// \tsbALU|out[0]~1_combout  = ((!\FSM0|dALUK [1] & (\ALU0|Add0~0_combout  & !\FSM0|dALUK [0]))) # (!\FSM0|gateALU~q )

	.dataa(\FSM0|dALUK [1]),
	.datab(\FSM0|gateALU~q ),
	.datac(\ALU0|Add0~0_combout ),
	.datad(\FSM0|dALUK [0]),
	.cin(gnd),
	.combout(\tsbALU|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[0]~1 .lut_mask = 16'h3373;
defparam \tsbALU|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \tsbALU|out[0]~0 (
// Equation(s):
// \tsbALU|out[0]~0_combout  = (\FSM0|dALUK [0] & (\RegFile0|out1|Mux15~4_combout  & ((\FSM0|dALUK [1]) # (\ALURb|SR2MUXOut[0]~5_combout ))))

	.dataa(\FSM0|dALUK [0]),
	.datab(\FSM0|dALUK [1]),
	.datac(\RegFile0|out1|Mux15~4_combout ),
	.datad(\ALURb|SR2MUXOut[0]~5_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[0]~0 .lut_mask = 16'hA080;
defparam \tsbALU|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \tsbALU|out[0]~2 (
// Equation(s):
// \tsbALU|out[0]~2_combout  = (\tsbALU|out[0]~1_combout ) # ((\tsbALU|out[0]~0_combout ) # ((!\RegFile0|out1|Mux15~4_combout  & \ALU0|ALUOut[0]~0_combout )))

	.dataa(\RegFile0|out1|Mux15~4_combout ),
	.datab(\ALU0|ALUOut[0]~0_combout ),
	.datac(\tsbALU|out[0]~1_combout ),
	.datad(\tsbALU|out[0]~0_combout ),
	.cin(gnd),
	.combout(\tsbALU|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tsbALU|out[0]~2 .lut_mask = 16'hFFF4;
defparam \tsbALU|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \tsbPC|out[0]~17 (
// Equation(s):
// \tsbPC|out[0]~17_combout  = (\tsbPC|out[0]~16_combout  & (\tsbALU|out[0]~2_combout  & ((\MARMUX0|MARMUXOut[0]~0_combout ) # (!\FSM0|gateMARMUX~q ))))

	.dataa(\tsbPC|out[0]~16_combout ),
	.datab(\FSM0|gateMARMUX~q ),
	.datac(\MARMUX0|MARMUXOut[0]~0_combout ),
	.datad(\tsbALU|out[0]~2_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[0]~17 .lut_mask = 16'hA200;
defparam \tsbPC|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \tsbPC|out[10]~58 (
// Equation(s):
// \tsbPC|out[10]~58_combout  = (\tsbPC|out[10]~37_combout  & (\tsbMARMUX|out[10]~3_combout  & \tsbALU|out[10]~32_combout ))

	.dataa(\tsbPC|out[10]~37_combout ),
	.datab(gnd),
	.datac(\tsbMARMUX|out[10]~3_combout ),
	.datad(\tsbALU|out[10]~32_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[10]~58 .lut_mask = 16'hA000;
defparam \tsbPC|out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \tsbPC|out[11]~59 (
// Equation(s):
// \tsbPC|out[11]~59_combout  = (\tsbALU|out[11]~35_combout  & (\tsbPC|out[11]~39_combout  & \tsbMARMUX|out[11]~4_combout ))

	.dataa(\tsbALU|out[11]~35_combout ),
	.datab(\tsbPC|out[11]~39_combout ),
	.datac(gnd),
	.datad(\tsbMARMUX|out[11]~4_combout ),
	.cin(gnd),
	.combout(\tsbPC|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tsbPC|out[11]~59 .lut_mask = 16'h8800;
defparam \tsbPC|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \memAddrExt[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memAddrExt[15]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N7
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N21
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \memAddrExt[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memAddrExt[13]~input_o ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N3
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N31
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y59_N25
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memAddrExt[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N5
dffeas \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clkExt~inputclkctrl_outclk ),
	.d(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// !\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2 .lut_mask = 16'hCCB8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3 .lut_mask = 16'hEC64;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0 .lut_mask = 16'hFC22;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4 .lut_mask = 16'hFC30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8 .lut_mask = 16'hDAD0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6 .lut_mask = 16'hEC64;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9 .lut_mask = 16'hFA0A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10 .lut_mask = 16'hF2C2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11 .lut_mask = 16'hDA8A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12 .lut_mask = 16'hCEC2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13 .lut_mask = 16'hDAD0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11_combout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13_combout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.datac(gnd),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14 .lut_mask = 16'hAACC;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18 .lut_mask = 16'hDA8A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16 .lut_mask = 16'hDAD0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19 .lut_mask = 16'hFC0C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20 .lut_mask = 16'hBA98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21 .lut_mask = 16'hBBC0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24 .lut_mask = 16'hFC30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25 .lut_mask = 16'hADA8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26 .lut_mask = 16'hDA8A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26_combout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28_combout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29 .lut_mask = 16'hF5A0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32 .lut_mask = 16'hE5E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33 .lut_mask = 16'hBC8C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30 .lut_mask = 16'hF2C2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31 .lut_mask = 16'hEC2C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34 .lut_mask = 16'hFC30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37 .lut_mask = 16'hCBC8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35 .lut_mask = 16'hE3E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39 .lut_mask = 16'hFA50;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40 .lut_mask = 16'hE3E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N4
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41 .lut_mask = 16'hE4AA;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42 .lut_mask = 16'hEE30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43 .lut_mask = 16'hAFC0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N26
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41_combout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43_combout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44 .lut_mask = 16'hF5A0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45 .lut_mask = 16'hB9A8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46 .lut_mask = 16'hF388;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47 .lut_mask = 16'hE5E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46_combout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48_combout )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49 .lut_mask = 16'hB8B8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50 .lut_mask = 16'hE3E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51 .lut_mask = 16'hEA62;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52 .lut_mask = 16'hF4A4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53 .lut_mask = 16'hEC2C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51_combout )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53_combout )))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54 .lut_mask = 16'hF3C0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57 .lut_mask = 16'hDC98;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58 .lut_mask = 16'hF858;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N14
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ) # 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55 .lut_mask = 16'hADA8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N16
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ) # 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56 .lut_mask = 16'hBC8C;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59 .lut_mask = 16'hFA50;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62 .lut_mask = 16'hE5E0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N22
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout  & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63 .lut_mask = 16'hDDA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60 .lut_mask = 16'hCCE2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61 .lut_mask = 16'hE6A2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64 .lut_mask = 16'hFA50;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68 .lut_mask = 16'hF588;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & 
// ((!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65 .lut_mask = 16'hAAE4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66 .lut_mask = 16'hEC64;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68_combout ))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.datab(gnd),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69 .lut_mask = 16'hFA0A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N12
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72 .lut_mask = 16'hCEC2;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N30
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73 .lut_mask = 16'hEA4A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70 .lut_mask = 16'hAEA4;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N2
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y57_N28
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74 .lut_mask = 16'hFC30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77 .lut_mask = 16'hD9C8;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N8
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout  & 
// ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 )))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78 .lut_mask = 16'hCFA0;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N10
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ))))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75 .lut_mask = 16'hFC0A;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N0
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout  & (((\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 )) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout  & (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 )))

	.dataa(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76 .lut_mask = 16'hEA62;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N18
cycloneive_lcell_comb \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79 (
// Equation(s):
// \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79_combout  = (\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76_combout ))) # 
// (!\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78_combout ))

	.dataa(gnd),
	.datab(\RAM0|memKernal|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.datad(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.cin(gnd),
	.combout(\RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79 .lut_mask = 16'hFC30;
defparam \RAM0|memKernal|altsyncram_component|auto_generated|mux5|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \regSelExt[1]~input (
	.i(regSelExt[1]),
	.ibar(gnd),
	.o(\regSelExt[1]~input_o ));
// synopsys translate_off
defparam \regSelExt[1]~input .bus_hold = "false";
defparam \regSelExt[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \regSelExt[0]~input (
	.i(regSelExt[0]),
	.ibar(gnd),
	.o(\regSelExt[0]~input_o ));
// synopsys translate_off
defparam \regSelExt[0]~input .bus_hold = "false";
defparam \regSelExt[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \RegFile0|outExt|Mux15~2 (
// Equation(s):
// \RegFile0|outExt|Mux15~2_combout  = (\regSelExt[1]~input_o  & (\regSelExt[0]~input_o )) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[1].regs|Q [0])) # (!\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[0].regs|Q [0])))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[1].regs|Q [0]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [0]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux15~2 .lut_mask = 16'hD9C8;
defparam \RegFile0|outExt|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \RegFile0|outExt|Mux15~3 (
// Equation(s):
// \RegFile0|outExt|Mux15~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux15~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [0]))) # (!\RegFile0|outExt|Mux15~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [0])))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux15~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[2].regs|Q [0]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [0]),
	.datad(\RegFile0|outExt|Mux15~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux15~3 .lut_mask = 16'hF588;
defparam \RegFile0|outExt|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \RegFile0|outExt|Mux15~0 (
// Equation(s):
// \RegFile0|outExt|Mux15~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[6].regs|Q [0])) # (!\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[4].regs|Q 
// [0])))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [0]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [0]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux15~0 .lut_mask = 16'hEE30;
defparam \RegFile0|outExt|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \RegFile0|outExt|Mux15~1 (
// Equation(s):
// \RegFile0|outExt|Mux15~1_combout  = (\RegFile0|outExt|Mux15~0_combout  & (((\RegFile0|regFileRegs[7].regs|Q [0])) # (!\regSelExt[0]~input_o ))) # (!\RegFile0|outExt|Mux15~0_combout  & (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[5].regs|Q [0]))))

	.dataa(\RegFile0|outExt|Mux15~0_combout ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[7].regs|Q [0]),
	.datad(\RegFile0|regFileRegs[5].regs|Q [0]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux15~1 .lut_mask = 16'hE6A2;
defparam \RegFile0|outExt|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \regSelExt[2]~input (
	.i(regSelExt[2]),
	.ibar(gnd),
	.o(\regSelExt[2]~input_o ));
// synopsys translate_off
defparam \regSelExt[2]~input .bus_hold = "false";
defparam \regSelExt[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \RegFile0|outExt|Mux15~4 (
// Equation(s):
// \RegFile0|outExt|Mux15~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux15~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux15~3_combout ))

	.dataa(\RegFile0|outExt|Mux15~3_combout ),
	.datab(\RegFile0|outExt|Mux15~1_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux15~4 .lut_mask = 16'hCCAA;
defparam \RegFile0|outExt|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \RegFile0|outExt|Mux14~2 (
// Equation(s):
// \RegFile0|outExt|Mux14~2_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [1]) # ((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[0].regs|Q [1] & !\regSelExt[1]~input_o ))))

	.dataa(\regSelExt[0]~input_o ),
	.datab(\RegFile0|regFileRegs[1].regs|Q [1]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [1]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux14~2 .lut_mask = 16'hAAD8;
defparam \RegFile0|outExt|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \RegFile0|outExt|Mux14~3 (
// Equation(s):
// \RegFile0|outExt|Mux14~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux14~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [1])) # (!\RegFile0|outExt|Mux14~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [1]))))) # (!\regSelExt[1]~input_o  & 
// (\RegFile0|outExt|Mux14~2_combout ))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|outExt|Mux14~2_combout ),
	.datac(\RegFile0|regFileRegs[3].regs|Q [1]),
	.datad(\RegFile0|regFileRegs[2].regs|Q [1]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux14~3 .lut_mask = 16'hE6C4;
defparam \RegFile0|outExt|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux14~0 (
// Equation(s):
// \RegFile0|outExt|Mux14~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[6].regs|Q [1])) # (!\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[4].regs|Q 
// [1])))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [1]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [1]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux14~0 .lut_mask = 16'hEE30;
defparam \RegFile0|outExt|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \RegFile0|outExt|Mux14~1 (
// Equation(s):
// \RegFile0|outExt|Mux14~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux14~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [1]))) # (!\RegFile0|outExt|Mux14~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [1])))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux14~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [1]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|outExt|Mux14~0_combout ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [1]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux14~1 .lut_mask = 16'hF838;
defparam \RegFile0|outExt|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux14~4 (
// Equation(s):
// \RegFile0|outExt|Mux14~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux14~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux14~3_combout ))

	.dataa(\RegFile0|outExt|Mux14~3_combout ),
	.datab(\regSelExt[2]~input_o ),
	.datac(gnd),
	.datad(\RegFile0|outExt|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux14~4 .lut_mask = 16'hEE22;
defparam \RegFile0|outExt|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux13~2 (
// Equation(s):
// \RegFile0|outExt|Mux13~2_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [2]) # ((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[0].regs|Q [2] & !\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[1].regs|Q [2]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[0].regs|Q [2]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux13~2 .lut_mask = 16'hCCB8;
defparam \RegFile0|outExt|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux13~3 (
// Equation(s):
// \RegFile0|outExt|Mux13~3_combout  = (\RegFile0|outExt|Mux13~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [2]) # (!\regSelExt[1]~input_o )))) # (!\RegFile0|outExt|Mux13~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [2] & ((\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [2]),
	.datab(\RegFile0|outExt|Mux13~2_combout ),
	.datac(\RegFile0|regFileRegs[3].regs|Q [2]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux13~3 .lut_mask = 16'hE2CC;
defparam \RegFile0|outExt|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \RegFile0|outExt|Mux13~0 (
// Equation(s):
// \RegFile0|outExt|Mux13~0_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[6].regs|Q [2]) # ((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[4].regs|Q [2] & !\regSelExt[0]~input_o ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[6].regs|Q [2]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [2]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux13~0 .lut_mask = 16'hAAD8;
defparam \RegFile0|outExt|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux13~1 (
// Equation(s):
// \RegFile0|outExt|Mux13~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux13~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [2]))) # (!\RegFile0|outExt|Mux13~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [2])))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux13~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [2]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|outExt|Mux13~0_combout ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [2]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux13~1 .lut_mask = 16'hF838;
defparam \RegFile0|outExt|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \RegFile0|outExt|Mux13~4 (
// Equation(s):
// \RegFile0|outExt|Mux13~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux13~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux13~3_combout ))

	.dataa(\RegFile0|outExt|Mux13~3_combout ),
	.datab(\RegFile0|outExt|Mux13~1_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux13~4 .lut_mask = 16'hCCAA;
defparam \RegFile0|outExt|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \RegFile0|outExt|Mux12~2 (
// Equation(s):
// \RegFile0|outExt|Mux12~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[1].regs|Q [3])) # (!\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[0].regs|Q 
// [3])))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[1].regs|Q [3]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [3]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux12~2 .lut_mask = 16'hEE50;
defparam \RegFile0|outExt|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \RegFile0|outExt|Mux12~3 (
// Equation(s):
// \RegFile0|outExt|Mux12~3_combout  = (\RegFile0|outExt|Mux12~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [3]) # ((!\regSelExt[1]~input_o )))) # (!\RegFile0|outExt|Mux12~2_combout  & (((\RegFile0|regFileRegs[2].regs|Q [3] & \regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [3]),
	.datab(\RegFile0|outExt|Mux12~2_combout ),
	.datac(\RegFile0|regFileRegs[2].regs|Q [3]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux12~3 .lut_mask = 16'hB8CC;
defparam \RegFile0|outExt|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \RegFile0|outExt|Mux12~0 (
// Equation(s):
// \RegFile0|outExt|Mux12~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[6].regs|Q [3])) # (!\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[4].regs|Q 
// [3])))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [3]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [3]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux12~0 .lut_mask = 16'hEE30;
defparam \RegFile0|outExt|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux12~1 (
// Equation(s):
// \RegFile0|outExt|Mux12~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux12~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [3]))) # (!\RegFile0|outExt|Mux12~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [3])))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux12~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [3]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[7].regs|Q [3]),
	.datad(\RegFile0|outExt|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux12~1 .lut_mask = 16'hF388;
defparam \RegFile0|outExt|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \RegFile0|outExt|Mux12~4 (
// Equation(s):
// \RegFile0|outExt|Mux12~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux12~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux12~3_combout ))

	.dataa(\regSelExt[2]~input_o ),
	.datab(\RegFile0|outExt|Mux12~3_combout ),
	.datac(gnd),
	.datad(\RegFile0|outExt|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux12~4 .lut_mask = 16'hEE44;
defparam \RegFile0|outExt|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux11~2 (
// Equation(s):
// \RegFile0|outExt|Mux11~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[1].regs|Q [4])) # (!\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[0].regs|Q 
// [4])))))

	.dataa(\RegFile0|regFileRegs[1].regs|Q [4]),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[0].regs|Q [4]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux11~2 .lut_mask = 16'hEE30;
defparam \RegFile0|outExt|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux11~3 (
// Equation(s):
// \RegFile0|outExt|Mux11~3_combout  = (\RegFile0|outExt|Mux11~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [4]) # (!\regSelExt[1]~input_o )))) # (!\RegFile0|outExt|Mux11~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [4] & ((\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|outExt|Mux11~2_combout ),
	.datab(\RegFile0|regFileRegs[2].regs|Q [4]),
	.datac(\RegFile0|regFileRegs[3].regs|Q [4]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux11~3 .lut_mask = 16'hE4AA;
defparam \RegFile0|outExt|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \RegFile0|outExt|Mux11~0 (
// Equation(s):
// \RegFile0|outExt|Mux11~0_combout  = (\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[6].regs|Q [4]) # (\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [4] & ((!\regSelExt[0]~input_o ))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [4]),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[6].regs|Q [4]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux11~0 .lut_mask = 16'hCCE2;
defparam \RegFile0|outExt|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux11~1 (
// Equation(s):
// \RegFile0|outExt|Mux11~1_combout  = (\RegFile0|outExt|Mux11~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [4]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux11~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [4] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|outExt|Mux11~0_combout ),
	.datab(\RegFile0|regFileRegs[7].regs|Q [4]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [4]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux11~1 .lut_mask = 16'hD8AA;
defparam \RegFile0|outExt|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \RegFile0|outExt|Mux11~4 (
// Equation(s):
// \RegFile0|outExt|Mux11~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux11~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux11~3_combout ))

	.dataa(\RegFile0|outExt|Mux11~3_combout ),
	.datab(\RegFile0|outExt|Mux11~1_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux11~4 .lut_mask = 16'hCCAA;
defparam \RegFile0|outExt|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux10~0 (
// Equation(s):
// \RegFile0|outExt|Mux10~0_combout  = (\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[6].regs|Q [5]) # (\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [5] & ((!\regSelExt[0]~input_o ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[4].regs|Q [5]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [5]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux10~0 .lut_mask = 16'hAAE4;
defparam \RegFile0|outExt|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux10~1 (
// Equation(s):
// \RegFile0|outExt|Mux10~1_combout  = (\RegFile0|outExt|Mux10~0_combout  & (((\RegFile0|regFileRegs[7].regs|Q [5])) # (!\regSelExt[0]~input_o ))) # (!\RegFile0|outExt|Mux10~0_combout  & (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[5].regs|Q [5]))))

	.dataa(\RegFile0|outExt|Mux10~0_combout ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[7].regs|Q [5]),
	.datad(\RegFile0|regFileRegs[5].regs|Q [5]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux10~1 .lut_mask = 16'hE6A2;
defparam \RegFile0|outExt|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux10~2 (
// Equation(s):
// \RegFile0|outExt|Mux10~2_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [5]) # ((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[0].regs|Q [5] & !\regSelExt[1]~input_o ))))

	.dataa(\regSelExt[0]~input_o ),
	.datab(\RegFile0|regFileRegs[1].regs|Q [5]),
	.datac(\RegFile0|regFileRegs[0].regs|Q [5]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux10~2 .lut_mask = 16'hAAD8;
defparam \RegFile0|outExt|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \RegFile0|outExt|Mux10~3 (
// Equation(s):
// \RegFile0|outExt|Mux10~3_combout  = (\RegFile0|outExt|Mux10~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [5]) # ((!\regSelExt[1]~input_o )))) # (!\RegFile0|outExt|Mux10~2_combout  & (((\RegFile0|regFileRegs[2].regs|Q [5] & \regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[3].regs|Q [5]),
	.datab(\RegFile0|outExt|Mux10~2_combout ),
	.datac(\RegFile0|regFileRegs[2].regs|Q [5]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux10~3 .lut_mask = 16'hB8CC;
defparam \RegFile0|outExt|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux10~4 (
// Equation(s):
// \RegFile0|outExt|Mux10~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux10~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux10~3_combout )))

	.dataa(\RegFile0|outExt|Mux10~1_combout ),
	.datab(\RegFile0|outExt|Mux10~3_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux10~4 .lut_mask = 16'hAACC;
defparam \RegFile0|outExt|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux9~0 (
// Equation(s):
// \RegFile0|outExt|Mux9~0_combout  = (\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[6].regs|Q [6]) # (\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [6] & ((!\regSelExt[0]~input_o ))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [6]),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[6].regs|Q [6]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux9~0 .lut_mask = 16'hCCE2;
defparam \RegFile0|outExt|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \RegFile0|outExt|Mux9~1 (
// Equation(s):
// \RegFile0|outExt|Mux9~1_combout  = (\RegFile0|outExt|Mux9~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [6]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux9~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [6] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [6]),
	.datab(\RegFile0|regFileRegs[5].regs|Q [6]),
	.datac(\RegFile0|outExt|Mux9~0_combout ),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux9~1 .lut_mask = 16'hACF0;
defparam \RegFile0|outExt|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux9~2 (
// Equation(s):
// \RegFile0|outExt|Mux9~2_combout  = (\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o ) # ((\RegFile0|regFileRegs[1].regs|Q [6])))) # (!\regSelExt[0]~input_o  & (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[0].regs|Q [6])))

	.dataa(\regSelExt[0]~input_o ),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[0].regs|Q [6]),
	.datad(\RegFile0|regFileRegs[1].regs|Q [6]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux9~2 .lut_mask = 16'hBA98;
defparam \RegFile0|outExt|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \RegFile0|outExt|Mux9~3 (
// Equation(s):
// \RegFile0|outExt|Mux9~3_combout  = (\RegFile0|outExt|Mux9~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [6])) # (!\regSelExt[1]~input_o ))) # (!\RegFile0|outExt|Mux9~2_combout  & (\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[2].regs|Q [6])))

	.dataa(\RegFile0|outExt|Mux9~2_combout ),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[2].regs|Q [6]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [6]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux9~3 .lut_mask = 16'hEA62;
defparam \RegFile0|outExt|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux9~4 (
// Equation(s):
// \RegFile0|outExt|Mux9~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux9~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux9~3_combout )))

	.dataa(\RegFile0|outExt|Mux9~1_combout ),
	.datab(\RegFile0|outExt|Mux9~3_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux9~4 .lut_mask = 16'hAACC;
defparam \RegFile0|outExt|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux8~0 (
// Equation(s):
// \RegFile0|outExt|Mux8~0_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[6].regs|Q [7]) # ((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[4].regs|Q [7] & !\regSelExt[0]~input_o ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[6].regs|Q [7]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [7]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux8~0 .lut_mask = 16'hAAD8;
defparam \RegFile0|outExt|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \RegFile0|outExt|Mux8~1 (
// Equation(s):
// \RegFile0|outExt|Mux8~1_combout  = (\RegFile0|outExt|Mux8~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [7]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux8~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [7] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [7]),
	.datab(\RegFile0|outExt|Mux8~0_combout ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [7]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux8~1 .lut_mask = 16'hB8CC;
defparam \RegFile0|outExt|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \RegFile0|outExt|Mux8~2 (
// Equation(s):
// \RegFile0|outExt|Mux8~2_combout  = (\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[1].regs|Q [7]) # (\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q [7] & ((!\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [7]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[1].regs|Q [7]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux8~2 .lut_mask = 16'hCCE2;
defparam \RegFile0|outExt|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux8~3 (
// Equation(s):
// \RegFile0|outExt|Mux8~3_combout  = (\RegFile0|outExt|Mux8~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [7])) # (!\regSelExt[1]~input_o ))) # (!\RegFile0|outExt|Mux8~2_combout  & (\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[2].regs|Q [7])))

	.dataa(\RegFile0|outExt|Mux8~2_combout ),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[2].regs|Q [7]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [7]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux8~3 .lut_mask = 16'hEA62;
defparam \RegFile0|outExt|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux8~4 (
// Equation(s):
// \RegFile0|outExt|Mux8~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux8~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\RegFile0|outExt|Mux8~1_combout ),
	.datac(\RegFile0|outExt|Mux8~3_combout ),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux8~4 .lut_mask = 16'hCCF0;
defparam \RegFile0|outExt|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux7~2 (
// Equation(s):
// \RegFile0|outExt|Mux7~2_combout  = (\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[1].regs|Q [8]) # (\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q [8] & ((!\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [8]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[1].regs|Q [8]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux7~2 .lut_mask = 16'hCCE2;
defparam \RegFile0|outExt|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux7~3 (
// Equation(s):
// \RegFile0|outExt|Mux7~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux7~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [8]))) # (!\RegFile0|outExt|Mux7~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [8])))) # (!\regSelExt[1]~input_o  & 
// (\RegFile0|outExt|Mux7~2_combout ))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|outExt|Mux7~2_combout ),
	.datac(\RegFile0|regFileRegs[2].regs|Q [8]),
	.datad(\RegFile0|regFileRegs[3].regs|Q [8]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux7~3 .lut_mask = 16'hEC64;
defparam \RegFile0|outExt|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux7~0 (
// Equation(s):
// \RegFile0|outExt|Mux7~0_combout  = (\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o ) # ((\RegFile0|regFileRegs[6].regs|Q [8])))) # (!\regSelExt[1]~input_o  & (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [8])))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [8]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [8]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux7~0 .lut_mask = 16'hBA98;
defparam \RegFile0|outExt|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \RegFile0|outExt|Mux7~1 (
// Equation(s):
// \RegFile0|outExt|Mux7~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux7~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [8]))) # (!\RegFile0|outExt|Mux7~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [8])))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux7~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [8]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|outExt|Mux7~0_combout ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [8]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux7~1 .lut_mask = 16'hF838;
defparam \RegFile0|outExt|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux7~4 (
// Equation(s):
// \RegFile0|outExt|Mux7~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux7~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux7~3_combout ))

	.dataa(\RegFile0|outExt|Mux7~3_combout ),
	.datab(\RegFile0|outExt|Mux7~1_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux7~4 .lut_mask = 16'hCCAA;
defparam \RegFile0|outExt|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \RegFile0|outExt|Mux6~2 (
// Equation(s):
// \RegFile0|outExt|Mux6~2_combout  = (\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[1].regs|Q [9]) # (\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q [9] & ((!\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[0].regs|Q [9]),
	.datab(\RegFile0|regFileRegs[1].regs|Q [9]),
	.datac(\regSelExt[0]~input_o ),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux6~2 .lut_mask = 16'hF0CA;
defparam \RegFile0|outExt|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \RegFile0|outExt|Mux6~3 (
// Equation(s):
// \RegFile0|outExt|Mux6~3_combout  = (\RegFile0|outExt|Mux6~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [9]) # (!\regSelExt[1]~input_o )))) # (!\RegFile0|outExt|Mux6~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [9] & ((\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[2].regs|Q [9]),
	.datab(\RegFile0|outExt|Mux6~2_combout ),
	.datac(\RegFile0|regFileRegs[3].regs|Q [9]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux6~3 .lut_mask = 16'hE2CC;
defparam \RegFile0|outExt|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux6~0 (
// Equation(s):
// \RegFile0|outExt|Mux6~0_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[6].regs|Q [9]) # ((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[4].regs|Q [9] & !\regSelExt[0]~input_o ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[6].regs|Q [9]),
	.datac(\RegFile0|regFileRegs[4].regs|Q [9]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux6~0 .lut_mask = 16'hAAD8;
defparam \RegFile0|outExt|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux6~1 (
// Equation(s):
// \RegFile0|outExt|Mux6~1_combout  = (\RegFile0|outExt|Mux6~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [9]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux6~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [9] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [9]),
	.datab(\RegFile0|outExt|Mux6~0_combout ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [9]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux6~1 .lut_mask = 16'hB8CC;
defparam \RegFile0|outExt|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \RegFile0|outExt|Mux6~4 (
// Equation(s):
// \RegFile0|outExt|Mux6~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux6~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux6~3_combout ))

	.dataa(\RegFile0|outExt|Mux6~3_combout ),
	.datab(\RegFile0|outExt|Mux6~1_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux6~4 .lut_mask = 16'hCCAA;
defparam \RegFile0|outExt|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \RegFile0|outExt|Mux5~0 (
// Equation(s):
// \RegFile0|outExt|Mux5~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[6].regs|Q [10])) # (!\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[4].regs|Q 
// [10])))))

	.dataa(\RegFile0|regFileRegs[6].regs|Q [10]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [10]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux5~0 .lut_mask = 16'hEE30;
defparam \RegFile0|outExt|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \RegFile0|outExt|Mux5~1 (
// Equation(s):
// \RegFile0|outExt|Mux5~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux5~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [10]))) # (!\RegFile0|outExt|Mux5~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [10])))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux5~0_combout ))))

	.dataa(\RegFile0|regFileRegs[5].regs|Q [10]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|outExt|Mux5~0_combout ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [10]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux5~1 .lut_mask = 16'hF838;
defparam \RegFile0|outExt|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \RegFile0|outExt|Mux5~2 (
// Equation(s):
// \RegFile0|outExt|Mux5~2_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [10]) # ((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & (((\RegFile0|regFileRegs[0].regs|Q [10] & !\regSelExt[1]~input_o ))))

	.dataa(\RegFile0|regFileRegs[1].regs|Q [10]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[0].regs|Q [10]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux5~2 .lut_mask = 16'hCCB8;
defparam \RegFile0|outExt|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux5~3 (
// Equation(s):
// \RegFile0|outExt|Mux5~3_combout  = (\RegFile0|outExt|Mux5~2_combout  & (((\RegFile0|regFileRegs[3].regs|Q [10])) # (!\regSelExt[1]~input_o ))) # (!\RegFile0|outExt|Mux5~2_combout  & (\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[2].regs|Q [10]))))

	.dataa(\RegFile0|outExt|Mux5~2_combout ),
	.datab(\regSelExt[1]~input_o ),
	.datac(\RegFile0|regFileRegs[3].regs|Q [10]),
	.datad(\RegFile0|regFileRegs[2].regs|Q [10]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux5~3 .lut_mask = 16'hE6A2;
defparam \RegFile0|outExt|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \RegFile0|outExt|Mux5~4 (
// Equation(s):
// \RegFile0|outExt|Mux5~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux5~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux5~3_combout )))

	.dataa(\RegFile0|outExt|Mux5~1_combout ),
	.datab(\RegFile0|outExt|Mux5~3_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux5~4 .lut_mask = 16'hAACC;
defparam \RegFile0|outExt|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \RegFile0|outExt|Mux4~0 (
// Equation(s):
// \RegFile0|outExt|Mux4~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[6].regs|Q [11]))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q 
// [11]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [11]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[6].regs|Q [11]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux4~0 .lut_mask = 16'hFC22;
defparam \RegFile0|outExt|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \RegFile0|outExt|Mux4~1 (
// Equation(s):
// \RegFile0|outExt|Mux4~1_combout  = (\RegFile0|outExt|Mux4~0_combout  & (((\RegFile0|regFileRegs[7].regs|Q [11])) # (!\regSelExt[0]~input_o ))) # (!\RegFile0|outExt|Mux4~0_combout  & (\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[5].regs|Q [11])))

	.dataa(\RegFile0|outExt|Mux4~0_combout ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[5].regs|Q [11]),
	.datad(\RegFile0|regFileRegs[7].regs|Q [11]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux4~1 .lut_mask = 16'hEA62;
defparam \RegFile0|outExt|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux4~2 (
// Equation(s):
// \RegFile0|outExt|Mux4~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [11]))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q 
// [11]))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[0].regs|Q [11]),
	.datac(\regSelExt[0]~input_o ),
	.datad(\RegFile0|regFileRegs[1].regs|Q [11]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux4~2 .lut_mask = 16'hF4A4;
defparam \RegFile0|outExt|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux4~3 (
// Equation(s):
// \RegFile0|outExt|Mux4~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux4~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [11])) # (!\RegFile0|outExt|Mux4~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [11]))))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux4~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[3].regs|Q [11]),
	.datac(\RegFile0|regFileRegs[2].regs|Q [11]),
	.datad(\RegFile0|outExt|Mux4~2_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux4~3 .lut_mask = 16'hDDA0;
defparam \RegFile0|outExt|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \RegFile0|outExt|Mux4~4 (
// Equation(s):
// \RegFile0|outExt|Mux4~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux4~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux4~3_combout )))

	.dataa(\RegFile0|outExt|Mux4~1_combout ),
	.datab(\RegFile0|outExt|Mux4~3_combout ),
	.datac(gnd),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux4~4 .lut_mask = 16'hAACC;
defparam \RegFile0|outExt|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux3~0 (
// Equation(s):
// \RegFile0|outExt|Mux3~0_combout  = (\regSelExt[0]~input_o  & (((\regSelExt[1]~input_o )))) # (!\regSelExt[0]~input_o  & ((\regSelExt[1]~input_o  & ((\RegFile0|regFileRegs[6].regs|Q [12]))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q 
// [12]))))

	.dataa(\RegFile0|regFileRegs[4].regs|Q [12]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[6].regs|Q [12]),
	.datad(\regSelExt[1]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux3~0 .lut_mask = 16'hFC22;
defparam \RegFile0|outExt|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \RegFile0|outExt|Mux3~1 (
// Equation(s):
// \RegFile0|outExt|Mux3~1_combout  = (\RegFile0|outExt|Mux3~0_combout  & (((\RegFile0|regFileRegs[7].regs|Q [12]) # (!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux3~0_combout  & (\RegFile0|regFileRegs[5].regs|Q [12] & (\regSelExt[0]~input_o )))

	.dataa(\RegFile0|outExt|Mux3~0_combout ),
	.datab(\RegFile0|regFileRegs[5].regs|Q [12]),
	.datac(\regSelExt[0]~input_o ),
	.datad(\RegFile0|regFileRegs[7].regs|Q [12]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux3~1 .lut_mask = 16'hEA4A;
defparam \RegFile0|outExt|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \RegFile0|outExt|Mux3~2 (
// Equation(s):
// \RegFile0|outExt|Mux3~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [12]))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q 
// [12]))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[0].regs|Q [12]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [12]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux3~2 .lut_mask = 16'hFA44;
defparam \RegFile0|outExt|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux3~3 (
// Equation(s):
// \RegFile0|outExt|Mux3~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux3~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [12])) # (!\RegFile0|outExt|Mux3~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [12]))))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux3~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[3].regs|Q [12]),
	.datac(\RegFile0|outExt|Mux3~2_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [12]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux3~3 .lut_mask = 16'hDAD0;
defparam \RegFile0|outExt|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \RegFile0|outExt|Mux3~4 (
// Equation(s):
// \RegFile0|outExt|Mux3~4_combout  = (\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux3~1_combout )) # (!\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux3~3_combout )))

	.dataa(\RegFile0|outExt|Mux3~1_combout ),
	.datab(\regSelExt[2]~input_o ),
	.datac(gnd),
	.datad(\RegFile0|outExt|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux3~4 .lut_mask = 16'hBB88;
defparam \RegFile0|outExt|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux2~2 (
// Equation(s):
// \RegFile0|outExt|Mux2~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [13]))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q 
// [13]))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[0].regs|Q [13]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [13]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux2~2 .lut_mask = 16'hFA44;
defparam \RegFile0|outExt|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \RegFile0|outExt|Mux2~3 (
// Equation(s):
// \RegFile0|outExt|Mux2~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux2~2_combout  & (\RegFile0|regFileRegs[3].regs|Q [13])) # (!\RegFile0|outExt|Mux2~2_combout  & ((\RegFile0|regFileRegs[2].regs|Q [13]))))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux2~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[3].regs|Q [13]),
	.datac(\RegFile0|outExt|Mux2~2_combout ),
	.datad(\RegFile0|regFileRegs[2].regs|Q [13]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux2~3 .lut_mask = 16'hDAD0;
defparam \RegFile0|outExt|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \RegFile0|outExt|Mux2~0 (
// Equation(s):
// \RegFile0|outExt|Mux2~0_combout  = (\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o ) # ((\RegFile0|regFileRegs[6].regs|Q [13])))) # (!\regSelExt[1]~input_o  & (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [13])))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [13]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [13]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux2~0 .lut_mask = 16'hBA98;
defparam \RegFile0|outExt|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \RegFile0|outExt|Mux2~1 (
// Equation(s):
// \RegFile0|outExt|Mux2~1_combout  = (\regSelExt[0]~input_o  & ((\RegFile0|outExt|Mux2~0_combout  & (\RegFile0|regFileRegs[7].regs|Q [13])) # (!\RegFile0|outExt|Mux2~0_combout  & ((\RegFile0|regFileRegs[5].regs|Q [13]))))) # (!\regSelExt[0]~input_o  & 
// (((\RegFile0|outExt|Mux2~0_combout ))))

	.dataa(\RegFile0|regFileRegs[7].regs|Q [13]),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|outExt|Mux2~0_combout ),
	.datad(\RegFile0|regFileRegs[5].regs|Q [13]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux2~1 .lut_mask = 16'hBCB0;
defparam \RegFile0|outExt|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \RegFile0|outExt|Mux2~4 (
// Equation(s):
// \RegFile0|outExt|Mux2~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux2~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux2~3_combout ))

	.dataa(\RegFile0|outExt|Mux2~3_combout ),
	.datab(\regSelExt[2]~input_o ),
	.datac(gnd),
	.datad(\RegFile0|outExt|Mux2~1_combout ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux2~4 .lut_mask = 16'hEE22;
defparam \RegFile0|outExt|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux1~2 (
// Equation(s):
// \RegFile0|outExt|Mux1~2_combout  = (\regSelExt[1]~input_o  & (\regSelExt[0]~input_o )) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[1].regs|Q [14])) # (!\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[0].regs|Q [14])))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[1].regs|Q [14]),
	.datad(\RegFile0|regFileRegs[0].regs|Q [14]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux1~2 .lut_mask = 16'hD9C8;
defparam \RegFile0|outExt|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux1~3 (
// Equation(s):
// \RegFile0|outExt|Mux1~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux1~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [14]))) # (!\RegFile0|outExt|Mux1~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [14])))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux1~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[2].regs|Q [14]),
	.datac(\RegFile0|outExt|Mux1~2_combout ),
	.datad(\RegFile0|regFileRegs[3].regs|Q [14]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux1~3 .lut_mask = 16'hF858;
defparam \RegFile0|outExt|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \RegFile0|outExt|Mux1~0 (
// Equation(s):
// \RegFile0|outExt|Mux1~0_combout  = (\regSelExt[1]~input_o  & (((\RegFile0|regFileRegs[6].regs|Q [14]) # (\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [14] & ((!\regSelExt[0]~input_o ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[4].regs|Q [14]),
	.datac(\RegFile0|regFileRegs[6].regs|Q [14]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux1~0 .lut_mask = 16'hAAE4;
defparam \RegFile0|outExt|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \RegFile0|outExt|Mux1~1 (
// Equation(s):
// \RegFile0|outExt|Mux1~1_combout  = (\RegFile0|outExt|Mux1~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [14]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux1~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [14] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|outExt|Mux1~0_combout ),
	.datab(\RegFile0|regFileRegs[7].regs|Q [14]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [14]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux1~1 .lut_mask = 16'hD8AA;
defparam \RegFile0|outExt|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \RegFile0|outExt|Mux1~4 (
// Equation(s):
// \RegFile0|outExt|Mux1~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux1~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux1~3_combout ))

	.dataa(\RegFile0|outExt|Mux1~3_combout ),
	.datab(gnd),
	.datac(\RegFile0|outExt|Mux1~1_combout ),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux1~4 .lut_mask = 16'hF0AA;
defparam \RegFile0|outExt|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \RegFile0|outExt|Mux0~2 (
// Equation(s):
// \RegFile0|outExt|Mux0~2_combout  = (\regSelExt[1]~input_o  & (((\regSelExt[0]~input_o )))) # (!\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o  & ((\RegFile0|regFileRegs[1].regs|Q [15]))) # (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[0].regs|Q 
// [15]))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[0].regs|Q [15]),
	.datac(\RegFile0|regFileRegs[1].regs|Q [15]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux0~2 .lut_mask = 16'hFA44;
defparam \RegFile0|outExt|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \RegFile0|outExt|Mux0~3 (
// Equation(s):
// \RegFile0|outExt|Mux0~3_combout  = (\regSelExt[1]~input_o  & ((\RegFile0|outExt|Mux0~2_combout  & ((\RegFile0|regFileRegs[3].regs|Q [15]))) # (!\RegFile0|outExt|Mux0~2_combout  & (\RegFile0|regFileRegs[2].regs|Q [15])))) # (!\regSelExt[1]~input_o  & 
// (((\RegFile0|outExt|Mux0~2_combout ))))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\RegFile0|regFileRegs[2].regs|Q [15]),
	.datac(\RegFile0|outExt|Mux0~2_combout ),
	.datad(\RegFile0|regFileRegs[3].regs|Q [15]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux0~3 .lut_mask = 16'hF858;
defparam \RegFile0|outExt|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \RegFile0|outExt|Mux0~0 (
// Equation(s):
// \RegFile0|outExt|Mux0~0_combout  = (\regSelExt[1]~input_o  & ((\regSelExt[0]~input_o ) # ((\RegFile0|regFileRegs[6].regs|Q [15])))) # (!\regSelExt[1]~input_o  & (!\regSelExt[0]~input_o  & (\RegFile0|regFileRegs[4].regs|Q [15])))

	.dataa(\regSelExt[1]~input_o ),
	.datab(\regSelExt[0]~input_o ),
	.datac(\RegFile0|regFileRegs[4].regs|Q [15]),
	.datad(\RegFile0|regFileRegs[6].regs|Q [15]),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux0~0 .lut_mask = 16'hBA98;
defparam \RegFile0|outExt|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \RegFile0|outExt|Mux0~1 (
// Equation(s):
// \RegFile0|outExt|Mux0~1_combout  = (\RegFile0|outExt|Mux0~0_combout  & ((\RegFile0|regFileRegs[7].regs|Q [15]) # ((!\regSelExt[0]~input_o )))) # (!\RegFile0|outExt|Mux0~0_combout  & (((\RegFile0|regFileRegs[5].regs|Q [15] & \regSelExt[0]~input_o ))))

	.dataa(\RegFile0|outExt|Mux0~0_combout ),
	.datab(\RegFile0|regFileRegs[7].regs|Q [15]),
	.datac(\RegFile0|regFileRegs[5].regs|Q [15]),
	.datad(\regSelExt[0]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux0~1 .lut_mask = 16'hD8AA;
defparam \RegFile0|outExt|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \RegFile0|outExt|Mux0~4 (
// Equation(s):
// \RegFile0|outExt|Mux0~4_combout  = (\regSelExt[2]~input_o  & ((\RegFile0|outExt|Mux0~1_combout ))) # (!\regSelExt[2]~input_o  & (\RegFile0|outExt|Mux0~3_combout ))

	.dataa(\RegFile0|outExt|Mux0~3_combout ),
	.datab(gnd),
	.datac(\RegFile0|outExt|Mux0~1_combout ),
	.datad(\regSelExt[2]~input_o ),
	.cin(gnd),
	.combout(\RegFile0|outExt|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile0|outExt|Mux0~4 .lut_mask = 16'hF0AA;
defparam \RegFile0|outExt|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \MARMUX0|MARMUXOut[7]~7 (
// Equation(s):
// \MARMUX0|MARMUXOut[7]~7_combout  = (\FSM0|selADDR2MUX [1] & (\EAB0|EABOut[7]~14_combout )) # (!\FSM0|selADDR2MUX [1] & ((\IR0|IRreg|Q [7])))

	.dataa(gnd),
	.datab(\EAB0|EABOut[7]~14_combout ),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\IR0|IRreg|Q [7]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[7]~7 .lut_mask = 16'hCFC0;
defparam \MARMUX0|MARMUXOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \MARMUX0|MARMUXOut[8]~8 (
// Equation(s):
// \MARMUX0|MARMUXOut[8]~8_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[8]~16_combout )

	.dataa(gnd),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\EAB0|EABOut[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[8]~8 .lut_mask = 16'hC0C0;
defparam \MARMUX0|MARMUXOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \MARMUX0|MARMUXOut[9]~9 (
// Equation(s):
// \MARMUX0|MARMUXOut[9]~9_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(\EAB0|EABOut[9]~18_combout ),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[9]~9 .lut_mask = 16'hF000;
defparam \MARMUX0|MARMUXOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \MARMUX0|MARMUXOut[10]~10 (
// Equation(s):
// \MARMUX0|MARMUXOut[10]~10_combout  = (\EAB0|EABOut[10]~20_combout  & \FSM0|selADDR2MUX [1])

	.dataa(gnd),
	.datab(\EAB0|EABOut[10]~20_combout ),
	.datac(gnd),
	.datad(\FSM0|selADDR2MUX [1]),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[10]~10 .lut_mask = 16'hCC00;
defparam \MARMUX0|MARMUXOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \MARMUX0|MARMUXOut[11]~11 (
// Equation(s):
// \MARMUX0|MARMUXOut[11]~11_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[11]~22_combout )

	.dataa(gnd),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\EAB0|EABOut[11]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[11]~11 .lut_mask = 16'hC0C0;
defparam \MARMUX0|MARMUXOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \MARMUX0|MARMUXOut[13]~13 (
// Equation(s):
// \MARMUX0|MARMUXOut[13]~13_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[13]~26_combout )

	.dataa(\FSM0|selADDR2MUX [1]),
	.datab(gnd),
	.datac(\EAB0|EABOut[13]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[13]~13 .lut_mask = 16'hA0A0;
defparam \MARMUX0|MARMUXOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \MARMUX0|MARMUXOut[14]~14 (
// Equation(s):
// \MARMUX0|MARMUXOut[14]~14_combout  = (\EAB0|EABOut[14]~28_combout  & \FSM0|selADDR2MUX [1])

	.dataa(gnd),
	.datab(\EAB0|EABOut[14]~28_combout ),
	.datac(\FSM0|selADDR2MUX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[14]~14 .lut_mask = 16'hC0C0;
defparam \MARMUX0|MARMUXOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \MARMUX0|MARMUXOut[15]~15 (
// Equation(s):
// \MARMUX0|MARMUXOut[15]~15_combout  = (\FSM0|selADDR2MUX [1] & \EAB0|EABOut[15]~30_combout )

	.dataa(gnd),
	.datab(\FSM0|selADDR2MUX [1]),
	.datac(\EAB0|EABOut[15]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MARMUX0|MARMUXOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MARMUX0|MARMUXOut[15]~15 .lut_mask = 16'hC0C0;
defparam \MARMUX0|MARMUXOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \NZP0|NVal~0 (
// Equation(s):
// \NZP0|NVal~0_combout  = (\FSM0|ldReg~q  & ((\tsbPC|out[15]~57_combout ) # ((!\tsbPC|out[0]~18_combout )))) # (!\FSM0|ldReg~q  & (((\NZP0|NVal~q ))))

	.dataa(\tsbPC|out[15]~57_combout ),
	.datab(\tsbPC|out[0]~18_combout ),
	.datac(\NZP0|NVal~q ),
	.datad(\FSM0|ldReg~q ),
	.cin(gnd),
	.combout(\NZP0|NVal~0_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|NVal~0 .lut_mask = 16'hBBF0;
defparam \NZP0|NVal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \NZP0|NVal (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\NZP0|NVal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\NZP0|NVal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \NZP0|NVal .is_wysiwyg = "true";
defparam \NZP0|NVal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \NZP0|Equal0~8 (
// Equation(s):
// \NZP0|Equal0~8_combout  = (\tsbPC|out[11]~40_combout ) # ((\tsbPC|out[9]~61_combout ) # ((\tsbPC|out[10]~38_combout ) # (\tsbPC|out[12]~42_combout )))

	.dataa(\tsbPC|out[11]~40_combout ),
	.datab(\tsbPC|out[9]~61_combout ),
	.datac(\tsbPC|out[10]~38_combout ),
	.datad(\tsbPC|out[12]~42_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~8 .lut_mask = 16'hFFFE;
defparam \NZP0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \NZP0|Equal0~13 (
// Equation(s):
// \NZP0|Equal0~13_combout  = ((\tsbPC|out[5]~28_combout ) # ((\tsbPC|out[4]~26_combout ) # (\tsbPC|out[7]~70_combout ))) # (!\tsbPC|out[0]~18_combout )

	.dataa(\tsbPC|out[0]~18_combout ),
	.datab(\tsbPC|out[5]~28_combout ),
	.datac(\tsbPC|out[4]~26_combout ),
	.datad(\tsbPC|out[7]~70_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~13 .lut_mask = 16'hFFFD;
defparam \NZP0|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \NZP0|Equal0~9 (
// Equation(s):
// \NZP0|Equal0~9_combout  = (\tsbPC|out[1]~63_combout ) # ((\tsbPC|out[0]~62_combout ) # ((\tsbPC|out[3]~65_combout ) # (\tsbPC|out[2]~64_combout )))

	.dataa(\tsbPC|out[1]~63_combout ),
	.datab(\tsbPC|out[0]~62_combout ),
	.datac(\tsbPC|out[3]~65_combout ),
	.datad(\tsbPC|out[2]~64_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~9 .lut_mask = 16'hFFFE;
defparam \NZP0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \NZP0|Equal0~10 (
// Equation(s):
// \NZP0|Equal0~10_combout  = (\tsbPC|out[8]~66_combout ) # ((\NZP0|Equal0~13_combout ) # ((\tsbPC|out[6]~67_combout ) # (\NZP0|Equal0~9_combout )))

	.dataa(\tsbPC|out[8]~66_combout ),
	.datab(\NZP0|Equal0~13_combout ),
	.datac(\tsbPC|out[6]~67_combout ),
	.datad(\NZP0|Equal0~9_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~10 .lut_mask = 16'hFFFE;
defparam \NZP0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \NZP0|Equal0~11 (
// Equation(s):
// \NZP0|Equal0~11_combout  = (\tsbPC|out[14]~51_combout ) # (\NZP0|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsbPC|out[14]~51_combout ),
	.datad(\NZP0|Equal0~10_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~11 .lut_mask = 16'hFFF0;
defparam \NZP0|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \NZP0|Equal0~12 (
// Equation(s):
// \NZP0|Equal0~12_combout  = (\tsbPC|out[15]~57_combout ) # ((\tsbPC|out[13]~45_combout ) # ((\NZP0|Equal0~8_combout ) # (\NZP0|Equal0~11_combout )))

	.dataa(\tsbPC|out[15]~57_combout ),
	.datab(\tsbPC|out[13]~45_combout ),
	.datac(\NZP0|Equal0~8_combout ),
	.datad(\NZP0|Equal0~11_combout ),
	.cin(gnd),
	.combout(\NZP0|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|Equal0~12 .lut_mask = 16'hFFFE;
defparam \NZP0|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \NZP0|ZVal~3 (
// Equation(s):
// \NZP0|ZVal~3_combout  = (!\tsbPC|out[15]~57_combout  & (!\rst~input_o  & (\tsbPC|out[0]~18_combout  & !\NZP0|Equal0~12_combout )))

	.dataa(\tsbPC|out[15]~57_combout ),
	.datab(\rst~input_o ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\NZP0|Equal0~12_combout ),
	.cin(gnd),
	.combout(\NZP0|ZVal~3_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|ZVal~3 .lut_mask = 16'h0010;
defparam \NZP0|ZVal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \NZP0|ZVal~2 (
// Equation(s):
// \NZP0|ZVal~2_combout  = (\rst~input_o ) # (\FSM0|ldReg~q )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\FSM0|ldReg~q ),
	.cin(gnd),
	.combout(\NZP0|ZVal~2_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|ZVal~2 .lut_mask = 16'hFFCC;
defparam \NZP0|ZVal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \NZP0|ZVal (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\NZP0|ZVal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NZP0|ZVal~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\NZP0|ZVal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \NZP0|ZVal .is_wysiwyg = "true";
defparam \NZP0|ZVal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \NZP0|PVal~2 (
// Equation(s):
// \NZP0|PVal~2_combout  = (!\tsbPC|out[15]~57_combout  & (!\rst~input_o  & (\tsbPC|out[0]~18_combout  & \NZP0|Equal0~12_combout )))

	.dataa(\tsbPC|out[15]~57_combout ),
	.datab(\rst~input_o ),
	.datac(\tsbPC|out[0]~18_combout ),
	.datad(\NZP0|Equal0~12_combout ),
	.cin(gnd),
	.combout(\NZP0|PVal~2_combout ),
	.cout());
// synopsys translate_off
defparam \NZP0|PVal~2 .lut_mask = 16'h1000;
defparam \NZP0|PVal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \NZP0|PVal (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\NZP0|PVal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NZP0|ZVal~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\NZP0|PVal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \NZP0|PVal .is_wysiwyg = "true";
defparam \NZP0|PVal .power_up = "low";
// synopsys translate_on

assign memOutExt[0] = \memOutExt[0]~output_o ;

assign memOutExt[1] = \memOutExt[1]~output_o ;

assign memOutExt[2] = \memOutExt[2]~output_o ;

assign memOutExt[3] = \memOutExt[3]~output_o ;

assign memOutExt[4] = \memOutExt[4]~output_o ;

assign memOutExt[5] = \memOutExt[5]~output_o ;

assign memOutExt[6] = \memOutExt[6]~output_o ;

assign memOutExt[7] = \memOutExt[7]~output_o ;

assign memOutExt[8] = \memOutExt[8]~output_o ;

assign memOutExt[9] = \memOutExt[9]~output_o ;

assign memOutExt[10] = \memOutExt[10]~output_o ;

assign memOutExt[11] = \memOutExt[11]~output_o ;

assign memOutExt[12] = \memOutExt[12]~output_o ;

assign memOutExt[13] = \memOutExt[13]~output_o ;

assign memOutExt[14] = \memOutExt[14]~output_o ;

assign memOutExt[15] = \memOutExt[15]~output_o ;

assign regOutExt[0] = \regOutExt[0]~output_o ;

assign regOutExt[1] = \regOutExt[1]~output_o ;

assign regOutExt[2] = \regOutExt[2]~output_o ;

assign regOutExt[3] = \regOutExt[3]~output_o ;

assign regOutExt[4] = \regOutExt[4]~output_o ;

assign regOutExt[5] = \regOutExt[5]~output_o ;

assign regOutExt[6] = \regOutExt[6]~output_o ;

assign regOutExt[7] = \regOutExt[7]~output_o ;

assign regOutExt[8] = \regOutExt[8]~output_o ;

assign regOutExt[9] = \regOutExt[9]~output_o ;

assign regOutExt[10] = \regOutExt[10]~output_o ;

assign regOutExt[11] = \regOutExt[11]~output_o ;

assign regOutExt[12] = \regOutExt[12]~output_o ;

assign regOutExt[13] = \regOutExt[13]~output_o ;

assign regOutExt[14] = \regOutExt[14]~output_o ;

assign regOutExt[15] = \regOutExt[15]~output_o ;

assign PCOut[0] = \PCOut[0]~output_o ;

assign PCOut[1] = \PCOut[1]~output_o ;

assign PCOut[2] = \PCOut[2]~output_o ;

assign PCOut[3] = \PCOut[3]~output_o ;

assign PCOut[4] = \PCOut[4]~output_o ;

assign PCOut[5] = \PCOut[5]~output_o ;

assign PCOut[6] = \PCOut[6]~output_o ;

assign PCOut[7] = \PCOut[7]~output_o ;

assign PCOut[8] = \PCOut[8]~output_o ;

assign PCOut[9] = \PCOut[9]~output_o ;

assign PCOut[10] = \PCOut[10]~output_o ;

assign PCOut[11] = \PCOut[11]~output_o ;

assign PCOut[12] = \PCOut[12]~output_o ;

assign PCOut[13] = \PCOut[13]~output_o ;

assign PCOut[14] = \PCOut[14]~output_o ;

assign PCOut[15] = \PCOut[15]~output_o ;

assign IROut[0] = \IROut[0]~output_o ;

assign IROut[1] = \IROut[1]~output_o ;

assign IROut[2] = \IROut[2]~output_o ;

assign IROut[3] = \IROut[3]~output_o ;

assign IROut[4] = \IROut[4]~output_o ;

assign IROut[5] = \IROut[5]~output_o ;

assign IROut[6] = \IROut[6]~output_o ;

assign IROut[7] = \IROut[7]~output_o ;

assign IROut[8] = \IROut[8]~output_o ;

assign IROut[9] = \IROut[9]~output_o ;

assign IROut[10] = \IROut[10]~output_o ;

assign IROut[11] = \IROut[11]~output_o ;

assign IROut[12] = \IROut[12]~output_o ;

assign IROut[13] = \IROut[13]~output_o ;

assign IROut[14] = \IROut[14]~output_o ;

assign IROut[15] = \IROut[15]~output_o ;

assign MARMUXOut[0] = \MARMUXOut[0]~output_o ;

assign MARMUXOut[1] = \MARMUXOut[1]~output_o ;

assign MARMUXOut[2] = \MARMUXOut[2]~output_o ;

assign MARMUXOut[3] = \MARMUXOut[3]~output_o ;

assign MARMUXOut[4] = \MARMUXOut[4]~output_o ;

assign MARMUXOut[5] = \MARMUXOut[5]~output_o ;

assign MARMUXOut[6] = \MARMUXOut[6]~output_o ;

assign MARMUXOut[7] = \MARMUXOut[7]~output_o ;

assign MARMUXOut[8] = \MARMUXOut[8]~output_o ;

assign MARMUXOut[9] = \MARMUXOut[9]~output_o ;

assign MARMUXOut[10] = \MARMUXOut[10]~output_o ;

assign MARMUXOut[11] = \MARMUXOut[11]~output_o ;

assign MARMUXOut[12] = \MARMUXOut[12]~output_o ;

assign MARMUXOut[13] = \MARMUXOut[13]~output_o ;

assign MARMUXOut[14] = \MARMUXOut[14]~output_o ;

assign MARMUXOut[15] = \MARMUXOut[15]~output_o ;

assign BUS[0] = \BUS[0]~output_o ;

assign BUS[1] = \BUS[1]~output_o ;

assign BUS[2] = \BUS[2]~output_o ;

assign BUS[3] = \BUS[3]~output_o ;

assign BUS[4] = \BUS[4]~output_o ;

assign BUS[5] = \BUS[5]~output_o ;

assign BUS[6] = \BUS[6]~output_o ;

assign BUS[7] = \BUS[7]~output_o ;

assign BUS[8] = \BUS[8]~output_o ;

assign BUS[9] = \BUS[9]~output_o ;

assign BUS[10] = \BUS[10]~output_o ;

assign BUS[11] = \BUS[11]~output_o ;

assign BUS[12] = \BUS[12]~output_o ;

assign BUS[13] = \BUS[13]~output_o ;

assign BUS[14] = \BUS[14]~output_o ;

assign BUS[15] = \BUS[15]~output_o ;

assign NVal = \NVal~output_o ;

assign ZVal = \ZVal~output_o ;

assign PVal = \PVal~output_o ;

assign FSM_state[0] = \FSM_state[0]~output_o ;

assign FSM_state[1] = \FSM_state[1]~output_o ;

assign FSM_state[2] = \FSM_state[2]~output_o ;

assign FSM_state[3] = \FSM_state[3]~output_o ;

assign FSM_state[4] = \FSM_state[4]~output_o ;

assign FSM_state[5] = \FSM_state[5]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
