reset_control	,	V_26
err_clk_get	,	V_33
data	,	V_6
TIM_CR1_OPM	,	V_16
TIM_SR	,	V_19
writel_relaxed	,	F_3
mode	,	V_2
TIM_DIER	,	V_42
CLOCK_EVT_MODE_ONESHOT	,	V_14
HZ	,	V_43
clk_put	,	F_25
DIV_ROUND_CLOSEST	,	F_19
of_reset_control_get	,	F_13
reset_control_assert	,	F_14
event_handler	,	V_20
ret	,	V_30
prescaler	,	V_32
clk	,	V_25
"%s: failed to get irq.\n"	,	L_4
CLOCK_EVT_MODE_PERIODIC	,	V_8
periodic_top	,	V_9
err_get_irq	,	V_37
bits	,	V_31
TIM_DIER_UIE	,	V_41
request_irq	,	F_21
PTR_ERR	,	F_9
"failed to get clock for clockevent (%d)\n"	,	L_1
IRQ_HANDLED	,	V_21
TIM_EGR	,	V_40
clk_get_rate	,	F_12
max_delta	,	V_29
full_name	,	V_36
readl_relaxed	,	F_18
stm32_clock_event_ddata	,	V_5
stm32_clock_event_set_next_event	,	F_4
reset_control_deassert	,	F_15
pr_err	,	F_10
irq_of_parse_and_map	,	F_17
clock_event_ddata	,	V_24
of_clk_get	,	F_7
"stm32 clockevent"	,	L_5
iounmap	,	F_23
np	,	V_23
rstc	,	V_27
IRQF_TIMER	,	V_44
device_node	,	V_22
stm32_clockevent_init	,	F_6
stm32_clock_event_handler	,	F_5
rate	,	V_28
"failed to map registers for clockevent\n"	,	L_3
evtdev	,	V_4
TIM_CR1	,	V_13
"failed to enable timer clock for clockevent (%d)\n"	,	L_2
clk_prepare_enable	,	F_11
TIM_PSC	,	V_38
"%s: failed to request irq.\n"	,	L_6
"%s: STM32 clockevent driver initialized (%d bits)\n"	,	L_7
err_clk_enable	,	V_34
evt	,	V_15
pr_info	,	F_22
TIM_CR1_CEN	,	V_12
irqreturn_t	,	T_1
TIM_CR1_ARPE	,	V_11
clock_event_device	,	V_3
irq	,	V_17
clk_disable_unprepare	,	F_24
stm32_clock_event_set_mode	,	F_1
clock_event_mode	,	V_1
dev_id	,	V_18
container_of	,	F_2
clockevents_config_and_register	,	F_20
__init	,	T_2
of_iomap	,	F_16
err_iomap	,	V_35
TIM_ARR	,	V_10
TIM_EGR_UG	,	V_39
base	,	V_7
IS_ERR	,	F_8
