

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 20:45:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d3_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3091|  3091|  3091|  3091|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  3090|  3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   100|   100|         2|          -|          -|    50|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    117|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       9|      5|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|      60|    182|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9sncg_U28  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_2_bias_V_U     |dense_2_dense_2_bmb6  |        0|  9|   5|    0|    30|    9|     1|          270|
    |dense_2_weights_V_U  |dense_2_dense_2_wlbW  |        1|  0|   0|    0|  1500|    9|     1|        13500|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  9|   5|    0|  1530|   18|     2|        13770|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_fu_215_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln203_fu_268_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_262_p2   |     +    |      0|  0|  19|          14|          14|
    |i_fu_154_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_174_p2           |     +    |      0|  0|  15|           6|           1|
    |sub_ln1117_fu_209_p2  |     -    |      0|  0|   8|          12|          12|
    |icmp_ln13_fu_168_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_148_p2    |   icmp   |      0|  0|  11|           5|           3|
    |dense_2_out_V_d0      |  select  |      0|  0|  13|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 117|          74|          62|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_reg_114       |   9|          2|    5|         10|
    |j_0_reg_137       |   9|          2|    6|         12|
    |p_Val2_s_reg_125  |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  60|         12|   26|         56|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_reg_114        |   5|   0|    5|          0|
    |i_reg_303          |   5|   0|    5|          0|
    |j_0_reg_137        |   6|   0|    6|          0|
    |j_reg_322          |   6|   0|    6|          0|
    |p_Val2_s_reg_125   |  14|   0|   14|          0|
    |zext_ln13_reg_314  |   5|   0|   12|          7|
    |zext_ln14_reg_308  |   5|   0|   64|         59|
    +-------------------+----+----+-----+-----------+
    |Total              |  51|   0|  117|         66|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_2    | return value |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_q0        |  in |   13|  ap_memory | dense_1_out_V |     array    |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_we0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_d0        | out |   13|  ap_memory | dense_2_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

