;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-20
	ADD #270, 0
	SLT -421, 0
	JMP <70
	SUB 1, <101
	SLT -421, 0
	SUB -7, <-120
	SUB -7, <-120
	SUB @-127, 100
	MOV -7, <-20
	ADD 100, 9
	SUB @127, 106
	JMP @73, #200
	SUB @-127, 100
	SLT @129, 106
	SLT @129, 106
	SLT -421, 0
	MOV -7, -20
	SUB -7, <-120
	CMP -7, <-120
	CMP -7, <-120
	SUB -7, <-120
	CMP -7, <-120
	MOV -7, <-20
	SUB @-127, 100
	SUB -7, <-120
	MOV -9, <-21
	SUB @127, 106
	CMP 12, @10
	CMP @-127, 100
	SLT @129, 106
	DJN -1, @-20
	SUB -7, <-120
	SUB @127, 102
	MOV -7, -20
	SLT 5, -94
	SLT 5, -94
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -2
	SUB 12, @10
	SPL 0, -2
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
