Error en compilacion.
Error GCC: 
cc1: warning: this target machine does not have delayed branches
../benchmarks/treebench.c: In function ‘main’:
../benchmarks/treebench.c:1111:1: warning: ‘/home/sergio/Documents/TFG/TFG-optimization/versionModeloDeIslas/treebench.gcda’ profile count data file not found [-Wmissing-profile]
 1111 | }
      | ^
lto1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches

Salida GCC:

Linea de compilacion:
gcc ../benchmarks/treebench.c  -o /home/sergio/Documents/TFG/TFG-optimization/output/Ejecucion28-8-2021_11:59:2/Gen1/Isla2/Cromosoma35/Cromosoma35  -fassociative-math -fauto-inc-dec -fbranch-probabilities -fbranch-target-load-optimize -fcode-hoisting -fcombine-stack-adjustments -fcompare-elim -fcrossjumping -fcse-follow-jumps -fcse-skip-blocks -fcx-fortran-rules -fcx-limited-range -fdelayed-branch -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-at-ltrans -fdse -fearly-inlining -fexpensive-optimizations -ffast-math -ffat-lto-objects -fgcse-after-reload -fgcse-sm -fhoist-adjacent-loads -fif-conversion -finline-small-functions -fipa-bit-cp -fipa-cp-clone -fipa-profile -fipa-pta -fipa-pure-const -fipa-reference-addressable -fipa-sra -fipa-stack-alignment -fira-hoist-pressure -fivopts -flimit-function-alignment -floop-block -floop-interchange -floop-parallelize-all -floop-unroll-and-jam -flto -fmerge-all-constants -fmodulo-sched-allow-regmoves -fmove-loop-invariants -fno-fp-int-builtin-inexact -fno-guess-branch-probability -fno-ira-share-save-slots -fno-ira-share-spill-slots -fno-peephole2 -fno-signed-zeros -fno-toplevel-reorder -fpartial-inlining -fpredictive-commoning -fprofile-reorder-functions -fprofile-values -freciprocal-math -freorder-blocks -freorder-blocks-and-partition -frerun-cse-after-loop -freschedule-modulo-scheduled-loops -fsave-optimization-record -fsched-critical-path-heuristic -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic -fsched-spec-load -fschedule-fusion -fsel-sched-pipelining -fselective-scheduling -fselective-scheduling2 -fsemantic-interposition -fshrink-wrap-separate -fsingle-precision-constant -fsplit-loops -fsplit-paths -fstdarg-opt -fstore-merging -fthread-jumps -ftracer -ftree-builtin-call-dce -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-dce -ftree-dse -ftree-loop-distribute-patterns -ftree-loop-linear -ftree-partial-pre -ftree-phiprop -ftree-pre -ftree-reassoc -ftree-scev-cprop -ftree-slsr -ftree-sra -ftree-switch-conversion -ftree-ter -ftree-vectorize -ftree-vrp -funconstrained-commons -funroll-all-loops -funroll-loops -funswitch-loops -fuse-linker-plugin -fvariable-expansion-in-unroller -fvect-cost-model -fweb -fwhole-program -finline-limit=14606 -fsched-stalled-insns-dep=9032 -ftree-parallelize-loops=4 -fexcess-precision=standard -ffp-contract=off -fira-algorithm=priority -flto-partition=balanced 