<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Pc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Pc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Pc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Pc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Pc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Pc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pc_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_testBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Pc_testBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Pc_testBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_testBench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Pc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1506887489" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1506887489">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1506887632" xil_pn:in_ck="6507172380336976069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1506887632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Pc_testBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506887639" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1980614256471570360" xil_pn:start_ts="1506887639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506887639" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7246765739546642358" xil_pn:start_ts="1506887639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506887489" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5008023235960248127" xil_pn:start_ts="1506887489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506887639" xil_pn:in_ck="6507172380336976069" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1506887639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Pc_testBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506887650" xil_pn:in_ck="6507172380336976069" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3266647298263595122" xil_pn:start_ts="1506887639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc_testBench_beh.prj"/>
      <outfile xil_pn:name="Pc_testBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1506887650" xil_pn:in_ck="-287463881505909631" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5306651782098067713" xil_pn:start_ts="1506887650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc_testBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8462247275920861048" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5008023235960248127" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4246104236524130762" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885824" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4187918991085560247" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506885853" xil_pn:in_ck="3250022755" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1501181661611461328" xil_pn:start_ts="1506885824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc.lso"/>
      <outfile xil_pn:name="Pc.ngc"/>
      <outfile xil_pn:name="Pc.ngr"/>
      <outfile xil_pn:name="Pc.prj"/>
      <outfile xil_pn:name="Pc.stx"/>
      <outfile xil_pn:name="Pc.syr"/>
      <outfile xil_pn:name="Pc.xst"/>
      <outfile xil_pn:name="Pc_vhdl.prj"/>
      <outfile xil_pn:name="Pc_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
