# 4-bit ALU Design

## 📝 Description
A 4-bit Arithmetic and Logic Unit implemented in Verilog HDL. This project demonstrates basic arithmetic (ADD, SUB) and logic (AND, OR) operations.

## 🧠 Learning Outcomes
- Verilog RTL coding
- Testbench development
- Functional simulation

## 🔧 Files
- `alu.v` – RTL implementation
- `alu_tb.v` – Testbench

## 🛠️ Tools Used
- ModelSim / QuestaSim
- EDA Playground
- Icarus Verilog (optional)

## 📸 Simulation Screenshot
*(Add your waveform images here)*

## 📗 How to Run
1. Open in ModelSim  
2. Compile `alu.v` and `alu_tb.v`  
3. Simulate and observe waveform  
