Loading plugins phase: Elapsed time ==> 3s.555ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 -s C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.374ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 18 15:40:06 2016


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 18 15:40:07 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 18 15:40:08 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 18 15:40:12 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_11
	Net_9
	\CounterF:Net_49\
	\CounterF:Net_82\
	\CounterF:Net_89\
	\CounterF:Net_95\
	\CounterF:Net_91\
	\CounterF:Net_102\
	\CounterF:CounterUDB:ctrl_cmod_2\
	\CounterF:CounterUDB:ctrl_cmod_1\
	\CounterF:CounterUDB:ctrl_cmod_0\
	\CounterF:CounterUDB:reload_tc\
	\PWMF2:PWMUDB:km_run\
	\PWMF2:PWMUDB:ctrl_cmpmode2_2\
	\PWMF2:PWMUDB:ctrl_cmpmode2_1\
	\PWMF2:PWMUDB:ctrl_cmpmode2_0\
	\PWMF2:PWMUDB:ctrl_cmpmode1_2\
	\PWMF2:PWMUDB:ctrl_cmpmode1_1\
	\PWMF2:PWMUDB:ctrl_cmpmode1_0\
	\PWMF2:PWMUDB:capt_rising\
	\PWMF2:PWMUDB:capt_falling\
	\PWMF2:PWMUDB:trig_rise\
	\PWMF2:PWMUDB:trig_fall\
	\PWMF2:PWMUDB:sc_kill\
	\PWMF2:PWMUDB:min_kill\
	\PWMF2:PWMUDB:km_tc\
	\PWMF2:PWMUDB:db_tc\
	\PWMF2:PWMUDB:dith_sel\
	\PWMF2:PWMUDB:compare2\
	\PWMF2:Net_101\
	Net_7022
	Net_7023
	\PWMF2:PWMUDB:MODULE_1:b_31\
	\PWMF2:PWMUDB:MODULE_1:b_30\
	\PWMF2:PWMUDB:MODULE_1:b_29\
	\PWMF2:PWMUDB:MODULE_1:b_28\
	\PWMF2:PWMUDB:MODULE_1:b_27\
	\PWMF2:PWMUDB:MODULE_1:b_26\
	\PWMF2:PWMUDB:MODULE_1:b_25\
	\PWMF2:PWMUDB:MODULE_1:b_24\
	\PWMF2:PWMUDB:MODULE_1:b_23\
	\PWMF2:PWMUDB:MODULE_1:b_22\
	\PWMF2:PWMUDB:MODULE_1:b_21\
	\PWMF2:PWMUDB:MODULE_1:b_20\
	\PWMF2:PWMUDB:MODULE_1:b_19\
	\PWMF2:PWMUDB:MODULE_1:b_18\
	\PWMF2:PWMUDB:MODULE_1:b_17\
	\PWMF2:PWMUDB:MODULE_1:b_16\
	\PWMF2:PWMUDB:MODULE_1:b_15\
	\PWMF2:PWMUDB:MODULE_1:b_14\
	\PWMF2:PWMUDB:MODULE_1:b_13\
	\PWMF2:PWMUDB:MODULE_1:b_12\
	\PWMF2:PWMUDB:MODULE_1:b_11\
	\PWMF2:PWMUDB:MODULE_1:b_10\
	\PWMF2:PWMUDB:MODULE_1:b_9\
	\PWMF2:PWMUDB:MODULE_1:b_8\
	\PWMF2:PWMUDB:MODULE_1:b_7\
	\PWMF2:PWMUDB:MODULE_1:b_6\
	\PWMF2:PWMUDB:MODULE_1:b_5\
	\PWMF2:PWMUDB:MODULE_1:b_4\
	\PWMF2:PWMUDB:MODULE_1:b_3\
	\PWMF2:PWMUDB:MODULE_1:b_2\
	\PWMF2:PWMUDB:MODULE_1:b_1\
	\PWMF2:PWMUDB:MODULE_1:b_0\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7024
	Net_7021
	\PWMF2:Net_113\
	\PWMF2:Net_107\
	\PWMF2:Net_114\
	\PWMF1:PWMUDB:km_run\
	\PWMF1:PWMUDB:ctrl_cmpmode2_2\
	\PWMF1:PWMUDB:ctrl_cmpmode2_1\
	\PWMF1:PWMUDB:ctrl_cmpmode2_0\
	\PWMF1:PWMUDB:ctrl_cmpmode1_2\
	\PWMF1:PWMUDB:ctrl_cmpmode1_1\
	\PWMF1:PWMUDB:ctrl_cmpmode1_0\
	\PWMF1:PWMUDB:capt_rising\
	\PWMF1:PWMUDB:capt_falling\
	\PWMF1:PWMUDB:trig_rise\
	\PWMF1:PWMUDB:trig_fall\
	\PWMF1:PWMUDB:sc_kill\
	\PWMF1:PWMUDB:min_kill\
	\PWMF1:PWMUDB:km_tc\
	\PWMF1:PWMUDB:db_tc\
	\PWMF1:PWMUDB:dith_sel\
	\PWMF1:PWMUDB:compare2\
	\PWMF1:Net_101\
	Net_7033
	Net_7034
	\PWMF1:PWMUDB:MODULE_2:b_31\
	\PWMF1:PWMUDB:MODULE_2:b_30\
	\PWMF1:PWMUDB:MODULE_2:b_29\
	\PWMF1:PWMUDB:MODULE_2:b_28\
	\PWMF1:PWMUDB:MODULE_2:b_27\
	\PWMF1:PWMUDB:MODULE_2:b_26\
	\PWMF1:PWMUDB:MODULE_2:b_25\
	\PWMF1:PWMUDB:MODULE_2:b_24\
	\PWMF1:PWMUDB:MODULE_2:b_23\
	\PWMF1:PWMUDB:MODULE_2:b_22\
	\PWMF1:PWMUDB:MODULE_2:b_21\
	\PWMF1:PWMUDB:MODULE_2:b_20\
	\PWMF1:PWMUDB:MODULE_2:b_19\
	\PWMF1:PWMUDB:MODULE_2:b_18\
	\PWMF1:PWMUDB:MODULE_2:b_17\
	\PWMF1:PWMUDB:MODULE_2:b_16\
	\PWMF1:PWMUDB:MODULE_2:b_15\
	\PWMF1:PWMUDB:MODULE_2:b_14\
	\PWMF1:PWMUDB:MODULE_2:b_13\
	\PWMF1:PWMUDB:MODULE_2:b_12\
	\PWMF1:PWMUDB:MODULE_2:b_11\
	\PWMF1:PWMUDB:MODULE_2:b_10\
	\PWMF1:PWMUDB:MODULE_2:b_9\
	\PWMF1:PWMUDB:MODULE_2:b_8\
	\PWMF1:PWMUDB:MODULE_2:b_7\
	\PWMF1:PWMUDB:MODULE_2:b_6\
	\PWMF1:PWMUDB:MODULE_2:b_5\
	\PWMF1:PWMUDB:MODULE_2:b_4\
	\PWMF1:PWMUDB:MODULE_2:b_3\
	\PWMF1:PWMUDB:MODULE_2:b_2\
	\PWMF1:PWMUDB:MODULE_2:b_1\
	\PWMF1:PWMUDB:MODULE_2:b_0\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7035
	Net_7032
	\PWMF1:Net_113\
	\PWMF1:Net_107\
	\PWMF1:Net_114\
	\PWMSF:PWMUDB:km_run\
	\PWMSF:PWMUDB:ctrl_cmpmode2_2\
	\PWMSF:PWMUDB:ctrl_cmpmode2_1\
	\PWMSF:PWMUDB:ctrl_cmpmode2_0\
	\PWMSF:PWMUDB:ctrl_cmpmode1_2\
	\PWMSF:PWMUDB:ctrl_cmpmode1_1\
	\PWMSF:PWMUDB:ctrl_cmpmode1_0\
	\PWMSF:PWMUDB:capt_rising\
	\PWMSF:PWMUDB:capt_falling\
	\PWMSF:PWMUDB:trig_rise\
	\PWMSF:PWMUDB:trig_fall\
	\PWMSF:PWMUDB:sc_kill\
	\PWMSF:PWMUDB:min_kill\
	\PWMSF:PWMUDB:km_tc\
	\PWMSF:PWMUDB:db_tc\
	\PWMSF:PWMUDB:dith_sel\
	\PWMSF:PWMUDB:compare2\
	\PWMSF:Net_101\
	Net_7044
	Net_7045
	\PWMSF:PWMUDB:MODULE_3:b_31\
	\PWMSF:PWMUDB:MODULE_3:b_30\
	\PWMSF:PWMUDB:MODULE_3:b_29\
	\PWMSF:PWMUDB:MODULE_3:b_28\
	\PWMSF:PWMUDB:MODULE_3:b_27\
	\PWMSF:PWMUDB:MODULE_3:b_26\
	\PWMSF:PWMUDB:MODULE_3:b_25\
	\PWMSF:PWMUDB:MODULE_3:b_24\
	\PWMSF:PWMUDB:MODULE_3:b_23\
	\PWMSF:PWMUDB:MODULE_3:b_22\
	\PWMSF:PWMUDB:MODULE_3:b_21\
	\PWMSF:PWMUDB:MODULE_3:b_20\
	\PWMSF:PWMUDB:MODULE_3:b_19\
	\PWMSF:PWMUDB:MODULE_3:b_18\
	\PWMSF:PWMUDB:MODULE_3:b_17\
	\PWMSF:PWMUDB:MODULE_3:b_16\
	\PWMSF:PWMUDB:MODULE_3:b_15\
	\PWMSF:PWMUDB:MODULE_3:b_14\
	\PWMSF:PWMUDB:MODULE_3:b_13\
	\PWMSF:PWMUDB:MODULE_3:b_12\
	\PWMSF:PWMUDB:MODULE_3:b_11\
	\PWMSF:PWMUDB:MODULE_3:b_10\
	\PWMSF:PWMUDB:MODULE_3:b_9\
	\PWMSF:PWMUDB:MODULE_3:b_8\
	\PWMSF:PWMUDB:MODULE_3:b_7\
	\PWMSF:PWMUDB:MODULE_3:b_6\
	\PWMSF:PWMUDB:MODULE_3:b_5\
	\PWMSF:PWMUDB:MODULE_3:b_4\
	\PWMSF:PWMUDB:MODULE_3:b_3\
	\PWMSF:PWMUDB:MODULE_3:b_2\
	\PWMSF:PWMUDB:MODULE_3:b_1\
	\PWMSF:PWMUDB:MODULE_3:b_0\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7046
	Net_7043
	\PWMSF:Net_113\
	\PWMSF:Net_107\
	\PWMSF:Net_114\
	Net_292
	Net_290
	\CounterB:Net_49\
	\CounterB:Net_82\
	\CounterB:Net_89\
	\CounterB:Net_95\
	\CounterB:Net_91\
	\CounterB:Net_102\
	\CounterB:CounterUDB:ctrl_cmod_2\
	\CounterB:CounterUDB:ctrl_cmod_1\
	\CounterB:CounterUDB:ctrl_cmod_0\
	\CounterB:CounterUDB:reload_tc\
	\PWMB2:PWMUDB:km_run\
	\PWMB2:PWMUDB:ctrl_cmpmode2_2\
	\PWMB2:PWMUDB:ctrl_cmpmode2_1\
	\PWMB2:PWMUDB:ctrl_cmpmode2_0\
	\PWMB2:PWMUDB:ctrl_cmpmode1_2\
	\PWMB2:PWMUDB:ctrl_cmpmode1_1\
	\PWMB2:PWMUDB:ctrl_cmpmode1_0\
	\PWMB2:PWMUDB:capt_rising\
	\PWMB2:PWMUDB:capt_falling\
	\PWMB2:PWMUDB:trig_rise\
	\PWMB2:PWMUDB:trig_fall\
	\PWMB2:PWMUDB:sc_kill\
	\PWMB2:PWMUDB:min_kill\
	\PWMB2:PWMUDB:km_tc\
	\PWMB2:PWMUDB:db_tc\
	\PWMB2:PWMUDB:dith_sel\
	\PWMB2:PWMUDB:compare2\
	\PWMB2:Net_101\
	Net_7055
	Net_7056
	\PWMB2:PWMUDB:MODULE_4:b_31\
	\PWMB2:PWMUDB:MODULE_4:b_30\
	\PWMB2:PWMUDB:MODULE_4:b_29\
	\PWMB2:PWMUDB:MODULE_4:b_28\
	\PWMB2:PWMUDB:MODULE_4:b_27\
	\PWMB2:PWMUDB:MODULE_4:b_26\
	\PWMB2:PWMUDB:MODULE_4:b_25\
	\PWMB2:PWMUDB:MODULE_4:b_24\
	\PWMB2:PWMUDB:MODULE_4:b_23\
	\PWMB2:PWMUDB:MODULE_4:b_22\
	\PWMB2:PWMUDB:MODULE_4:b_21\
	\PWMB2:PWMUDB:MODULE_4:b_20\
	\PWMB2:PWMUDB:MODULE_4:b_19\
	\PWMB2:PWMUDB:MODULE_4:b_18\
	\PWMB2:PWMUDB:MODULE_4:b_17\
	\PWMB2:PWMUDB:MODULE_4:b_16\
	\PWMB2:PWMUDB:MODULE_4:b_15\
	\PWMB2:PWMUDB:MODULE_4:b_14\
	\PWMB2:PWMUDB:MODULE_4:b_13\
	\PWMB2:PWMUDB:MODULE_4:b_12\
	\PWMB2:PWMUDB:MODULE_4:b_11\
	\PWMB2:PWMUDB:MODULE_4:b_10\
	\PWMB2:PWMUDB:MODULE_4:b_9\
	\PWMB2:PWMUDB:MODULE_4:b_8\
	\PWMB2:PWMUDB:MODULE_4:b_7\
	\PWMB2:PWMUDB:MODULE_4:b_6\
	\PWMB2:PWMUDB:MODULE_4:b_5\
	\PWMB2:PWMUDB:MODULE_4:b_4\
	\PWMB2:PWMUDB:MODULE_4:b_3\
	\PWMB2:PWMUDB:MODULE_4:b_2\
	\PWMB2:PWMUDB:MODULE_4:b_1\
	\PWMB2:PWMUDB:MODULE_4:b_0\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7057
	Net_7054
	\PWMB2:Net_113\
	\PWMB2:Net_107\
	\PWMB2:Net_114\
	\PWMB1:PWMUDB:km_run\
	\PWMB1:PWMUDB:ctrl_cmpmode2_2\
	\PWMB1:PWMUDB:ctrl_cmpmode2_1\
	\PWMB1:PWMUDB:ctrl_cmpmode2_0\
	\PWMB1:PWMUDB:ctrl_cmpmode1_2\
	\PWMB1:PWMUDB:ctrl_cmpmode1_1\
	\PWMB1:PWMUDB:ctrl_cmpmode1_0\
	\PWMB1:PWMUDB:capt_rising\
	\PWMB1:PWMUDB:capt_falling\
	\PWMB1:PWMUDB:trig_rise\
	\PWMB1:PWMUDB:trig_fall\
	\PWMB1:PWMUDB:sc_kill\
	\PWMB1:PWMUDB:min_kill\
	\PWMB1:PWMUDB:km_tc\
	\PWMB1:PWMUDB:db_tc\
	\PWMB1:PWMUDB:dith_sel\
	\PWMB1:PWMUDB:compare2\
	\PWMB1:Net_101\
	Net_7066
	Net_7067
	\PWMB1:PWMUDB:MODULE_5:b_31\
	\PWMB1:PWMUDB:MODULE_5:b_30\
	\PWMB1:PWMUDB:MODULE_5:b_29\
	\PWMB1:PWMUDB:MODULE_5:b_28\
	\PWMB1:PWMUDB:MODULE_5:b_27\
	\PWMB1:PWMUDB:MODULE_5:b_26\
	\PWMB1:PWMUDB:MODULE_5:b_25\
	\PWMB1:PWMUDB:MODULE_5:b_24\
	\PWMB1:PWMUDB:MODULE_5:b_23\
	\PWMB1:PWMUDB:MODULE_5:b_22\
	\PWMB1:PWMUDB:MODULE_5:b_21\
	\PWMB1:PWMUDB:MODULE_5:b_20\
	\PWMB1:PWMUDB:MODULE_5:b_19\
	\PWMB1:PWMUDB:MODULE_5:b_18\
	\PWMB1:PWMUDB:MODULE_5:b_17\
	\PWMB1:PWMUDB:MODULE_5:b_16\
	\PWMB1:PWMUDB:MODULE_5:b_15\
	\PWMB1:PWMUDB:MODULE_5:b_14\
	\PWMB1:PWMUDB:MODULE_5:b_13\
	\PWMB1:PWMUDB:MODULE_5:b_12\
	\PWMB1:PWMUDB:MODULE_5:b_11\
	\PWMB1:PWMUDB:MODULE_5:b_10\
	\PWMB1:PWMUDB:MODULE_5:b_9\
	\PWMB1:PWMUDB:MODULE_5:b_8\
	\PWMB1:PWMUDB:MODULE_5:b_7\
	\PWMB1:PWMUDB:MODULE_5:b_6\
	\PWMB1:PWMUDB:MODULE_5:b_5\
	\PWMB1:PWMUDB:MODULE_5:b_4\
	\PWMB1:PWMUDB:MODULE_5:b_3\
	\PWMB1:PWMUDB:MODULE_5:b_2\
	\PWMB1:PWMUDB:MODULE_5:b_1\
	\PWMB1:PWMUDB:MODULE_5:b_0\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7068
	Net_7065
	\PWMB1:Net_113\
	\PWMB1:Net_107\
	\PWMB1:Net_114\
	\PWMSB:PWMUDB:km_run\
	\PWMSB:PWMUDB:ctrl_cmpmode2_2\
	\PWMSB:PWMUDB:ctrl_cmpmode2_1\
	\PWMSB:PWMUDB:ctrl_cmpmode2_0\
	\PWMSB:PWMUDB:ctrl_cmpmode1_2\
	\PWMSB:PWMUDB:ctrl_cmpmode1_1\
	\PWMSB:PWMUDB:ctrl_cmpmode1_0\
	\PWMSB:PWMUDB:capt_rising\
	\PWMSB:PWMUDB:capt_falling\
	\PWMSB:PWMUDB:trig_rise\
	\PWMSB:PWMUDB:trig_fall\
	\PWMSB:PWMUDB:sc_kill\
	\PWMSB:PWMUDB:min_kill\
	\PWMSB:PWMUDB:km_tc\
	\PWMSB:PWMUDB:db_tc\
	\PWMSB:PWMUDB:dith_sel\
	\PWMSB:PWMUDB:compare2\
	\PWMSB:Net_101\
	Net_7077
	Net_7078
	\PWMSB:PWMUDB:MODULE_6:b_31\
	\PWMSB:PWMUDB:MODULE_6:b_30\
	\PWMSB:PWMUDB:MODULE_6:b_29\
	\PWMSB:PWMUDB:MODULE_6:b_28\
	\PWMSB:PWMUDB:MODULE_6:b_27\
	\PWMSB:PWMUDB:MODULE_6:b_26\
	\PWMSB:PWMUDB:MODULE_6:b_25\
	\PWMSB:PWMUDB:MODULE_6:b_24\
	\PWMSB:PWMUDB:MODULE_6:b_23\
	\PWMSB:PWMUDB:MODULE_6:b_22\
	\PWMSB:PWMUDB:MODULE_6:b_21\
	\PWMSB:PWMUDB:MODULE_6:b_20\
	\PWMSB:PWMUDB:MODULE_6:b_19\
	\PWMSB:PWMUDB:MODULE_6:b_18\
	\PWMSB:PWMUDB:MODULE_6:b_17\
	\PWMSB:PWMUDB:MODULE_6:b_16\
	\PWMSB:PWMUDB:MODULE_6:b_15\
	\PWMSB:PWMUDB:MODULE_6:b_14\
	\PWMSB:PWMUDB:MODULE_6:b_13\
	\PWMSB:PWMUDB:MODULE_6:b_12\
	\PWMSB:PWMUDB:MODULE_6:b_11\
	\PWMSB:PWMUDB:MODULE_6:b_10\
	\PWMSB:PWMUDB:MODULE_6:b_9\
	\PWMSB:PWMUDB:MODULE_6:b_8\
	\PWMSB:PWMUDB:MODULE_6:b_7\
	\PWMSB:PWMUDB:MODULE_6:b_6\
	\PWMSB:PWMUDB:MODULE_6:b_5\
	\PWMSB:PWMUDB:MODULE_6:b_4\
	\PWMSB:PWMUDB:MODULE_6:b_3\
	\PWMSB:PWMUDB:MODULE_6:b_2\
	\PWMSB:PWMUDB:MODULE_6:b_1\
	\PWMSB:PWMUDB:MODULE_6:b_0\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7079
	Net_7076
	\PWMSB:Net_113\
	\PWMSB:Net_107\
	\PWMSB:Net_114\

    Synthesized names
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 828 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_Slave:Net_145\ to \I2C_Slave:Net_190\
Aliasing tmpOE__Pin_1_net_1 to \I2C_Slave:Net_190\
Aliasing tmpOE__Pin_1_net_0 to \I2C_Slave:Net_190\
Aliasing zero to \I2C_Slave:Net_128\
Aliasing one to \I2C_Slave:Net_190\
Aliasing tmpOE__PS2_Data_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__PS2_Clock_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__stepF_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__Dir_stepF_net_0 to \I2C_Slave:Net_190\
Aliasing \CounterF:CounterUDB:ctrl_capmode_1\ to \I2C_Slave:Net_128\
Aliasing \CounterF:CounterUDB:ctrl_capmode_0\ to \I2C_Slave:Net_128\
Aliasing \CounterF:CounterUDB:capt_rising\ to \I2C_Slave:Net_128\
Aliasing \CounterF:CounterUDB:reload\ to \I2C_Slave:Net_128\
Aliasing Net_440 to \I2C_Slave:Net_128\
Aliasing \CounterF:CounterUDB:underflow\ to \CounterF:CounterUDB:status_1\
Aliasing \PWMF2:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_544 to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:min_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMF2:PWMUDB:dith_count_1\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:dith_count_0\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:cmp1_status_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:cmp2_status_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:final_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:cs_addr_0\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing \PWMF1:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_27 to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:min_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMF1:PWMUDB:dith_count_1\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:dith_count_0\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:cmp1_status_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:cmp2_status_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:final_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:cs_addr_0\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing \PWMSF:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_39 to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:min_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMSF:PWMUDB:dith_count_1\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:dith_count_0\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:cmp1_status_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:cmp2_status_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:final_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:cs_addr_0\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing tmpOE__SpeedForW_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__MicroF_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__stepB_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__Dir_stepB_net_0 to \I2C_Slave:Net_190\
Aliasing \CounterB:CounterUDB:ctrl_capmode_1\ to \I2C_Slave:Net_128\
Aliasing \CounterB:CounterUDB:ctrl_capmode_0\ to \I2C_Slave:Net_128\
Aliasing \CounterB:CounterUDB:capt_rising\ to \I2C_Slave:Net_128\
Aliasing \CounterB:CounterUDB:reload\ to \I2C_Slave:Net_128\
Aliasing Net_840 to \I2C_Slave:Net_128\
Aliasing \CounterB:CounterUDB:underflow\ to \CounterB:CounterUDB:status_1\
Aliasing \PWMB2:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_850 to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:min_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMB2:PWMUDB:dith_count_1\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:dith_count_0\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:cmp1_status_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:cmp2_status_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:final_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:cs_addr_0\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing \PWMB1:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_308 to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:min_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMB1:PWMUDB:dith_count_1\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:dith_count_0\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:cmp1_status_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:cmp2_status_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:final_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:cs_addr_0\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing \PWMSB:PWMUDB:hwCapture\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:trig_out\ to \I2C_Slave:Net_190\
Aliasing Net_320 to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:runmode_enable\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:min_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:min_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:final_kill\ to \I2C_Slave:Net_190\
Aliasing \PWMSB:PWMUDB:dith_count_1\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:dith_count_1\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:dith_count_0\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:dith_count_0\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:status_6\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:status_4\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:cmp2\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:cmp1_status_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:cmp1_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:cmp2_status_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:cmp2_status_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:final_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:final_kill_reg\\S\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:cs_addr_0\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:pwm1_i\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:pwm2_i\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_23\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_22\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_21\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_20\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_19\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_18\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_17\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_16\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_15\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_14\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_13\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_12\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_11\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_10\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_9\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_8\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_7\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_6\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_5\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_4\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_3\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_2\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_Slave:Net_190\
Aliasing tmpOE__SpeedBackW_net_0 to \I2C_Slave:Net_190\
Aliasing tmpOE__MicroB_net_0 to \I2C_Slave:Net_190\
Aliasing \CounterF:CounterUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \CounterF:CounterUDB:cmp_out_reg_i\\D\ to \CounterF:CounterUDB:prevCompare\\D\
Aliasing \PWMF2:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMF2:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMF2:PWMUDB:prevCompare1\\D\ to \PWMF2:PWMUDB:pwm_temp\
Aliasing \PWMF2:PWMUDB:tc_i_reg\\D\ to \PWMF2:PWMUDB:status_2\
Aliasing \PWMF1:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMF1:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMF1:PWMUDB:prevCompare1\\D\ to \PWMF1:PWMUDB:pwm_temp\
Aliasing \PWMF1:PWMUDB:tc_i_reg\\D\ to \PWMF1:PWMUDB:status_2\
Aliasing \PWMSF:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMSF:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMSF:PWMUDB:prevCompare1\\D\ to \PWMSF:PWMUDB:pwm_temp\
Aliasing \PWMSF:PWMUDB:tc_i_reg\\D\ to \PWMSF:PWMUDB:status_2\
Aliasing \CounterB:CounterUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \CounterB:CounterUDB:cmp_out_reg_i\\D\ to \CounterB:CounterUDB:prevCompare\\D\
Aliasing \PWMB2:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMB2:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMB2:PWMUDB:prevCompare1\\D\ to \PWMB2:PWMUDB:pwm_temp\
Aliasing \PWMB2:PWMUDB:tc_i_reg\\D\ to \PWMB2:PWMUDB:status_2\
Aliasing \PWMB1:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMB1:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMB1:PWMUDB:prevCompare1\\D\ to \PWMB1:PWMUDB:pwm_temp\
Aliasing \PWMB1:PWMUDB:tc_i_reg\\D\ to \PWMB1:PWMUDB:status_2\
Aliasing \PWMSB:PWMUDB:min_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMSB:PWMUDB:prevCapture\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:trig_last\\D\ to \I2C_Slave:Net_128\
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\D\ to \I2C_Slave:Net_190\
Aliasing \PWMSB:PWMUDB:prevCompare1\\D\ to \PWMSB:PWMUDB:pwm_temp\
Aliasing \PWMSB:PWMUDB:tc_i_reg\\D\ to \PWMSB:PWMUDB:status_2\
Removing Rhs of wire \I2C_Slave:tmpOE__cy_bufoe_1_net_0\[8] = \I2C_Slave:Net_190\[10]
Removing Lhs of wire \I2C_Slave:tmpOE__cy_bufoe_2_net_0\[12] = \I2C_Slave:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire \I2C_Slave:Net_145\[14] = \I2C_Slave:tmpOE__cy_bufoe_1_net_0\[8]
Removing Rhs of wire tmpOE__Pin_1_net_1[17] = \I2C_Slave:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire tmpOE__Pin_1_net_0[18] = tmpOE__Pin_1_net_1[17]
Removing Rhs of wire zero[19] = \I2C_Slave:Net_128\[1]
Removing Lhs of wire one[23] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__PS2_Data_net_0[26] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__PS2_Clock_net_0[32] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__stepF_net_0[41] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__Dir_stepF_net_0[50] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_capmode_1\[69] = zero[19]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_capmode_0\[70] = zero[19]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_enable\[82] = \CounterF:CounterUDB:control_7\[74]
Removing Lhs of wire \CounterF:CounterUDB:capt_rising\[84] = zero[19]
Removing Lhs of wire \CounterF:CounterUDB:capt_falling\[85] = \CounterF:CounterUDB:prevCapture\[83]
Removing Lhs of wire \CounterF:CounterUDB:reload\[88] = zero[19]
Removing Lhs of wire \CounterF:CounterUDB:final_enable\[89] = \CounterF:CounterUDB:control_7\[74]
Removing Lhs of wire \CounterF:CounterUDB:counter_enable\[90] = \CounterF:CounterUDB:control_7\[74]
Removing Rhs of wire \CounterF:CounterUDB:status_0\[91] = \CounterF:CounterUDB:cmp_out_status\[92]
Removing Rhs of wire \CounterF:CounterUDB:status_1\[93] = \CounterF:CounterUDB:per_zero\[94]
Removing Rhs of wire \CounterF:CounterUDB:status_2\[95] = \CounterF:CounterUDB:overflow_status\[96]
Removing Rhs of wire \CounterF:CounterUDB:status_3\[97] = \CounterF:CounterUDB:underflow_status\[98]
Removing Lhs of wire \CounterF:CounterUDB:status_4\[99] = \CounterF:CounterUDB:hwCapture\[87]
Removing Rhs of wire \CounterF:CounterUDB:status_5\[100] = \CounterF:CounterUDB:fifo_full\[101]
Removing Rhs of wire \CounterF:CounterUDB:status_6\[102] = \CounterF:CounterUDB:fifo_nempty\[103]
Removing Lhs of wire Net_440[105] = zero[19]
Removing Rhs of wire \CounterF:CounterUDB:overflow\[106] = \CounterF:CounterUDB:per_FF\[107]
Removing Lhs of wire \CounterF:CounterUDB:underflow\[108] = \CounterF:CounterUDB:status_1\[93]
Removing Rhs of wire \CounterF:CounterUDB:cmp_out_i\[113] = \CounterF:CounterUDB:cmp_equal\[114]
Removing Rhs of wire Net_10[117] = \CounterF:CounterUDB:cmp_out_reg_i\[116]
Removing Rhs of wire Net_7097[119] = \PWMF1:Net_96\[614]
Removing Rhs of wire Net_7097[119] = \PWMF1:PWMUDB:pwm_i_reg\[606]
Removing Rhs of wire Net_7095[121] = \PWMF2:Net_96\[282]
Removing Rhs of wire Net_7095[121] = \PWMF2:PWMUDB:pwm_i_reg\[274]
Removing Lhs of wire \CounterF:CounterUDB:dp_dir\[125] = \CounterF:CounterUDB:upcnt_det\[122]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_2\[127] = \CounterF:CounterUDB:upcnt_det\[122]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_1\[128] = \CounterF:CounterUDB:count_enable\[124]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_0\[129] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:ctrl_enable\[171] = \PWMF2:PWMUDB:control_7\[163]
Removing Lhs of wire \PWMF2:PWMUDB:hwCapture\[181] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:hwEnable\[182] = \PWMF2:PWMUDB:control_7\[163]
Removing Lhs of wire \PWMF2:PWMUDB:trig_out\[186] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\R\[188] = zero[19]
Removing Lhs of wire Net_544[189] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\S\[190] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:final_enable\[191] = \PWMF2:PWMUDB:runmode_enable\[187]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\R\[195] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\S\[196] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\R\[197] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\S\[198] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill\[201] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF2:PWMUDB:add_vi_vv_MODGEN_1_1\[205] = \PWMF2:PWMUDB:MODULE_1:g2:a0:s_1\[444]
Removing Lhs of wire \PWMF2:PWMUDB:add_vi_vv_MODGEN_1_0\[207] = \PWMF2:PWMUDB:MODULE_1:g2:a0:s_0\[445]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_1\\R\[208] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_1\\S\[209] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_0\\R\[210] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_0\\S\[211] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:status_6\[214] = zero[19]
Removing Rhs of wire \PWMF2:PWMUDB:status_5\[215] = \PWMF2:PWMUDB:final_kill_reg\[229]
Removing Lhs of wire \PWMF2:PWMUDB:status_4\[216] = zero[19]
Removing Rhs of wire \PWMF2:PWMUDB:status_3\[217] = \PWMF2:PWMUDB:fifo_full\[236]
Removing Rhs of wire \PWMF2:PWMUDB:status_1\[219] = \PWMF2:PWMUDB:cmp2_status_reg\[228]
Removing Rhs of wire \PWMF2:PWMUDB:status_0\[220] = \PWMF2:PWMUDB:cmp1_status_reg\[227]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status\[225] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2\[226] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\R\[230] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\S\[231] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\R\[232] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\S\[233] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\R\[234] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\S\[235] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_2\[237] = \PWMF2:PWMUDB:tc_i\[193]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_1\[238] = \PWMF2:PWMUDB:runmode_enable\[187]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_0\[239] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:compare1\[272] = \PWMF2:PWMUDB:cmp1_less\[243]
Removing Lhs of wire \PWMF2:PWMUDB:pwm1_i\[277] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:pwm2_i\[279] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:pwm_temp\[285] = \PWMF2:PWMUDB:cmp1\[223]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_23\[326] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_22\[327] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_21\[328] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_20\[329] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_19\[330] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_18\[331] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_17\[332] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_16\[333] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_15\[334] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_14\[335] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_13\[336] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_12\[337] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_11\[338] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_10\[339] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_9\[340] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_8\[341] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_7\[342] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_6\[343] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_5\[344] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_4\[345] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_3\[346] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_2\[347] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_1\[348] = \PWMF2:PWMUDB:MODIN1_1\[349]
Removing Lhs of wire \PWMF2:PWMUDB:MODIN1_1\[349] = \PWMF2:PWMUDB:dith_count_1\[204]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:a_0\[350] = \PWMF2:PWMUDB:MODIN1_0\[351]
Removing Lhs of wire \PWMF2:PWMUDB:MODIN1_0\[351] = \PWMF2:PWMUDB:dith_count_0\[206]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[483] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[484] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:ctrl_enable\[503] = \PWMF1:PWMUDB:control_7\[495]
Removing Lhs of wire \PWMF1:PWMUDB:hwCapture\[513] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:hwEnable\[514] = \PWMF1:PWMUDB:control_7\[495]
Removing Lhs of wire \PWMF1:PWMUDB:trig_out\[518] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\R\[520] = zero[19]
Removing Lhs of wire Net_27[521] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\S\[522] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:final_enable\[523] = \PWMF1:PWMUDB:runmode_enable\[519]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\R\[527] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\S\[528] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\R\[529] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\S\[530] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill\[533] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:add_vi_vv_MODGEN_2_1\[537] = \PWMF1:PWMUDB:MODULE_2:g2:a0:s_1\[776]
Removing Lhs of wire \PWMF1:PWMUDB:add_vi_vv_MODGEN_2_0\[539] = \PWMF1:PWMUDB:MODULE_2:g2:a0:s_0\[777]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_1\\R\[540] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_1\\S\[541] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_0\\R\[542] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_0\\S\[543] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:status_6\[546] = zero[19]
Removing Rhs of wire \PWMF1:PWMUDB:status_5\[547] = \PWMF1:PWMUDB:final_kill_reg\[561]
Removing Lhs of wire \PWMF1:PWMUDB:status_4\[548] = zero[19]
Removing Rhs of wire \PWMF1:PWMUDB:status_3\[549] = \PWMF1:PWMUDB:fifo_full\[568]
Removing Rhs of wire \PWMF1:PWMUDB:status_1\[551] = \PWMF1:PWMUDB:cmp2_status_reg\[560]
Removing Rhs of wire \PWMF1:PWMUDB:status_0\[552] = \PWMF1:PWMUDB:cmp1_status_reg\[559]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status\[557] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2\[558] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\R\[562] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\S\[563] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\R\[564] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\S\[565] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\R\[566] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\S\[567] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_2\[569] = \PWMF1:PWMUDB:tc_i\[525]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_1\[570] = \PWMF1:PWMUDB:runmode_enable\[519]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_0\[571] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:compare1\[604] = \PWMF1:PWMUDB:cmp1_less\[575]
Removing Lhs of wire \PWMF1:PWMUDB:pwm1_i\[609] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:pwm2_i\[611] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:pwm_temp\[617] = \PWMF1:PWMUDB:cmp1\[555]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_23\[658] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_22\[659] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_21\[660] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_20\[661] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_19\[662] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_18\[663] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_17\[664] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_16\[665] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_15\[666] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_14\[667] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_13\[668] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_12\[669] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_11\[670] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_10\[671] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_9\[672] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_8\[673] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_7\[674] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_6\[675] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_5\[676] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_4\[677] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_3\[678] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_2\[679] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_1\[680] = \PWMF1:PWMUDB:MODIN2_1\[681]
Removing Lhs of wire \PWMF1:PWMUDB:MODIN2_1\[681] = \PWMF1:PWMUDB:dith_count_1\[536]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:a_0\[682] = \PWMF1:PWMUDB:MODIN2_0\[683]
Removing Lhs of wire \PWMF1:PWMUDB:MODIN2_0\[683] = \PWMF1:PWMUDB:dith_count_0\[538]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[815] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[816] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:ctrl_enable\[836] = \PWMSF:PWMUDB:control_7\[828]
Removing Lhs of wire \PWMSF:PWMUDB:hwCapture\[846] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:hwEnable\[847] = \PWMSF:PWMUDB:control_7\[828]
Removing Lhs of wire \PWMSF:PWMUDB:trig_out\[851] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\R\[853] = zero[19]
Removing Lhs of wire Net_39[854] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\S\[855] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:final_enable\[856] = \PWMSF:PWMUDB:runmode_enable\[852]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\R\[860] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\S\[861] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\R\[862] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\S\[863] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill\[866] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_1\[870] = \PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\[1109]
Removing Lhs of wire \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_0\[872] = \PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\[1110]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_1\\R\[873] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_1\\S\[874] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_0\\R\[875] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_0\\S\[876] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:status_6\[879] = zero[19]
Removing Rhs of wire \PWMSF:PWMUDB:status_5\[880] = \PWMSF:PWMUDB:final_kill_reg\[894]
Removing Lhs of wire \PWMSF:PWMUDB:status_4\[881] = zero[19]
Removing Rhs of wire \PWMSF:PWMUDB:status_3\[882] = \PWMSF:PWMUDB:fifo_full\[901]
Removing Rhs of wire \PWMSF:PWMUDB:status_1\[884] = \PWMSF:PWMUDB:cmp2_status_reg\[893]
Removing Rhs of wire \PWMSF:PWMUDB:status_0\[885] = \PWMSF:PWMUDB:cmp1_status_reg\[892]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status\[890] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2\[891] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\R\[895] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\S\[896] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\R\[897] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\S\[898] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\R\[899] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\S\[900] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_2\[902] = \PWMSF:PWMUDB:tc_i\[858]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_1\[903] = \PWMSF:PWMUDB:runmode_enable\[852]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_0\[904] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:compare1\[937] = \PWMSF:PWMUDB:cmp1_less\[908]
Removing Lhs of wire \PWMSF:PWMUDB:pwm1_i\[942] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:pwm2_i\[944] = zero[19]
Removing Rhs of wire \PWMSF:Net_96\[947] = \PWMSF:PWMUDB:pwm_i_reg\[939]
Removing Lhs of wire \PWMSF:PWMUDB:pwm_temp\[950] = \PWMSF:PWMUDB:cmp1\[888]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_23\[991] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_22\[992] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_21\[993] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_20\[994] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_19\[995] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_18\[996] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_17\[997] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_16\[998] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_15\[999] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_14\[1000] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_13\[1001] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_12\[1002] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_11\[1003] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_10\[1004] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_9\[1005] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_8\[1006] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_7\[1007] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_6\[1008] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_5\[1009] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_4\[1010] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_3\[1011] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_2\[1012] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_1\[1013] = \PWMSF:PWMUDB:MODIN3_1\[1014]
Removing Lhs of wire \PWMSF:PWMUDB:MODIN3_1\[1014] = \PWMSF:PWMUDB:dith_count_1\[869]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_0\[1015] = \PWMSF:PWMUDB:MODIN3_0\[1016]
Removing Lhs of wire \PWMSF:PWMUDB:MODIN3_0\[1016] = \PWMSF:PWMUDB:dith_count_0\[871]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1148] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1149] = tmpOE__Pin_1_net_1[17]
Removing Rhs of wire Net_1177[1150] = \PWMSF:Net_96\[947]
Removing Lhs of wire tmpOE__SpeedForW_net_0[1158] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__MicroF_net_0[1164] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__stepB_net_0[1173] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__Dir_stepB_net_0[1182] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_capmode_1\[1201] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_capmode_0\[1202] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_enable\[1214] = \CounterB:CounterUDB:control_7\[1206]
Removing Lhs of wire \CounterB:CounterUDB:capt_rising\[1216] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:capt_falling\[1217] = \CounterB:CounterUDB:prevCapture\[1215]
Removing Lhs of wire \CounterB:CounterUDB:reload\[1220] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:final_enable\[1221] = \CounterB:CounterUDB:control_7\[1206]
Removing Lhs of wire \CounterB:CounterUDB:counter_enable\[1222] = \CounterB:CounterUDB:control_7\[1206]
Removing Rhs of wire \CounterB:CounterUDB:status_0\[1223] = \CounterB:CounterUDB:cmp_out_status\[1224]
Removing Rhs of wire \CounterB:CounterUDB:status_1\[1225] = \CounterB:CounterUDB:per_zero\[1226]
Removing Rhs of wire \CounterB:CounterUDB:status_2\[1227] = \CounterB:CounterUDB:overflow_status\[1228]
Removing Rhs of wire \CounterB:CounterUDB:status_3\[1229] = \CounterB:CounterUDB:underflow_status\[1230]
Removing Lhs of wire \CounterB:CounterUDB:status_4\[1231] = \CounterB:CounterUDB:hwCapture\[1219]
Removing Rhs of wire \CounterB:CounterUDB:status_5\[1232] = \CounterB:CounterUDB:fifo_full\[1233]
Removing Rhs of wire \CounterB:CounterUDB:status_6\[1234] = \CounterB:CounterUDB:fifo_nempty\[1235]
Removing Lhs of wire Net_840[1237] = zero[19]
Removing Rhs of wire \CounterB:CounterUDB:overflow\[1238] = \CounterB:CounterUDB:per_FF\[1239]
Removing Lhs of wire \CounterB:CounterUDB:underflow\[1240] = \CounterB:CounterUDB:status_1\[1225]
Removing Rhs of wire \CounterB:CounterUDB:cmp_out_i\[1245] = \CounterB:CounterUDB:cmp_equal\[1246]
Removing Rhs of wire Net_291[1249] = \CounterB:CounterUDB:cmp_out_reg_i\[1248]
Removing Rhs of wire Net_846[1251] = \PWMB1:Net_96\[1746]
Removing Rhs of wire Net_846[1251] = \PWMB1:PWMUDB:pwm_i_reg\[1738]
Removing Rhs of wire Net_847[1253] = \PWMB2:Net_96\[1414]
Removing Rhs of wire Net_847[1253] = \PWMB2:PWMUDB:pwm_i_reg\[1406]
Removing Lhs of wire \CounterB:CounterUDB:dp_dir\[1257] = \CounterB:CounterUDB:upcnt_det\[1254]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_2\[1259] = \CounterB:CounterUDB:upcnt_det\[1254]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_1\[1260] = \CounterB:CounterUDB:count_enable\[1256]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_0\[1261] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:ctrl_enable\[1303] = \PWMB2:PWMUDB:control_7\[1295]
Removing Lhs of wire \PWMB2:PWMUDB:hwCapture\[1313] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:hwEnable\[1314] = \PWMB2:PWMUDB:control_7\[1295]
Removing Lhs of wire \PWMB2:PWMUDB:trig_out\[1318] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\R\[1320] = zero[19]
Removing Lhs of wire Net_850[1321] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\S\[1322] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:final_enable\[1323] = \PWMB2:PWMUDB:runmode_enable\[1319]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\R\[1327] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\S\[1328] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\R\[1329] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\S\[1330] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill\[1333] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_1\[1337] = \PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\[1576]
Removing Lhs of wire \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_0\[1339] = \PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\[1577]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_1\\R\[1340] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_1\\S\[1341] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_0\\R\[1342] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_0\\S\[1343] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:status_6\[1346] = zero[19]
Removing Rhs of wire \PWMB2:PWMUDB:status_5\[1347] = \PWMB2:PWMUDB:final_kill_reg\[1361]
Removing Lhs of wire \PWMB2:PWMUDB:status_4\[1348] = zero[19]
Removing Rhs of wire \PWMB2:PWMUDB:status_3\[1349] = \PWMB2:PWMUDB:fifo_full\[1368]
Removing Rhs of wire \PWMB2:PWMUDB:status_1\[1351] = \PWMB2:PWMUDB:cmp2_status_reg\[1360]
Removing Rhs of wire \PWMB2:PWMUDB:status_0\[1352] = \PWMB2:PWMUDB:cmp1_status_reg\[1359]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status\[1357] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2\[1358] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\R\[1362] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\S\[1363] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\R\[1364] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\S\[1365] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\R\[1366] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\S\[1367] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_2\[1369] = \PWMB2:PWMUDB:tc_i\[1325]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_1\[1370] = \PWMB2:PWMUDB:runmode_enable\[1319]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_0\[1371] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:compare1\[1404] = \PWMB2:PWMUDB:cmp1_less\[1375]
Removing Lhs of wire \PWMB2:PWMUDB:pwm1_i\[1409] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:pwm2_i\[1411] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:pwm_temp\[1417] = \PWMB2:PWMUDB:cmp1\[1355]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_23\[1458] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_22\[1459] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_21\[1460] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_20\[1461] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_19\[1462] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_18\[1463] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_17\[1464] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_16\[1465] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_15\[1466] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_14\[1467] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_13\[1468] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_12\[1469] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_11\[1470] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_10\[1471] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_9\[1472] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_8\[1473] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_7\[1474] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_6\[1475] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_5\[1476] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_4\[1477] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_3\[1478] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_2\[1479] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_1\[1480] = \PWMB2:PWMUDB:MODIN4_1\[1481]
Removing Lhs of wire \PWMB2:PWMUDB:MODIN4_1\[1481] = \PWMB2:PWMUDB:dith_count_1\[1336]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_0\[1482] = \PWMB2:PWMUDB:MODIN4_0\[1483]
Removing Lhs of wire \PWMB2:PWMUDB:MODIN4_0\[1483] = \PWMB2:PWMUDB:dith_count_0\[1338]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1615] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1616] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:ctrl_enable\[1635] = \PWMB1:PWMUDB:control_7\[1627]
Removing Lhs of wire \PWMB1:PWMUDB:hwCapture\[1645] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:hwEnable\[1646] = \PWMB1:PWMUDB:control_7\[1627]
Removing Lhs of wire \PWMB1:PWMUDB:trig_out\[1650] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\R\[1652] = zero[19]
Removing Lhs of wire Net_308[1653] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\S\[1654] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:final_enable\[1655] = \PWMB1:PWMUDB:runmode_enable\[1651]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\R\[1659] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\S\[1660] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\R\[1661] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\S\[1662] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill\[1665] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_1\[1669] = \PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\[1908]
Removing Lhs of wire \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_0\[1671] = \PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\[1909]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_1\\R\[1672] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_1\\S\[1673] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_0\\R\[1674] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_0\\S\[1675] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:status_6\[1678] = zero[19]
Removing Rhs of wire \PWMB1:PWMUDB:status_5\[1679] = \PWMB1:PWMUDB:final_kill_reg\[1693]
Removing Lhs of wire \PWMB1:PWMUDB:status_4\[1680] = zero[19]
Removing Rhs of wire \PWMB1:PWMUDB:status_3\[1681] = \PWMB1:PWMUDB:fifo_full\[1700]
Removing Rhs of wire \PWMB1:PWMUDB:status_1\[1683] = \PWMB1:PWMUDB:cmp2_status_reg\[1692]
Removing Rhs of wire \PWMB1:PWMUDB:status_0\[1684] = \PWMB1:PWMUDB:cmp1_status_reg\[1691]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status\[1689] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2\[1690] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\R\[1694] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\S\[1695] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\R\[1696] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\S\[1697] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\R\[1698] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\S\[1699] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_2\[1701] = \PWMB1:PWMUDB:tc_i\[1657]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_1\[1702] = \PWMB1:PWMUDB:runmode_enable\[1651]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_0\[1703] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:compare1\[1736] = \PWMB1:PWMUDB:cmp1_less\[1707]
Removing Lhs of wire \PWMB1:PWMUDB:pwm1_i\[1741] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:pwm2_i\[1743] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:pwm_temp\[1749] = \PWMB1:PWMUDB:cmp1\[1687]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_23\[1790] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_22\[1791] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_21\[1792] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_20\[1793] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_19\[1794] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_18\[1795] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_17\[1796] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_16\[1797] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_15\[1798] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_14\[1799] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_13\[1800] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_12\[1801] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_11\[1802] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_10\[1803] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_9\[1804] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_8\[1805] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_7\[1806] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_6\[1807] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_5\[1808] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_4\[1809] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_3\[1810] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_2\[1811] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_1\[1812] = \PWMB1:PWMUDB:MODIN5_1\[1813]
Removing Lhs of wire \PWMB1:PWMUDB:MODIN5_1\[1813] = \PWMB1:PWMUDB:dith_count_1\[1668]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_0\[1814] = \PWMB1:PWMUDB:MODIN5_0\[1815]
Removing Lhs of wire \PWMB1:PWMUDB:MODIN5_0\[1815] = \PWMB1:PWMUDB:dith_count_0\[1670]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1947] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1948] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:ctrl_enable\[1968] = \PWMSB:PWMUDB:control_7\[1960]
Removing Lhs of wire \PWMSB:PWMUDB:hwCapture\[1978] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:hwEnable\[1979] = \PWMSB:PWMUDB:control_7\[1960]
Removing Lhs of wire \PWMSB:PWMUDB:trig_out\[1983] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\R\[1985] = zero[19]
Removing Lhs of wire Net_320[1986] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\S\[1987] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:final_enable\[1988] = \PWMSB:PWMUDB:runmode_enable\[1984]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\R\[1992] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\S\[1993] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\R\[1994] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\S\[1995] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill\[1998] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_1\[2002] = \PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\[2241]
Removing Lhs of wire \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_0\[2004] = \PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\[2242]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_1\\R\[2005] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_1\\S\[2006] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_0\\R\[2007] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_0\\S\[2008] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:status_6\[2011] = zero[19]
Removing Rhs of wire \PWMSB:PWMUDB:status_5\[2012] = \PWMSB:PWMUDB:final_kill_reg\[2026]
Removing Lhs of wire \PWMSB:PWMUDB:status_4\[2013] = zero[19]
Removing Rhs of wire \PWMSB:PWMUDB:status_3\[2014] = \PWMSB:PWMUDB:fifo_full\[2033]
Removing Rhs of wire \PWMSB:PWMUDB:status_1\[2016] = \PWMSB:PWMUDB:cmp2_status_reg\[2025]
Removing Rhs of wire \PWMSB:PWMUDB:status_0\[2017] = \PWMSB:PWMUDB:cmp1_status_reg\[2024]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status\[2022] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2\[2023] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\R\[2027] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\S\[2028] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\R\[2029] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\S\[2030] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\R\[2031] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\S\[2032] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_2\[2034] = \PWMSB:PWMUDB:tc_i\[1990]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_1\[2035] = \PWMSB:PWMUDB:runmode_enable\[1984]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_0\[2036] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:compare1\[2069] = \PWMSB:PWMUDB:cmp1_less\[2040]
Removing Lhs of wire \PWMSB:PWMUDB:pwm1_i\[2074] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:pwm2_i\[2076] = zero[19]
Removing Rhs of wire \PWMSB:Net_96\[2079] = \PWMSB:PWMUDB:pwm_i_reg\[2071]
Removing Lhs of wire \PWMSB:PWMUDB:pwm_temp\[2082] = \PWMSB:PWMUDB:cmp1\[2020]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_23\[2123] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_22\[2124] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_21\[2125] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_20\[2126] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_19\[2127] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_18\[2128] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_17\[2129] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_16\[2130] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_15\[2131] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_14\[2132] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_13\[2133] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_12\[2134] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_11\[2135] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_10\[2136] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_9\[2137] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_8\[2138] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_7\[2139] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_6\[2140] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_5\[2141] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_4\[2142] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_3\[2143] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_2\[2144] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_1\[2145] = \PWMSB:PWMUDB:MODIN6_1\[2146]
Removing Lhs of wire \PWMSB:PWMUDB:MODIN6_1\[2146] = \PWMSB:PWMUDB:dith_count_1\[2001]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_0\[2147] = \PWMSB:PWMUDB:MODIN6_0\[2148]
Removing Lhs of wire \PWMSB:PWMUDB:MODIN6_0\[2148] = \PWMSB:PWMUDB:dith_count_0\[2003]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2280] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2281] = tmpOE__Pin_1_net_1[17]
Removing Rhs of wire Net_1143[2282] = \PWMSB:Net_96\[2079]
Removing Lhs of wire tmpOE__SpeedBackW_net_0[2290] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__MicroB_net_0[2296] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \CounterF:CounterUDB:prevCapture\\D\[2302] = zero[19]
Removing Lhs of wire \CounterF:CounterUDB:overflow_reg_i\\D\[2303] = \CounterF:CounterUDB:overflow\[106]
Removing Lhs of wire \CounterF:CounterUDB:underflow_reg_i\\D\[2304] = \CounterF:CounterUDB:status_1\[93]
Removing Lhs of wire \CounterF:CounterUDB:tc_reg_i\\D\[2305] = \CounterF:CounterUDB:tc_i\[111]
Removing Lhs of wire \CounterF:CounterUDB:prevCompare\\D\[2306] = \CounterF:CounterUDB:cmp_out_i\[113]
Removing Lhs of wire \CounterF:CounterUDB:cmp_out_reg_i\\D\[2307] = \CounterF:CounterUDB:cmp_out_i\[113]
Removing Lhs of wire \CounterF:CounterUDB:upcnt_stored\\D\[2308] = Net_7097[119]
Removing Lhs of wire \CounterF:CounterUDB:dwncnt_stored\\D\[2309] = Net_7095[121]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\D\[2310] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF2:PWMUDB:prevCapture\\D\[2311] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:trig_last\\D\[2312] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\D\[2315] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF2:PWMUDB:prevCompare1\\D\[2318] = \PWMF2:PWMUDB:cmp1\[223]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\D\[2319] = \PWMF2:PWMUDB:cmp1_status\[224]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\D\[2320] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:pwm_i_reg\\D\[2322] = \PWMF2:PWMUDB:pwm_i\[275]
Removing Lhs of wire \PWMF2:PWMUDB:pwm1_i_reg\\D\[2323] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:pwm2_i_reg\\D\[2324] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:tc_i_reg\\D\[2325] = \PWMF2:PWMUDB:status_2\[218]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\D\[2326] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:prevCapture\\D\[2327] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:trig_last\\D\[2328] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\D\[2331] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMF1:PWMUDB:prevCompare1\\D\[2334] = \PWMF1:PWMUDB:cmp1\[555]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\D\[2335] = \PWMF1:PWMUDB:cmp1_status\[556]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\D\[2336] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:pwm_i_reg\\D\[2338] = \PWMF1:PWMUDB:pwm_i\[607]
Removing Lhs of wire \PWMF1:PWMUDB:pwm1_i_reg\\D\[2339] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:pwm2_i_reg\\D\[2340] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:tc_i_reg\\D\[2341] = \PWMF1:PWMUDB:status_2\[550]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\D\[2342] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:prevCapture\\D\[2343] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:trig_last\\D\[2344] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\D\[2347] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSF:PWMUDB:prevCompare1\\D\[2350] = \PWMSF:PWMUDB:cmp1\[888]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\D\[2351] = \PWMSF:PWMUDB:cmp1_status\[889]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\D\[2352] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:pwm_i_reg\\D\[2354] = \PWMSF:PWMUDB:pwm_i\[940]
Removing Lhs of wire \PWMSF:PWMUDB:pwm1_i_reg\\D\[2355] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:pwm2_i_reg\\D\[2356] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:tc_i_reg\\D\[2357] = \PWMSF:PWMUDB:status_2\[883]
Removing Lhs of wire \CounterB:CounterUDB:prevCapture\\D\[2358] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:overflow_reg_i\\D\[2359] = \CounterB:CounterUDB:overflow\[1238]
Removing Lhs of wire \CounterB:CounterUDB:underflow_reg_i\\D\[2360] = \CounterB:CounterUDB:status_1\[1225]
Removing Lhs of wire \CounterB:CounterUDB:tc_reg_i\\D\[2361] = \CounterB:CounterUDB:tc_i\[1243]
Removing Lhs of wire \CounterB:CounterUDB:prevCompare\\D\[2362] = \CounterB:CounterUDB:cmp_out_i\[1245]
Removing Lhs of wire \CounterB:CounterUDB:cmp_out_reg_i\\D\[2363] = \CounterB:CounterUDB:cmp_out_i\[1245]
Removing Lhs of wire \CounterB:CounterUDB:upcnt_stored\\D\[2364] = Net_846[1251]
Removing Lhs of wire \CounterB:CounterUDB:dwncnt_stored\\D\[2365] = Net_847[1253]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\D\[2366] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB2:PWMUDB:prevCapture\\D\[2367] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:trig_last\\D\[2368] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\D\[2371] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB2:PWMUDB:prevCompare1\\D\[2374] = \PWMB2:PWMUDB:cmp1\[1355]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\D\[2375] = \PWMB2:PWMUDB:cmp1_status\[1356]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\D\[2376] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:pwm_i_reg\\D\[2378] = \PWMB2:PWMUDB:pwm_i\[1407]
Removing Lhs of wire \PWMB2:PWMUDB:pwm1_i_reg\\D\[2379] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:pwm2_i_reg\\D\[2380] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:tc_i_reg\\D\[2381] = \PWMB2:PWMUDB:status_2\[1350]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\D\[2382] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:prevCapture\\D\[2383] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:trig_last\\D\[2384] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\D\[2387] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMB1:PWMUDB:prevCompare1\\D\[2390] = \PWMB1:PWMUDB:cmp1\[1687]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\D\[2391] = \PWMB1:PWMUDB:cmp1_status\[1688]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\D\[2392] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:pwm_i_reg\\D\[2394] = \PWMB1:PWMUDB:pwm_i\[1739]
Removing Lhs of wire \PWMB1:PWMUDB:pwm1_i_reg\\D\[2395] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:pwm2_i_reg\\D\[2396] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:tc_i_reg\\D\[2397] = \PWMB1:PWMUDB:status_2\[1682]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\D\[2398] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:prevCapture\\D\[2399] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:trig_last\\D\[2400] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\D\[2403] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWMSB:PWMUDB:prevCompare1\\D\[2406] = \PWMSB:PWMUDB:cmp1\[2020]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\D\[2407] = \PWMSB:PWMUDB:cmp1_status\[2021]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\D\[2408] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:pwm_i_reg\\D\[2410] = \PWMSB:PWMUDB:pwm_i\[2072]
Removing Lhs of wire \PWMSB:PWMUDB:pwm1_i_reg\\D\[2411] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:pwm2_i_reg\\D\[2412] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:tc_i_reg\\D\[2413] = \PWMSB:PWMUDB:status_2\[2015]

------------------------------------------------------
Aliased 0 equations, 567 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_1_net_1' (cost = 0):
tmpOE__Pin_1_net_1 <=  ('1') ;

Note:  Expanding virtual equation for '\CounterF:CounterUDB:capt_either_edge\' (cost = 0):
\CounterF:CounterUDB:capt_either_edge\ <= (\CounterF:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\CounterF:CounterUDB:upcnt_det\' (cost = 1):
\CounterF:CounterUDB:upcnt_det\ <= ((not \CounterF:CounterUDB:upcnt_stored\ and Net_7097));

Note:  Expanding virtual equation for '\CounterF:CounterUDB:dwncnt_det\' (cost = 1):
\CounterF:CounterUDB:dwncnt_det\ <= ((not \CounterF:CounterUDB:dwncnt_stored\ and Net_7095));

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:cmp1\' (cost = 0):
\PWMF2:PWMUDB:cmp1\ <= (\PWMF2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMF2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWMF2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMF2:PWMUDB:dith_count_1\ and \PWMF2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:cmp1\' (cost = 0):
\PWMF1:PWMUDB:cmp1\ <= (\PWMF1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMF1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWMF1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMF1:PWMUDB:dith_count_1\ and \PWMF1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:cmp1\' (cost = 0):
\PWMSF:PWMUDB:cmp1\ <= (\PWMSF:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMSF:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWMSF:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMSF:PWMUDB:dith_count_1\ and \PWMSF:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CounterB:CounterUDB:capt_either_edge\' (cost = 0):
\CounterB:CounterUDB:capt_either_edge\ <= (\CounterB:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\CounterB:CounterUDB:upcnt_det\' (cost = 1):
\CounterB:CounterUDB:upcnt_det\ <= ((not \CounterB:CounterUDB:upcnt_stored\ and Net_846));

Note:  Expanding virtual equation for '\CounterB:CounterUDB:dwncnt_det\' (cost = 1):
\CounterB:CounterUDB:dwncnt_det\ <= ((not \CounterB:CounterUDB:dwncnt_stored\ and Net_847));

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:cmp1\' (cost = 0):
\PWMB2:PWMUDB:cmp1\ <= (\PWMB2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMB2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWMB2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMB2:PWMUDB:dith_count_1\ and \PWMB2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:cmp1\' (cost = 0):
\PWMB1:PWMUDB:cmp1\ <= (\PWMB1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMB1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWMB1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMB1:PWMUDB:dith_count_1\ and \PWMB1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:cmp1\' (cost = 0):
\PWMSB:PWMUDB:cmp1\ <= (\PWMSB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMSB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWMSB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMSB:PWMUDB:dith_count_1\ and \PWMSB:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWMF2:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWMF2:PWMUDB:dith_count_0\ and \PWMF2:PWMUDB:dith_count_1\)
	OR (not \PWMF2:PWMUDB:dith_count_1\ and \PWMF2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWMF1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWMF1:PWMUDB:dith_count_0\ and \PWMF1:PWMUDB:dith_count_1\)
	OR (not \PWMF1:PWMUDB:dith_count_1\ and \PWMF1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWMSF:PWMUDB:dith_count_0\ and \PWMSF:PWMUDB:dith_count_1\)
	OR (not \PWMSF:PWMUDB:dith_count_1\ and \PWMSF:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWMB2:PWMUDB:dith_count_0\ and \PWMB2:PWMUDB:dith_count_1\)
	OR (not \PWMB2:PWMUDB:dith_count_1\ and \PWMB2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWMB1:PWMUDB:dith_count_0\ and \PWMB1:PWMUDB:dith_count_1\)
	OR (not \PWMB1:PWMUDB:dith_count_1\ and \PWMB1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWMSB:PWMUDB:dith_count_0\ and \PWMSB:PWMUDB:dith_count_1\)
	OR (not \PWMSB:PWMUDB:dith_count_1\ and \PWMSB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 152 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CounterF:CounterUDB:hwCapture\ to zero
Aliasing \PWMF2:PWMUDB:final_capture\ to zero
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMF1:PWMUDB:final_capture\ to zero
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMSF:PWMUDB:final_capture\ to zero
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \CounterB:CounterUDB:hwCapture\ to zero
Aliasing \PWMB2:PWMUDB:final_capture\ to zero
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMB1:PWMUDB:final_capture\ to zero
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMSB:PWMUDB:final_capture\ to zero
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMF2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMF1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMSF:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMB2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMB1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMSB:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \CounterF:CounterUDB:hwCapture\[87] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:final_capture\[241] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[454] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[464] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[474] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:final_capture\[573] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[786] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[796] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[806] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:final_capture\[906] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1119] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1129] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1139] = zero[19]
Removing Lhs of wire \CounterB:CounterUDB:hwCapture\[1219] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:final_capture\[1373] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1586] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1596] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1606] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:final_capture\[1705] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1918] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1928] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1938] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:final_capture\[2038] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2251] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2261] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2271] = zero[19]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\D\[2313] = \PWMF2:PWMUDB:control_7\[163]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\D\[2321] = zero[19]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\D\[2329] = \PWMF1:PWMUDB:control_7\[495]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\D\[2337] = zero[19]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\D\[2345] = \PWMSF:PWMUDB:control_7\[828]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\D\[2353] = zero[19]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\D\[2369] = \PWMB2:PWMUDB:control_7\[1295]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\D\[2377] = zero[19]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\D\[2385] = \PWMB1:PWMUDB:control_7\[1627]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\D\[2393] = zero[19]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\D\[2401] = \PWMSB:PWMUDB:control_7\[1960]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\D\[2409] = zero[19]

------------------------------------------------------
Aliased 0 equations, 38 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.665ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 18 December 2016 15:40:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\EmilR\Desktop\E4PRJ4-Gruppe1\Ny_Fremdrift_med_mus\Styringsenhed\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMF2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMF1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \CounterF:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \CounterB:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_5
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_288
    Digital Clock 2: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_899
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_818
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_835
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_720
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CounterF:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \CounterF:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWMF2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWMF1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWMSF:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \CounterB:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \CounterB:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \PWMB2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWMB1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWMSB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_291, Duplicate of \CounterB:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_291, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\
        );
        Output = Net_291 (fanout=1)

    Removing Net_10, Duplicate of \CounterF:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\
        );
        Output = Net_10 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => \I2C_Slave:Net_175\ ,
            input => \I2C_Slave:Net_174\ ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(1)__PA ,
            fb => \I2C_Slave:Net_181\ ,
            input => \I2C_Slave:Net_173\ ,
            pad => Pin_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = PS2_Data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PS2_Data(0)__PA ,
            pad => PS2_Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS2_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PS2_Clock(0)__PA ,
            fb => Net_4 ,
            pad => PS2_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepF(0)__PA ,
            input => Net_575 ,
            pad => stepF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_stepF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_stepF(0)__PA ,
            pad => Dir_stepF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SpeedForW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SpeedForW(0)__PA ,
            input => Net_1177 ,
            pad => SpeedForW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MicroF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MicroF(0)__PA ,
            pad => MicroF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepB(0)__PA ,
            input => Net_837 ,
            pad => stepB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_stepB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_stepB(0)__PA ,
            pad => Dir_stepB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SpeedBackW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SpeedBackW(0)__PA ,
            input => Net_1143 ,
            pad => SpeedBackW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MicroB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MicroB(0)__PA ,
            pad => MicroB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\CounterF:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\ * 
              !\CounterF:CounterUDB:prevCompare\
        );
        Output = \CounterF:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\ * 
              !\CounterF:CounterUDB:overflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\ * 
              !\CounterF:CounterUDB:underflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:upcnt_det\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterF:CounterUDB:upcnt_stored\ * Net_7097
        );
        Output = \CounterF:CounterUDB:upcnt_det\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:upcnt_stored\ * Net_7097
            + \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:dwncnt_stored\ * Net_7095
        );
        Output = \CounterF:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:tc_i\
        );
        Output = \PWMF2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_575, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_7097 * !Net_7095
        );
        Output = Net_575 (fanout=1)

    MacroCell: Name=\PWMF1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:tc_i\
        );
        Output = \PWMF1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMSF:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:tc_i\
        );
        Output = \PWMSF:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\ * 
              !\CounterB:CounterUDB:prevCompare\
        );
        Output = \CounterB:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\ * 
              !\CounterB:CounterUDB:overflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\ * 
              !\CounterB:CounterUDB:underflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:upcnt_det\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_det\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
            + \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:dwncnt_stored\ * Net_847
        );
        Output = \CounterB:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:tc_i\
        );
        Output = \PWMB2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_837, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_846 * !Net_847
        );
        Output = Net_837 (fanout=1)

    MacroCell: Name=\PWMB1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:tc_i\
        );
        Output = \PWMB1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMSB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:tc_i\
        );
        Output = \PWMSB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\
        );
        Output = \CounterF:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\
        );
        Output = \CounterF:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\
        );
        Output = \CounterF:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\CounterF:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7097
        );
        Output = \CounterF:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\CounterF:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7095
        );
        Output = \CounterF:CounterUDB:dwncnt_stored\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:control_7\
        );
        Output = \PWMF2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMF2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF2:PWMUDB:prevCompare1\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7095, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = Net_7095 (fanout=3)

    MacroCell: Name=\PWMF1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:control_7\
        );
        Output = \PWMF1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMF1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMF1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF1:PWMUDB:prevCompare1\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7097, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = Net_7097 (fanout=4)

    MacroCell: Name=\PWMSF:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:control_7\
        );
        Output = \PWMSF:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMSF:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMSF:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSF:PWMUDB:prevCompare1\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1177, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = Net_1177 (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\
        );
        Output = \CounterB:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\
        );
        Output = \CounterB:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\
        );
        Output = \CounterB:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\CounterB:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\CounterB:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_847
        );
        Output = \CounterB:CounterUDB:dwncnt_stored\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:control_7\
        );
        Output = \PWMB2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMB2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB2:PWMUDB:prevCompare1\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_847, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = Net_847 (fanout=3)

    MacroCell: Name=\PWMB1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:control_7\
        );
        Output = \PWMB1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMB1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMB1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB1:PWMUDB:prevCompare1\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_846, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = Net_846 (fanout=4)

    MacroCell: Name=\PWMSB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:control_7\
        );
        Output = \PWMSB:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMSB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMSB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSB:PWMUDB:prevCompare1\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1143, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = Net_1143 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CounterF:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_5 ,
            cs_addr_2 => \CounterF:CounterUDB:upcnt_det\ ,
            cs_addr_1 => \CounterF:CounterUDB:count_enable\ ,
            z0_comb => \CounterF:CounterUDB:status_1\ ,
            f0_comb => \CounterF:CounterUDB:overflow\ ,
            ce1_comb => \CounterF:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \CounterF:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \CounterF:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMF2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWMF2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMF2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMF2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMF2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMF2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMF1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWMF1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMF1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMF1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMF1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMF1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMSF:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_818 ,
            cs_addr_2 => \PWMSF:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSF:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMSF:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMSF:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMSF:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CounterB:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_288 ,
            cs_addr_2 => \CounterB:CounterUDB:upcnt_det\ ,
            cs_addr_1 => \CounterB:CounterUDB:count_enable\ ,
            z0_comb => \CounterB:CounterUDB:status_1\ ,
            f0_comb => \CounterB:CounterUDB:overflow\ ,
            ce1_comb => \CounterB:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \CounterB:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \CounterB:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMB2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_835 ,
            cs_addr_2 => \PWMB2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMB2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMB2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMB2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMB2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMB1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_835 ,
            cs_addr_2 => \PWMB1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMB1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMB1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMB1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMB1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMSB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_899 ,
            cs_addr_2 => \PWMSB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMSB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMSB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMSB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\CounterF:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_5 ,
            status_6 => \CounterF:CounterUDB:status_6\ ,
            status_5 => \CounterF:CounterUDB:status_5\ ,
            status_3 => \CounterF:CounterUDB:status_3\ ,
            status_2 => \CounterF:CounterUDB:status_2\ ,
            status_1 => \CounterF:CounterUDB:status_1\ ,
            status_0 => \CounterF:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMF2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWMF2:PWMUDB:status_3\ ,
            status_2 => \PWMF2:PWMUDB:status_2\ ,
            status_0 => \PWMF2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMF1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWMF1:PWMUDB:status_3\ ,
            status_2 => \PWMF1:PWMUDB:status_2\ ,
            status_0 => \PWMF1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMSF:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_818 ,
            status_3 => \PWMSF:PWMUDB:status_3\ ,
            status_2 => \PWMSF:PWMUDB:status_2\ ,
            status_0 => \PWMSF:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CounterB:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_288 ,
            status_6 => \CounterB:CounterUDB:status_6\ ,
            status_5 => \CounterB:CounterUDB:status_5\ ,
            status_3 => \CounterB:CounterUDB:status_3\ ,
            status_2 => \CounterB:CounterUDB:status_2\ ,
            status_1 => \CounterB:CounterUDB:status_1\ ,
            status_0 => \CounterB:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMB2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_835 ,
            status_3 => \PWMB2:PWMUDB:status_3\ ,
            status_2 => \PWMB2:PWMUDB:status_2\ ,
            status_0 => \PWMB2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMB1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_835 ,
            status_3 => \PWMB1:PWMUDB:status_3\ ,
            status_2 => \PWMB1:PWMUDB:status_2\ ,
            status_0 => \PWMB1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMSB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_899 ,
            status_3 => \PWMSB:PWMUDB:status_3\ ,
            status_2 => \PWMSB:PWMUDB:status_2\ ,
            status_0 => \PWMSB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CounterF:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_5 ,
            control_7 => \CounterF:CounterUDB:control_7\ ,
            control_6 => \CounterF:CounterUDB:control_6\ ,
            control_5 => \CounterF:CounterUDB:control_5\ ,
            control_4 => \CounterF:CounterUDB:control_4\ ,
            control_3 => \CounterF:CounterUDB:control_3\ ,
            control_2 => \CounterF:CounterUDB:control_2\ ,
            control_1 => \CounterF:CounterUDB:control_1\ ,
            control_0 => \CounterF:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMF2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWMF2:PWMUDB:control_7\ ,
            control_6 => \PWMF2:PWMUDB:control_6\ ,
            control_5 => \PWMF2:PWMUDB:control_5\ ,
            control_4 => \PWMF2:PWMUDB:control_4\ ,
            control_3 => \PWMF2:PWMUDB:control_3\ ,
            control_2 => \PWMF2:PWMUDB:control_2\ ,
            control_1 => \PWMF2:PWMUDB:control_1\ ,
            control_0 => \PWMF2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMF1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWMF1:PWMUDB:control_7\ ,
            control_6 => \PWMF1:PWMUDB:control_6\ ,
            control_5 => \PWMF1:PWMUDB:control_5\ ,
            control_4 => \PWMF1:PWMUDB:control_4\ ,
            control_3 => \PWMF1:PWMUDB:control_3\ ,
            control_2 => \PWMF1:PWMUDB:control_2\ ,
            control_1 => \PWMF1:PWMUDB:control_1\ ,
            control_0 => \PWMF1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMSF:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_818 ,
            control_7 => \PWMSF:PWMUDB:control_7\ ,
            control_6 => \PWMSF:PWMUDB:control_6\ ,
            control_5 => \PWMSF:PWMUDB:control_5\ ,
            control_4 => \PWMSF:PWMUDB:control_4\ ,
            control_3 => \PWMSF:PWMUDB:control_3\ ,
            control_2 => \PWMSF:PWMUDB:control_2\ ,
            control_1 => \PWMSF:PWMUDB:control_1\ ,
            control_0 => \PWMSF:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CounterB:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_288 ,
            control_7 => \CounterB:CounterUDB:control_7\ ,
            control_6 => \CounterB:CounterUDB:control_6\ ,
            control_5 => \CounterB:CounterUDB:control_5\ ,
            control_4 => \CounterB:CounterUDB:control_4\ ,
            control_3 => \CounterB:CounterUDB:control_3\ ,
            control_2 => \CounterB:CounterUDB:control_2\ ,
            control_1 => \CounterB:CounterUDB:control_1\ ,
            control_0 => \CounterB:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMB2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_835 ,
            control_7 => \PWMB2:PWMUDB:control_7\ ,
            control_6 => \PWMB2:PWMUDB:control_6\ ,
            control_5 => \PWMB2:PWMUDB:control_5\ ,
            control_4 => \PWMB2:PWMUDB:control_4\ ,
            control_3 => \PWMB2:PWMUDB:control_3\ ,
            control_2 => \PWMB2:PWMUDB:control_2\ ,
            control_1 => \PWMB2:PWMUDB:control_1\ ,
            control_0 => \PWMB2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMB1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_835 ,
            control_7 => \PWMB1:PWMUDB:control_7\ ,
            control_6 => \PWMB1:PWMUDB:control_6\ ,
            control_5 => \PWMB1:PWMUDB:control_5\ ,
            control_4 => \PWMB1:PWMUDB:control_4\ ,
            control_3 => \PWMB1:PWMUDB:control_3\ ,
            control_2 => \PWMB1:PWMUDB:control_2\ ,
            control_1 => \PWMB1:PWMUDB:control_1\ ,
            control_0 => \PWMB1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMSB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_899 ,
            control_7 => \PWMSB:PWMUDB:control_7\ ,
            control_6 => \PWMSB:PWMUDB:control_6\ ,
            control_5 => \PWMSB:PWMUDB:control_5\ ,
            control_4 => \PWMSB:PWMUDB:control_4\ ,
            control_3 => \PWMSB:PWMUDB:control_3\ ,
            control_2 => \PWMSB:PWMUDB:control_2\ ,
            control_1 => \PWMSB:PWMUDB:control_1\ ,
            control_0 => \PWMSB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_Slave:isr\
        PORT MAP (
            interrupt => \I2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_PS2_clock
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_cntF_compare
        PORT MAP (
            interrupt => \CounterF:CounterUDB:prevCompare\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_cntB_compare
        PORT MAP (
            interrupt => \CounterB:CounterUDB:prevCompare\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   52 :  140 :  192 : 27.08 %
  Unique P-terms              :   54 :  330 :  384 : 14.06 %
  Total P-terms               :   54 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.141ms
Tech Mapping phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Dir_stepB(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dir_stepF(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MicroB(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : MicroF(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PS2_Clock(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PS2_Data(0) (fixed)
[IOP=(12)][IoId=(4)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_1_SIOREF_0 (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SpeedBackW(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SpeedForW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : stepB(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : stepF(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.605ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.33
                   Pterms :            3.00
               Macrocells :            2.89
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       6.70 :       5.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMSB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSB:PWMUDB:prevCompare1\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1143, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = Net_1143 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMSB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:control_7\
        );
        Output = \PWMSB:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMSB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:tc_i\
        );
        Output = \PWMSB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMSB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_899 ,
        cs_addr_2 => \PWMSB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMSB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMSB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMSB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMSB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_899 ,
        status_3 => \PWMSB:PWMUDB:status_3\ ,
        status_2 => \PWMSB:PWMUDB:status_2\ ,
        status_0 => \PWMSB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMSB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_899 ,
        control_7 => \PWMSB:PWMUDB:control_7\ ,
        control_6 => \PWMSB:PWMUDB:control_6\ ,
        control_5 => \PWMSB:PWMUDB:control_5\ ,
        control_4 => \PWMSB:PWMUDB:control_4\ ,
        control_3 => \PWMSB:PWMUDB:control_3\ ,
        control_2 => \PWMSB:PWMUDB:control_2\ ,
        control_1 => \PWMSB:PWMUDB:control_1\ ,
        control_0 => \PWMSB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWMF2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:tc_i\
        );
        Output = \PWMF2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterB:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\
        );
        Output = \CounterB:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\PWMF2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWMF2:PWMUDB:status_3\ ,
        status_2 => \PWMF2:PWMUDB:status_2\ ,
        status_0 => \PWMF2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMF2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWMF2:PWMUDB:control_7\ ,
        control_6 => \PWMF2:PWMUDB:control_6\ ,
        control_5 => \PWMF2:PWMUDB:control_5\ ,
        control_4 => \PWMF2:PWMUDB:control_4\ ,
        control_3 => \PWMF2:PWMUDB:control_3\ ,
        control_2 => \PWMF2:PWMUDB:control_2\ ,
        control_1 => \PWMF2:PWMUDB:control_1\ ,
        control_0 => \PWMF2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMF1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterF:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\ * 
              !\CounterF:CounterUDB:overflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMF2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF2:PWMUDB:prevCompare1\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMF2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:control_7\
        );
        Output = \PWMF2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\
        );
        Output = \CounterF:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7097
        );
        Output = \CounterF:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMF2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWMF2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMF2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMF2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMF2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMF2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWMF1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:control_7\
        );
        Output = \PWMF1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7095, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = Net_7095 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7097, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = Net_7097 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMF1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF1:PWMUDB:prevCompare1\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMF2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMF1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:tc_i\
        );
        Output = \PWMF1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMF1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWMF1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMF1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMF1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMF1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMF1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMF1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWMF1:PWMUDB:status_3\ ,
        status_2 => \PWMF1:PWMUDB:status_2\ ,
        status_0 => \PWMF1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMF1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWMF1:PWMUDB:control_7\ ,
        control_6 => \PWMF1:PWMUDB:control_6\ ,
        control_5 => \PWMF1:PWMUDB:control_5\ ,
        control_4 => \PWMF1:PWMUDB:control_4\ ,
        control_3 => \PWMF1:PWMUDB:control_3\ ,
        control_2 => \PWMF1:PWMUDB:control_2\ ,
        control_1 => \PWMF1:PWMUDB:control_1\ ,
        control_0 => \PWMF1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:upcnt_stored\ * Net_7097
            + \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:dwncnt_stored\ * Net_7095
        );
        Output = \CounterF:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterF:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7095
        );
        Output = \CounterF:CounterUDB:dwncnt_stored\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\ * 
              !\CounterF:CounterUDB:prevCompare\
        );
        Output = \CounterF:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterF:CounterUDB:upcnt_det\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterF:CounterUDB:upcnt_stored\ * Net_7097
        );
        Output = \CounterF:CounterUDB:upcnt_det\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\
        );
        Output = \CounterF:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterF:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\ * 
              !\CounterF:CounterUDB:underflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\
        );
        Output = \CounterF:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CounterF:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_5 ,
        cs_addr_2 => \CounterF:CounterUDB:upcnt_det\ ,
        cs_addr_1 => \CounterF:CounterUDB:count_enable\ ,
        z0_comb => \CounterF:CounterUDB:status_1\ ,
        f0_comb => \CounterF:CounterUDB:overflow\ ,
        ce1_comb => \CounterF:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \CounterF:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \CounterF:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CounterF:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_5 ,
        status_6 => \CounterF:CounterUDB:status_6\ ,
        status_5 => \CounterF:CounterUDB:status_5\ ,
        status_3 => \CounterF:CounterUDB:status_3\ ,
        status_2 => \CounterF:CounterUDB:status_2\ ,
        status_1 => \CounterF:CounterUDB:status_1\ ,
        status_0 => \CounterF:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CounterF:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_5 ,
        control_7 => \CounterF:CounterUDB:control_7\ ,
        control_6 => \CounterF:CounterUDB:control_6\ ,
        control_5 => \CounterF:CounterUDB:control_5\ ,
        control_4 => \CounterF:CounterUDB:control_4\ ,
        control_3 => \CounterF:CounterUDB:control_3\ ,
        control_2 => \CounterF:CounterUDB:control_2\ ,
        control_1 => \CounterF:CounterUDB:control_1\ ,
        control_0 => \CounterF:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMSF:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSF:PWMUDB:prevCompare1\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSF:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1177, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = Net_1177 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMSF:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:control_7\
        );
        Output = \PWMSF:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_846, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = Net_846 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSF:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:tc_i\
        );
        Output = \PWMSF:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMSF:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_818 ,
        cs_addr_2 => \PWMSF:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSF:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMSF:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMSF:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMSF:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMSF:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_818 ,
        status_3 => \PWMSF:PWMUDB:status_3\ ,
        status_2 => \PWMSF:PWMUDB:status_2\ ,
        status_0 => \PWMSF:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMSF:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_818 ,
        control_7 => \PWMSF:PWMUDB:control_7\ ,
        control_6 => \PWMSF:PWMUDB:control_6\ ,
        control_5 => \PWMSF:PWMUDB:control_5\ ,
        control_4 => \PWMSF:PWMUDB:control_4\ ,
        control_3 => \PWMSF:PWMUDB:control_3\ ,
        control_2 => \PWMSF:PWMUDB:control_2\ ,
        control_1 => \PWMSF:PWMUDB:control_1\ ,
        control_0 => \PWMSF:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
            + \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:dwncnt_stored\ * Net_847
        );
        Output = \CounterB:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_847, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = Net_847 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CounterB:CounterUDB:upcnt_det\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_det\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_847
        );
        Output = \CounterB:CounterUDB:dwncnt_stored\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterB:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\
        );
        Output = \CounterB:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CounterB:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\ * 
              !\CounterB:CounterUDB:prevCompare\
        );
        Output = \CounterB:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CounterB:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_288 ,
        cs_addr_2 => \CounterB:CounterUDB:upcnt_det\ ,
        cs_addr_1 => \CounterB:CounterUDB:count_enable\ ,
        z0_comb => \CounterB:CounterUDB:status_1\ ,
        f0_comb => \CounterB:CounterUDB:overflow\ ,
        ce1_comb => \CounterB:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \CounterB:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \CounterB:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CounterB:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_288 ,
        status_6 => \CounterB:CounterUDB:status_6\ ,
        status_5 => \CounterB:CounterUDB:status_5\ ,
        status_3 => \CounterB:CounterUDB:status_3\ ,
        status_2 => \CounterB:CounterUDB:status_2\ ,
        status_1 => \CounterB:CounterUDB:status_1\ ,
        status_0 => \CounterB:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CounterB:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_288 ,
        control_7 => \CounterB:CounterUDB:control_7\ ,
        control_6 => \CounterB:CounterUDB:control_6\ ,
        control_5 => \CounterB:CounterUDB:control_5\ ,
        control_4 => \CounterB:CounterUDB:control_4\ ,
        control_3 => \CounterB:CounterUDB:control_3\ ,
        control_2 => \CounterB:CounterUDB:control_2\ ,
        control_1 => \CounterB:CounterUDB:control_1\ ,
        control_0 => \CounterB:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterB:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\ * 
              !\CounterB:CounterUDB:underflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CounterB:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\
        );
        Output = \CounterB:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMB1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:tc_i\
        );
        Output = \PWMB1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMB2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:control_7\
        );
        Output = \PWMB2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CounterB:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\ * 
              !\CounterB:CounterUDB:overflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_575, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_7097 * !Net_7095
        );
        Output = Net_575 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMB1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_835 ,
        cs_addr_2 => \PWMB1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMB1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMB1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMB1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMB1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMB1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_835 ,
        status_3 => \PWMB1:PWMUDB:status_3\ ,
        status_2 => \PWMB1:PWMUDB:status_2\ ,
        status_0 => \PWMB1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMB2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_835 ,
        control_7 => \PWMB2:PWMUDB:control_7\ ,
        control_6 => \PWMB2:PWMUDB:control_6\ ,
        control_5 => \PWMB2:PWMUDB:control_5\ ,
        control_4 => \PWMB2:PWMUDB:control_4\ ,
        control_3 => \PWMB2:PWMUDB:control_3\ ,
        control_2 => \PWMB2:PWMUDB:control_2\ ,
        control_1 => \PWMB2:PWMUDB:control_1\ ,
        control_0 => \PWMB2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMB1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB1:PWMUDB:prevCompare1\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_837, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_846 * !Net_847
        );
        Output = Net_837 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWMB2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWMB2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB2:PWMUDB:prevCompare1\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMB1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:control_7\
        );
        Output = \PWMB1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMB1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PWMB1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_835 ,
        control_7 => \PWMB1:PWMUDB:control_7\ ,
        control_6 => \PWMB1:PWMUDB:control_6\ ,
        control_5 => \PWMB1:PWMUDB:control_5\ ,
        control_4 => \PWMB1:PWMUDB:control_4\ ,
        control_3 => \PWMB1:PWMUDB:control_3\ ,
        control_2 => \PWMB1:PWMUDB:control_2\ ,
        control_1 => \PWMB1:PWMUDB:control_1\ ,
        control_0 => \PWMB1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWMB2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:tc_i\
        );
        Output = \PWMB2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMB2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_835 ,
        cs_addr_2 => \PWMB2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMB2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMB2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMB2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMB2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMB2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_835 ,
        status_3 => \PWMB2:PWMUDB:status_3\ ,
        status_2 => \PWMB2:PWMUDB:status_2\ ,
        status_0 => \PWMB2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_PS2_clock
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_cntB_compare
        PORT MAP (
            interrupt => \CounterB:CounterUDB:prevCompare\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_cntF_compare
        PORT MAP (
            interrupt => \CounterF:CounterUDB:prevCompare\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Slave:isr\
        PORT MAP (
            interrupt => \I2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = stepF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepF(0)__PA ,
        input => Net_575 ,
        pad => stepF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dir_stepF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_stepF(0)__PA ,
        pad => Dir_stepF(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = MicroF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MicroF(0)__PA ,
        pad => MicroF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MicroB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MicroB(0)__PA ,
        pad => MicroB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dir_stepB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_stepB(0)__PA ,
        pad => Dir_stepB(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = stepB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepB(0)__PA ,
        input => Net_837 ,
        pad => stepB(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =PS2_Clock
        PORT MAP (
            in_clock_en => tmpOE__Pin_1_net_1 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_1_net_1 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "ea69dace-7f01-43fb-bba8-9972d21364b2"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = PS2_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PS2_Clock(0)__PA ,
        fb => Net_4 ,
        pad => PS2_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PS2_Data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PS2_Data(0)__PA ,
        pad => PS2_Data(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SpeedForW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SpeedForW(0)__PA ,
        input => Net_1177 ,
        pad => SpeedForW(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SpeedBackW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SpeedBackW(0)__PA ,
        input => Net_1143 ,
        pad => SpeedBackW(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => \I2C_Slave:Net_175\ ,
        input => \I2C_Slave:Net_174\ ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(1)__PA ,
        fb => \I2C_Slave:Net_181\ ,
        input => \I2C_Slave:Net_173\ ,
        pad => Pin_1(1)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_5 ,
            dclk_0 => Net_5_local ,
            dclk_glb_1 => Net_288 ,
            dclk_1 => Net_288_local ,
            dclk_glb_2 => Net_899 ,
            dclk_2 => Net_899_local ,
            dclk_glb_3 => Net_818 ,
            dclk_3 => Net_818_local ,
            dclk_glb_4 => Net_835 ,
            dclk_4 => Net_835_local ,
            dclk_glb_5 => Net_720 ,
            dclk_5 => Net_720_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Slave:I2C_Prim\
        PORT MAP (
            scl_in => \I2C_Slave:Net_175\ ,
            sda_in => \I2C_Slave:Net_181\ ,
            scl_out => \I2C_Slave:Net_174\ ,
            sda_out => \I2C_Slave:Net_173\ ,
            interrupt => \I2C_Slave:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      stepF(0) | In(Net_575)
     |   1 |     * |      NONE |         CMOS_OUT |  Dir_stepF(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |     MicroF(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |     MicroB(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  Dir_stepB(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      stepB(0) | In(Net_837)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------
   3 |   4 |     * |   FALLING |    OPEN_DRAIN_LO |  PS2_Clock(0) | FB(Net_4)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   PS2_Data(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  SpeedForW(0) | In(Net_1177)
     |   7 |     * |      NONE |         CMOS_OUT | SpeedBackW(0) | In(Net_1143)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |      Pin_1(0) | FB(\I2C_Slave:Net_175\), In(\I2C_Slave:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |      Pin_1(1) | FB(\I2C_Slave:Net_181\), In(\I2C_Slave:Net_173\)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 3s.505ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.549ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.446ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.985ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.995ms
API generation phase: Elapsed time ==> 4s.848ms
Dependency generation phase: Elapsed time ==> 0s.052ms
Cleanup phase: Elapsed time ==> 0s.001ms
