#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  4 16:00:28 2024
# Process ID: 24696
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13656 D:\NEW\TYUT\FPGA\Code\1_Learning\PS\1_BronzeDivision\axi_gpio\axi_gpio.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 826.770 ; gain = 182.832
update_compile_order -fileset sources_1
open_bd_design {D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <system> from BD file <D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.000 ; gain = 0.000
launch_sdk -workspace D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.sdk -hwspec D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.sdk -hwspec D:/NEW/TYUT/FPGA/Code/1_Learning/PS/1_BronzeDivision/axi_gpio/axi_gpio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 16:05:46 2024...
