var structspi__engine__desc =
[
    [ "clk_div", "structspi__engine__desc.html#a833898f8e216c4238cda0ba0d3b44490", null ],
    [ "cs_delay", "structspi__engine__desc.html#addc4eec812602be5608cb8c1d78a8525", null ],
    [ "cyclic", "structspi__engine__desc.html#a3710c29e5330bd8c5b82416854bf905c", null ],
    [ "data_width", "structspi__engine__desc.html#a5a589c1589cae231b32936de11146e52", null ],
    [ "max_data_width", "structspi__engine__desc.html#ad0a90b95c671977d17b2969208bcb362", null ],
    [ "offload_config", "structspi__engine__desc.html#a7913313cea6c9ffbb703a2d79811ceb5", null ],
    [ "offload_rx_dma", "structspi__engine__desc.html#a096c496ac9a0fd1e59163fe031d15668", null ],
    [ "offload_rx_len", "structspi__engine__desc.html#ac26e6b2a3cdf776a67ef1438616e695b", null ],
    [ "offload_tx_dma", "structspi__engine__desc.html#aa3aa39d3f05ec088b87deb8d031c04e6", null ],
    [ "offload_tx_len", "structspi__engine__desc.html#a6525d15a6bda60b6bb92bec4c888943d", null ],
    [ "ref_clk_hz", "structspi__engine__desc.html#acf2bdcff50407bf3ed670bd80c5ebfef", null ],
    [ "rx_dma_baseaddr", "structspi__engine__desc.html#a36bff9bb1a144ebca8485ab1e0109ff8", null ],
    [ "sdo_idle_state", "structspi__engine__desc.html#aab7ba46db86fbb64927dcd40a77e3ecc", null ],
    [ "spi_engine_baseaddr", "structspi__engine__desc.html#afebee5d77a0e2320d36cacf068bbd162", null ],
    [ "tx_dma_baseaddr", "structspi__engine__desc.html#a9664866216ab5bf90f7960b0e57ab472", null ],
    [ "type", "structspi__engine__desc.html#a06c50898561c52acb3f0c9f9e970b84f", null ]
];