Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 00:43:30 2020
| Host         : Eric-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           63 |
| No           | No                    | Yes                    |              61 |           19 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              41 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|          Clock Signal         |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  clock_13/out[0]              |                                           |                                           |                1 |              4 |
|  clock_13/out[0]              | nolabel_line126/value                     |                                           |                3 |              4 |
|  clk_IBUF_BUFG                | nolabel_line111/bitcounter                | nolabel_line111/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                |                                           | nolabel_line181/ten_us                    |                2 |              5 |
|  sc/out[1]                    |                                           | rst_IBUF                                  |                2 |              6 |
|  clk_IBUF_BUFG                | nolabel_line111/rxshiftreg                |                                           |                4 |              9 |
|  clkSelect_reg_n_0            |                                           |                                           |                7 |             13 |
|  clk_IBUF_BUFG                |                                           | nolabel_line111/counter[0]_i_1_n_0        |                4 |             14 |
|  nolabel_line181/clock_25/CLK |                                           |                                           |               10 |             28 |
|  clk_IBUF_BUFG                | nolabel_line181/distance_temp[27]_i_1_n_0 |                                           |               12 |             28 |
|  clk_IBUF_BUFG                | nolabel_line181/us_counter                | nolabel_line181/distance_temp[27]_i_1_n_0 |                9 |             33 |
|  clk_IBUF_BUFG                |                                           | rst_IBUF                                  |               19 |             59 |
|  clk_IBUF_BUFG                |                                           |                                           |               45 |            136 |
+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+


