<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition</li><li class="info_message">Info: Processing started: Sun Apr 17 21:47:35 2016</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/memory_controller.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/master_controller.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/mandelbrot.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/input_manager.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/initial_calculator.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/icb_multiplier.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/icb_controller.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/icb_column.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/icb_calculator.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/icb.sv is missing</li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file Custom Files/counter.sv is missing</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file master_example.sv<ul><li class="info_message">Info (12023): Found entity 1: master_example File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 6</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v<ul><li class="info_message">Info (12023): Found entity 1: altera_reset_controller File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v Line: 42</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v<ul><li class="info_message">Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 24</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_irq_mapper File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv Line: 31</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103</li><li class="info_message">Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39</li></ul></li><li class="info_message">Info (12021): Found 5 design units, including 5 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40</li><li class="info_message">Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55</li><li class="info_message">Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77</li><li class="info_message">Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98</li><li class="info_message">Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv Line: 30</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v<ul><li class="info_message">Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28</li><li class="info_message">Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v<ul><li class="info_message">Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv<ul><li class="info_message">Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv Line: 32</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v<ul><li class="info_message">Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v<ul><li class="info_message">Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v<ul><li class="info_message">Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 31</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv Line: 51</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv Line: 43</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_008 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_007 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_006 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_004 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_002 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_001 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv Line: 45</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv Line: 84</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v<ul><li class="info_message">Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_vga_controller_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_rgb_resampler_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_pixel_buffer_dma_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 29</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_dual_clock_buffer_0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v Line: 29</li></ul></li><li class="info_message">Info (12021): Found 16 design units, including 16 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v<ul><li class="info_message">Info (12023): Found entity 1: control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 21</li><li class="info_message">Info (12023): Found entity 2: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 437</li><li class="info_message">Info (12023): Found entity 3: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 499</li><li class="info_message">Info (12023): Found entity 4: descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 810</li><li class="info_message">Info (12023): Found entity 5: amm_master_qsys_with_pcie_sgdma_chain File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 939</li><li class="info_message">Info (12023): Found entity 6: amm_master_qsys_with_pcie_sgdma_command_grabber File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1150</li><li class="info_message">Info (12023): Found entity 7: amm_master_qsys_with_pcie_sgdma_m_read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1278</li><li class="info_message">Info (12023): Found entity 8: amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1574</li><li class="info_message">Info (12023): Found entity 9: amm_master_qsys_with_pcie_sgdma_m_readfifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1640</li><li class="info_message">Info (12023): Found entity 10: amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1814</li><li class="info_message">Info (12023): Found entity 11: amm_master_qsys_with_pcie_sgdma_m_writefifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1880</li><li class="info_message">Info (12023): Found entity 12: amm_master_qsys_with_pcie_sgdma_m_write File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2050</li><li class="info_message">Info (12023): Found entity 13: amm_master_qsys_with_pcie_sgdma_command_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2427</li><li class="info_message">Info (12023): Found entity 14: amm_master_qsys_with_pcie_sgdma_desc_address_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2489</li><li class="info_message">Info (12023): Found entity 15: amm_master_qsys_with_pcie_sgdma_status_token_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2551</li><li class="info_message">Info (12023): Found entity 16: amm_master_qsys_with_pcie_sgdma File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2613</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_sdram_input_efifo_module File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 21</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_sdram File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 158</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_pcie_ip File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 9</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_pipe_interface File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 20</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_pcie_reconfig_bridge File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 77</li></ul></li><li class="warning_message">Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute &quot;ALTERA_ATTRIBUTE&quot; with value &quot;&quot;SUPPRESS_DA_RULE_INTERNAL=R102&quot;&quot; has no object and is ignored File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 79</li><li class="warning_message">Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute &quot;ALTERA_ATTRIBUTE&quot; with value &quot;&quot;SUPPRESS_DA_RULE_INTERNAL=R102&quot;&quot; has no object and is ignored File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 80</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v<ul><li class="info_message">Info (12023): Found entity 1: altera_pcie_hard_ip_reset_controller File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 34</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_rs_serdes File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v Line: 33</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_pll_100_250 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v Line: 49</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_pll_125_250 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v Line: 49</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 48</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_pcie_ip_altgx_internal File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 995</li></ul></li><li class="info_message">Info (12021): Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v<ul><li class="info_message">Info (12023): Found entity 1: altpcie_hip_pipen1b_qsys File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 22</li><li class="info_message">Info (12023): Found entity 2: alt4gxb_reset_controller File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3493</li><li class="info_message">Info (12023): Found entity 3: altpcie_txcred_patch File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3736</li><li class="info_message">Info (12023): Found entity 4: altpcie_tl_cfg_pipe File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 4140</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 42</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 42</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v Line: 42</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_app File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 19</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_control_register File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 47</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_cfg_status File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 18</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_cr_avalon File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v Line: 93</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 55</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 71</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 17</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_reg_fifo File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v Line: 17</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_rx File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 17</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 20</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_rx_resp File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v Line: 19</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_tx File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 17</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 17</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 19</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 19</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_clksync File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v Line: 48</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v<ul><li class="info_message">Info (12023): Found entity 1: altpciexpav_lite_app File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v Line: 19</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv<ul><li class="info_message">Info (12023): Found entity 1: custom_master_slave File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 3</li></ul></li><li class="info_message">Info (12021): Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v<ul><li class="info_message">Info (12023): Found entity 1: amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 38</li><li class="info_message">Info (12023): Found entity 2: amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 99</li><li class="info_message">Info (12023): Found entity 3: amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 130</li><li class="info_message">Info (12023): Found entity 4: amm_master_qsys_with_pcie_altpll_qsys File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 219</li></ul></li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file D:/master_example.sv is missing</li><li class="warning_message">Warning (10236): Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for &quot;pipe_mode_int&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262</li><li class="warning_message">Warning (10236): Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(669): created implicit net for &quot;txrp_tlp_ack&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 669</li><li class="warning_message">Warning (10222): Verilog HDL Parameter Declaration warning at custom_master_slave.sv(43): Parameter Declaration in module &quot;custom_master_slave&quot; behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 43</li><li class="warning_message">Warning (10222): Verilog HDL Parameter Declaration warning at custom_master_slave.sv(44): Parameter Declaration in module &quot;custom_master_slave&quot; behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 44</li><li class="warning_message">Warning (10222): Verilog HDL Parameter Declaration warning at custom_master_slave.sv(45): Parameter Declaration in module &quot;custom_master_slave&quot; behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 45</li><li class="warning_message">Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(316): conditional expression evaluates to a constant File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 316</li><li class="warning_message">Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(326): conditional expression evaluates to a constant File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 326</li><li class="warning_message">Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(336): conditional expression evaluates to a constant File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 336</li><li class="warning_message">Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(680): conditional expression evaluates to a constant File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 680</li><li class="warning_message">Warning (10037): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sgdma.v(1481): conditional expression evaluates to a constant File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1481</li><li class="info_message">Info (12127): Elaborating entity &quot;master_example&quot; for the top level hierarchy</li><li class="warning_message">Warning (10034): Output port &quot;LEDR&quot; at master_example.sv(56) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 158</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_altpll_qsys&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 201</li><li class="warning_message">Warning (10034): Output port &quot;c3&quot; at amm_master_qsys_with_pcie_altpll_qsys.v(240) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 240</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 270</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 117</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 276</li><li class="info_message">Info (12128): Elaborating entity &quot;custom_master_slave&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 230</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at custom_master_slave.sv(85): truncated value with size 32 to match size of target (28) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 85</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at custom_master_slave.sv(118): truncated value with size 32 to match size of target (28) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 118</li><li class="warning_message">Warning (10034): Output port &quot;master_read&quot; at custom_master_slave.sv(35) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 35</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_pcie_ip&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 458</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_hip_pipen1b_qsys&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 2170</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 801</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 803</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 817</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 818</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 819</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 820</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 821</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 822</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 823</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 824</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 825</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 826</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 827</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 828</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 829</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 830</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 831</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 832</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 838</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 840</li><li class="info_message">Info (12128): Elaborating entity &quot;alt4gxb_reset_controller&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3021</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_pcie_reconfig_bridge&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3043</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 236</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 242</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 368</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 369</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 381</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_app&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3256</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 270</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_app.v(414): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 414</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_rx&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 568</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_rx_cntrl&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 294</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 618</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;82&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_9j31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_9j31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_gp31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_gp31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf Line: 37</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_heh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_heh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 46</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_b09 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_b09.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_b09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 54</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_b09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:two_comparison&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 55</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_orb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_orb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_orb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 56</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_5s7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_5s7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_5s7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 57</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_prb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_prb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_prb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf Line: 58</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_p2a_addrtrans&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 691</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 71</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 93</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 314</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 314</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 314<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;16&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;57&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_fj31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_fj31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_mp31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_mp31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf Line: 37</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_leh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_leh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf Line: 46</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_b09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cmpr_b09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf Line: 54</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_rx_resp&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 394</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 447</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 447</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 447<ul><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;66&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;9&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;512&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_b&quot; = &quot;66&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_b&quot; = &quot;9&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_b&quot; = &quot;512&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_b&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_reg_b&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_mixed_ports&quot; = &quot;DONT_CARE&quot;</li><li class="info_message">Info (12134): Parameter &quot;power_up_uninitialized&quot; = &quot;FALSE&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_5tl1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_5tl1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_5tl1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_tx&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 674</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_txavl_cntrl&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 270</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 460</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;16&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;10&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_s031 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_s031.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_s031&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_3731 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_3731.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_3731&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_s031.tdf Line: 36</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_vdh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_vdh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_vdh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_3731.tdf Line: 45</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_a2p_addrtrans&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 306</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_a2p_fixtrans&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 396</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 158</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 174</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_txresp_cntrl&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 328</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 458</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 345</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 345</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 345<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;16&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;99&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_8241 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_8241&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_f841 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_f841&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf Line: 38</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_1fh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_1fh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf Line: 47</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 395</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 395</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 395<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;6&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_3131 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_3131.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_3131&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_a731 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_a731&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_3131.tdf Line: 36</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_reh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_reh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_reh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 45</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_d09 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_d09.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_d09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 53</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_d09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:two_comparison&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 54</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_qrb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qrb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_qrb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 55</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_7s7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_7s7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_7s7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 56</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_rrb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_rrb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_rrb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf Line: 57</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 436</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 436</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 436<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;99&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;6&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_d241 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_d241&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_k841 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_k841&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf Line: 38</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_bfh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_bfh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf Line: 47</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 505</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 505</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 505<ul><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone IV GX&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_b&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_b&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_b&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_b&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;power_up_uninitialized&quot; = &quot;FALSE&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_ish1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ish1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_ish1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_tx_cntrl&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 608</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object &quot;addr_hi&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 268</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object &quot;nph_cred_sub&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 285</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object &quot;txrp_eop&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 295</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object &quot;is_rp_wr&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 298</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object &quot;rp_tlp_sop&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 301</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object &quot;rp_tlp_eop&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 302</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(438): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 438</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(830): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 830</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1020): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 1020</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 403</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 403</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 403<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Stratix IV&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;16&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;66&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_gj31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_gj31.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_gj31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_np31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_np31.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_np31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_gj31.tdf Line: 37</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_meh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_meh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_meh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_np31.tdf Line: 46</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_control_register&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 758</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object &quot;rp_tx_fifo_full&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 167</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_cr_avalon&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 219</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_cr_mailbox&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 239</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243<ul><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone IV GX&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;SINGLE_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;3&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_a&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_a&quot; = &quot;CLEAR0&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_a&quot; = &quot;CLEAR0&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;CLEAR0&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_a&quot; = &quot;CLEAR0&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;byte_size&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_aclr_b&quot; = &quot;CLEAR0&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li></ul></li><li class="warning_message">Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf Line: 789</li><li class="warning_message">Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf Line: 792</li><li class="warning_message">Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf Line: 795</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_1sc1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_1sc1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_cr_interrupt&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 308</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object &quot;avl_irq_reg&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 169</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object &quot;PciComp_Stat_Reg_q2&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 196</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 220</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 221</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 223</li><li class="warning_message">Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 224</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_clksync&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 274</li><li class="info_message">Info (12128): Elaborating entity &quot;altpciexpav_stif_cfg_status&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v Line: 327</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 181</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_txcred_patch&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3407</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_txcred_patch&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3428</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_tl_cfg_pipe&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3447</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_pcie_ip_altgx_internal&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 2204</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 1129</li><li class="warning_message">Warning (10034): Output port &quot;rx_patterndetect[0]&quot; at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 106</li><li class="warning_message">Warning (10034): Output port &quot;rx_syncstatus[0]&quot; at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(107) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 107</li><li class="info_message">Info (12128): Elaborating entity &quot;altpll&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 332</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 332</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 332<ul><li class="info_message">Info (12134): Parameter &quot;bandwidth_type&quot; = &quot;AUTO&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk0_divide_by&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk0_multiply_by&quot; = &quot;25&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_divide_by&quot; = &quot;10&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_multiply_by&quot; = &quot;25&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_divide_by&quot; = &quot;10&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_duty_cycle&quot; = &quot;20&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_multiply_by&quot; = &quot;25&quot;</li><li class="info_message">Info (12134): Parameter &quot;dpa_divide_by&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;dpa_multiply_by&quot; = &quot;25&quot;</li><li class="info_message">Info (12134): Parameter &quot;inclk0_input_frequency&quot; = &quot;10000&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;no_compensation&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone IV GX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altpll&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf<ul><li class="info_message">Info (12023): Found entity 1: altpll_nn81 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altpll_nn81&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_pcie_hard_ip_reset_controller&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 2235</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object &quot;pipe_mode_int&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object &quot;test_sim&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 90</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 153</li><li class="warning_message">Warning (10030): Net &quot;clk250_out&quot; at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value &apos;0&apos; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 67</li><li class="warning_message">Warning (10030): Net &quot;clk500_out&quot; at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value &apos;0&apos; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 68</li><li class="warning_message">Warning (10034): Output port &quot;clk125_export&quot; at altera_pcie_hard_ip_reset_controller.v(72) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 72</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_rs_serdes&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 240</li><li class="info_message">Info (12128): Elaborating entity &quot;altpcie_pipe_interface&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 2301</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 284</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 285</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 286</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 287</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 288</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 289</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 290</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 459</li><li class="warning_message">Warning (10034): Output port &quot;txdata1_ext&quot; at altpcie_pipe_interface.v(78) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 78</li><li class="warning_message">Warning (10034): Output port &quot;txdata2_ext&quot; at altpcie_pipe_interface.v(79) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 79</li><li class="warning_message">Warning (10034): Output port &quot;txdata3_ext&quot; at altpcie_pipe_interface.v(80) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 80</li><li class="warning_message">Warning (10034): Output port &quot;txdata4_ext&quot; at altpcie_pipe_interface.v(81) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 81</li><li class="warning_message">Warning (10034): Output port &quot;txdata5_ext&quot; at altpcie_pipe_interface.v(82) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 82</li><li class="warning_message">Warning (10034): Output port &quot;txdata6_ext&quot; at altpcie_pipe_interface.v(83) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 83</li><li class="warning_message">Warning (10034): Output port &quot;txdata7_ext&quot; at altpcie_pipe_interface.v(84) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 84</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity1_ext&quot; at altpcie_pipe_interface.v(131) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 131</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity2_ext&quot; at altpcie_pipe_interface.v(132) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 132</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity3_ext&quot; at altpcie_pipe_interface.v(133) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 133</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity4_ext&quot; at altpcie_pipe_interface.v(134) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 134</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity5_ext&quot; at altpcie_pipe_interface.v(135) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 135</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity6_ext&quot; at altpcie_pipe_interface.v(136) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 136</li><li class="warning_message">Warning (10034): Output port &quot;rxpolarity7_ext&quot; at altpcie_pipe_interface.v(137) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 137</li><li class="warning_message">Warning (10034): Output port &quot;txcompl1_ext&quot; at altpcie_pipe_interface.v(151) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 151</li><li class="warning_message">Warning (10034): Output port &quot;txcompl2_ext&quot; at altpcie_pipe_interface.v(152) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 152</li><li class="warning_message">Warning (10034): Output port &quot;txcompl3_ext&quot; at altpcie_pipe_interface.v(153) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 153</li><li class="warning_message">Warning (10034): Output port &quot;txcompl4_ext&quot; at altpcie_pipe_interface.v(154) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 154</li><li class="warning_message">Warning (10034): Output port &quot;txcompl5_ext&quot; at altpcie_pipe_interface.v(155) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 155</li><li class="warning_message">Warning (10034): Output port &quot;txcompl6_ext&quot; at altpcie_pipe_interface.v(156) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 156</li><li class="warning_message">Warning (10034): Output port &quot;txcompl7_ext&quot; at altpcie_pipe_interface.v(157) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 157</li><li class="warning_message">Warning (10034): Output port &quot;txdatak1_ext&quot; at altpcie_pipe_interface.v(171) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 171</li><li class="warning_message">Warning (10034): Output port &quot;txdatak2_ext&quot; at altpcie_pipe_interface.v(172) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 172</li><li class="warning_message">Warning (10034): Output port &quot;txdatak3_ext&quot; at altpcie_pipe_interface.v(173) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 173</li><li class="warning_message">Warning (10034): Output port &quot;txdatak4_ext&quot; at altpcie_pipe_interface.v(174) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 174</li><li class="warning_message">Warning (10034): Output port &quot;txdatak5_ext&quot; at altpcie_pipe_interface.v(175) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 175</li><li class="warning_message">Warning (10034): Output port &quot;txdatak6_ext&quot; at altpcie_pipe_interface.v(176) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 176</li><li class="warning_message">Warning (10034): Output port &quot;txdatak7_ext&quot; at altpcie_pipe_interface.v(177) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 177</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle1_ext&quot; at altpcie_pipe_interface.v(203) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 203</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle2_ext&quot; at altpcie_pipe_interface.v(204) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 204</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle3_ext&quot; at altpcie_pipe_interface.v(205) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 205</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle4_ext&quot; at altpcie_pipe_interface.v(206) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 206</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle5_ext&quot; at altpcie_pipe_interface.v(207) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 207</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle6_ext&quot; at altpcie_pipe_interface.v(208) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 208</li><li class="warning_message">Warning (10034): Output port &quot;txelecidle7_ext&quot; at altpcie_pipe_interface.v(209) has no driver File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v Line: 209</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_reset_controller&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v Line: 2364</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_reset_synchronizer&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v Line: 208</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sdram&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 481</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sdram_input_efifo_module&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 296</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 514</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_chain&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2825</li><li class="info_message">Info (12128): Elaborating entity &quot;control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1081</li><li class="info_message">Info (12128): Elaborating entity &quot;descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1113</li><li class="info_message">Info (12128): Elaborating entity &quot;descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 794</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 474</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 474</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 474<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;OFF&quot;</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_fffifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_ff&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf<ul><li class="info_message">Info (12023): Found entity 1: mux_7vc File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_7vc.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;mux_7vc&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_7vc:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_counter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_qef File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qef.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_qef&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qef:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259</li><li class="info_message">Info (12128): Elaborating entity &quot;a_fefifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_compare&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_0jg File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_0jg.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_0jg&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_0jg:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_compare&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82</li><li class="info_message">Info (12128): Elaborating entity &quot;descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1136</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_command_grabber&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2842</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_read&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2864</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at amm_master_qsys_with_pcie_sgdma.v(1482): all case item expressions in this case statement are onehot File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1482</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_readfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2884</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1716</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1615</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1615</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1615<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;69&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;5&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_1741 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_1741.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_1741&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_8d41 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_8d41&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_1741.tdf Line: 38</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_peh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_peh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_peh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf Line: 47</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_c09 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_c09.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_c09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cmpr_c09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf Line: 55</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_c09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cmpr_c09:two_comparison&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf Line: 56</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_6s7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_6s7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_6s7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_6s7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf Line: 58</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_writefifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2905</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1959</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1855</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1855</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 1855<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;512&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;69&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;9&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q541.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_q541 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_q541.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_q541&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1c41.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_1c41 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_1c41&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_q541.tdf Line: 38</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ih1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_7ih1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_7ih1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_7ih1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 47</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_g09 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_g09.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_g09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cmpr_g09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 56</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_g09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cmpr_g09:three_comparison&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 57</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_trb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_trb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_trb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_trb:rd_ptr_msb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 58</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_as7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_as7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_as7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_as7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 59</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_urb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_urb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_urb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf Line: 60</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_m_write&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2938</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_command_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2951</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2464</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2464</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2464<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;104&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_8k31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_8k31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_fq31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf Line: 31</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_fq31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf Line: 37</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_ndh1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_ndh1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf Line: 44</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_809 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_809.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_809&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cmpr_809:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf Line: 52</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_2s7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_2s7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_2s7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_2s7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf Line: 53</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_mrb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_mrb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_mrb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf Line: 54</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_desc_address_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2964</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2526</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2526</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2526<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;OFF&quot;</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_fffifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_ff&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102</li><li class="info_message">Info (12128): Elaborating entity &quot;lpm_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103</li><li class="info_message">Info (12131): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux&quot;, which is child of megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf<ul><li class="info_message">Info (12023): Found entity 1: mux_l0d File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_l0d.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;mux_l0d&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_l0d:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_sgdma_status_token_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2977</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2588</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2588</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2588<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;CYCLONEIVGX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;2&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;24&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_pi31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_pi31.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_pi31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_0p31 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_0p31.tdf Line: 31</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_0p31&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_pi31.tdf Line: 37</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_pah1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_pah1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_pah1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_0p31.tdf Line: 44</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_video_dual_clock_buffer_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 531</li><li class="info_message">Info (12128): Elaborating entity &quot;dcfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v Line: 155</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v Line: 155</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v Line: 155<ul><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone II&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;MAXIMIZE_SPEED=7&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;dcfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;rdsync_delaypipe&quot; = &quot;5&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrsync_delaypipe&quot; = &quot;5&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h0k1.tdf<ul><li class="info_message">Info (12023): Found entity 1: dcfifo_h0k1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 43</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;dcfifo_h0k1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_gray2bin_nkb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_gray2bin_nkb.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_gray2bin_nkb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 55</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_graycounter_kr6 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_graycounter_kr6.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_graycounter_kr6&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 57</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g9c.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_graycounter_g9c File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_graycounter_g9c.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_graycounter_g9c&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 58</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d821.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_d821 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_d821&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 59</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf<ul><li class="info_message">Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_i9l.tdf Line: 27</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;alt_synch_pipe_i9l&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 78</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf<ul><li class="info_message">Info (12023): Found entity 1: dffpipe_3v8 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_3v8.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;dffpipe_3v8&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_i9l.tdf Line: 34</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf<ul><li class="info_message">Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_0v8.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;dffpipe_0v8&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|dffpipe_0v8:ws_brp&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 79</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf<ul><li class="info_message">Info (12023): Found entity 1: alt_synch_pipe_j9l File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_j9l.tdf Line: 27</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;alt_synch_pipe_j9l&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 81</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf<ul><li class="info_message">Info (12023): Found entity 1: dffpipe_4v8 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_4v8.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;dffpipe_4v8&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_j9l.tdf Line: 34</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_4a6 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_4a6.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_4a6&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|cmpr_4a6:rdempty_eq_comp1_lsb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 85</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/mux_d68.tdf<ul><li class="info_message">Info (12023): Found entity 1: mux_d68 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_d68.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;mux_d68&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf Line: 93</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_video_pixel_buffer_dma_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 553</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(234): truncated value with size 32 to match size of target (16) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 234</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(235): truncated value with size 32 to match size of target (16) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 235</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(240): truncated value with size 32 to match size of target (16) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 240</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(319): truncated value with size 32 to match size of target (19) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 319</li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 377</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 377</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer&quot; with the following parameter: File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v Line: 377<ul><li class="info_message">Info (12134): Parameter &quot;add_ram_output_register&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;almost_empty_value&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;almost_full_value&quot; = &quot;96&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone II&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_numwords&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_showahead&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;scfifo&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_width&quot; = &quot;26&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_widthu&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;overflow_checking&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;underflow_checking&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;use_eab&quot; = &quot;ON&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i8a1.tdf<ul><li class="info_message">Info (12023): Found entity 1: scfifo_i8a1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_i8a1.tdf Line: 25</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;scfifo_i8a1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated&quot; File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7041.tdf<ul><li class="info_message">Info (12023): Found entity 1: a_dpfifo_7041 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 33</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;a_dpfifo_7041&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_i8a1.tdf Line: 39</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71c1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_71c1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_71c1.tdf Line: 28</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_71c1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 46</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e09.tdf<ul><li class="info_message">Info (12023): Found entity 1: cmpr_e09 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_e09.tdf Line: 23</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_e09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cmpr_e09:almost_full_comparer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 55</li><li class="info_message">Info (12128): Elaborating entity &quot;cmpr_e09&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cmpr_e09:three_comparison&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 56</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_pdb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_pdb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_pdb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_pdb:rd_ptr_msb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 57</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6e7.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_6e7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_6e7.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_6e7&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_6e7:usedw_counter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 58</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_qdb File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qdb.tdf Line: 26</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;cntr_qdb&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf Line: 59</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_video_rgb_resampler_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 568</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_video_rgb_resampler_0.v(106): object &quot;a&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v Line: 106</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_video_vga_controller_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 586</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_up_avalon_video_vga_timing&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v Line: 264</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 656</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_module_avalon_master_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 690</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 750</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 810</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 870</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 990</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1054</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1118</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_qsys_pll_slave_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1182</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1263</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1344</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1425</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1506</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1587</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1668</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1752</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_uncompressor&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1793</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1834</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1918</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_uncompressor&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 1959</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2000</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rsp_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2125</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rdata_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2166</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router:router&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2182</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router:router|amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv Line: 174</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2198</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001|amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv Line: 180</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_002&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2214</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002|amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv Line: 180</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_004&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2246</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004|amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv Line: 174</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_006&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2278</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006|amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv Line: 180</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_007&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2294</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007|amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv Line: 180</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_008&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2310</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008|amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv Line: 178</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_traffic_limiter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2360</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_traffic_limiter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2410</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2460</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_13_1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_address_alignment&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_burstwrap_increment&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_min&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_subtractor&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_adder&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2510</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_13_1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_address_alignment&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux:cmd_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2527</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001:cmd_demux_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2550</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002:cmd_demux_002&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2573</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003:cmd_demux_003&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2596</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004:cmd_demux_004&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2613</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2665</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_arbitrator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv Line: 315</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_arb_adder&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2700</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002:cmd_mux_002&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2717</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux:rsp_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2752</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001:rsp_demux_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2787</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux:rsp_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2821</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2844</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_arbitrator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv Line: 310</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_arb_adder&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002:rsp_mux_002&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2867</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 2990</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3122</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object &quot;in_write&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3254</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object &quot;in_write&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object &quot;aligned_addr&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object &quot;aligned_byte_cnt&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3386</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_handshake_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3486</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_std_synchronizer_nocut&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_handshake_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3690</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3753</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v Line: 200</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v Line: 3782</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v Line: 200</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 678</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar1_0_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 208</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 272</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar1_0_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 353</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_module_avalon_slave_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 437</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_uncompressor&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_sc_fifo&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 478</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_router&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_router:router&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 535</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_router:router|amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv Line: 174</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_router_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 551</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001|amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv Line: 173</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 601</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_13_1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_min&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_subtractor&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_adder&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux:cmd_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 618</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux:cmd_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 635</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux:rsp_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 652</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux:rsp_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 669</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 735</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object &quot;in_write&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object &quot;aligned_addr&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object &quot;aligned_byte_cnt&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 801</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_handshake_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v Line: 835</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_avalon_st_clock_crosser&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 707</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_ip_cra_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 351</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_translator&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sgdma_csr_translator&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 415</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_master_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_ip_bar2_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 496</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_slave_agent&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 580</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_router&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_router:router&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 762</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_router:router|amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv Line: 180</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_router_001&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 778</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001|amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode:the_default_decode&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv Line: 173</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_traffic_limiter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 844</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 894</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_burst_adapter_13_1&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181</li><li class="warning_message">Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux:cmd_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 967</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux:cmd_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 984</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux:rsp_demux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 1018</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux:rsp_mux&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 1058</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 1124</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object &quot;in_write&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object &quot;aligned_addr&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object &quot;aligned_byte_cnt&quot; assigned a value but never read File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_merlin_width_adapter&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v Line: 1256</li><li class="info_message">Info (12128): Elaborating entity &quot;amm_master_qsys_with_pcie_irq_mapper&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_irq_mapper:irq_mapper&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 714</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_reset_controller&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 777</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_reset_synchronizer&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v Line: 208</li><li class="info_message">Info (12128): Elaborating entity &quot;altera_reset_controller&quot; for hierarchy &quot;amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v Line: 840</li><li class="warning_message">Warning (12125): Using design file seg_hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project<ul><li class="info_message">Info (12023): Found entity 1: SEG_HEX File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/seg_hex.v Line: 1</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;SEG_HEX&quot; for hierarchy &quot;SEG_HEX:hex7&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 164</li><li class="warning_message">Warning (12020): Port &quot;address_a&quot; on the entity instantiation of &quot;tx_cpl_buff&quot; is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 505</li><li class="warning_message">Warning (12020): Port &quot;address_b&quot; on the entity instantiation of &quot;tx_cpl_buff&quot; is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 505</li><li class="warning_message">Warning (12030): Port &quot;usedw&quot; on the entity instantiation of &quot;rd_bypass_fifo&quot; is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 436</li><li class="warning_message">Warning (12011): Net is missing source, defaulting to GND<ul><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[8]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 187</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[7]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 187</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|rd_bpfifo_usedw[6]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v Line: 205</li></ul></li><li class="warning_message">Warning (12030): Port &quot;q_b&quot; on the entity instantiation of &quot;cpl_ram&quot; is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 447</li><li class="warning_message">Warning (12011): Net is missing source, defaulting to GND<ul><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[73]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[72]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[71]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[70]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[69]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[68]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[67]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li><li class="warning_message">Warning (12110): Net &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[66]&quot; is missing source, defaulting to GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v Line: 164</li></ul></li><li class="warning_message">Warning (14284): Synthesized away the following node(s):<ul><li class="warning_message">Warning (14285): Synthesized away the following RAM node(s):<ul><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[1]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 70</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[2]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 100</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[3]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 130</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[12]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 400</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[13]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 430</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[22]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 700</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|q_b[23]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf Line: 730</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[0]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 40</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[1]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 72</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[2]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 104</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[80]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2600</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[81]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2632</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[82]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2664</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[83]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2696</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[84]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2728</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[85]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2760</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[86]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2792</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[87]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2824</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[88]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2856</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[89]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2888</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[90]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2920</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[91]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2952</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[92]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 2984</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[93]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3016</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[94]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3048</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[95]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3080</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[96]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3112</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[99]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3208</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[100]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3240</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[101]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3272</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[102]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3304</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[103]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 3336</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|q_b[68]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_7ih1.tdf Line: 2216</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|q_b[68]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_peh1.tdf Line: 2216</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[32]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1064</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[33]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1096</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[34]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1128</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[35]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1160</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[36]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1192</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[37]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1224</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[38]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1256</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[39]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1288</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[40]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1320</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[41]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1352</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[42]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1384</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[43]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1416</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[44]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1448</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[45]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1480</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[46]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1512</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[47]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1544</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[48]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1576</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[49]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1608</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[50]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1640</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[51]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1672</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[52]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1704</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[53]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1736</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[54]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1768</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[55]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1800</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[56]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1832</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[57]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1864</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[58]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1896</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[59]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1928</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[60]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1960</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[61]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 1992</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[62]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 2024</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[63]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 2056</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[68]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 2216</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[98]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf Line: 3176</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[32]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1064</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[33]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1096</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[34]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1128</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[35]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1160</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[36]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1192</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[37]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1224</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[38]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1256</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[39]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1288</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[40]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1320</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[41]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1352</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[42]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1384</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[43]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1416</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[44]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1448</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[45]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1480</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[46]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1512</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[47]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1544</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[48]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1576</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[49]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1608</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[50]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1640</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[51]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1672</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[52]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1704</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[53]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1736</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[54]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1768</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[55]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1800</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[56]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1832</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[57]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1864</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[58]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1896</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[59]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1928</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[60]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1960</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[61]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 1992</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[62]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 2024</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[63]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 2056</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[98]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf Line: 3176</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|q_b[64]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_5tl1.tdf Line: 2022</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[8]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf Line: 296</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[9]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf Line: 328</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[72]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf Line: 2344</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[81]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf Line: 2632</li></ul></li></ul></li><li class="warning_message">Warning (14284): Synthesized away the following node(s):<ul><li class="warning_message">Warning (14285): Synthesized away the following RAM node(s):<ul><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|q_b[25]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_71c1.tdf Line: 788</li></ul></li></ul></li><li class="info_message">Info (276014): Found 1 instances of uninferred RAM logic<ul><li class="info_message">Info (276004): RAM logic &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem&quot; is uninferred due to inappropriate RAM size File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108</li></ul></li><li class="warning_message">Warning (284006): Flipped 1 bits in user-encoded state machine |master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm</li><li class="warning_message">Warning (14284): Synthesized away the following node(s):<ul><li class="warning_message">Warning (14285): Synthesized away the following RAM node(s):<ul><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[34]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 1128</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[33]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 1096</li><li class="warning_message">Warning (14320): Synthesized away node &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[32]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf Line: 1064</li></ul></li></ul></li><li class="info_message">Info (19000): Inferred 2 megafunctions from design logic<ul><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|mem_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 64</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 10</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 1024</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 64</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 10</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 1024</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK0</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA</li></ul></li><li class="info_message">Info (276034): Inferred altshift_taps megafunction from the following design logic: &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_assembler_rtl_0&quot;<ul><li class="info_message">Info (286033): Parameter NUMBER_OF_TAPS set to 1</li><li class="info_message">Info (286033): Parameter TAP_DISTANCE set to 4</li><li class="info_message">Info (286033): Parameter WIDTH set to 8</li></ul></li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;OPERATION_MODE&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_A&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_A&quot; = &quot;10&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_A&quot; = &quot;1024&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_B&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_B&quot; = &quot;10&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_B&quot; = &quot;1024&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_REG_B&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_REG_B&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;INDATA_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;WRCONTROL_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;READ_DURING_WRITE_MODE_MIXED_PORTS&quot; = &quot;OLD_DATA&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_e9h1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_e9h1.tdf Line: 28</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;NUMBER_OF_TAPS&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;TAP_DISTANCE&quot; = &quot;4&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH&quot; = &quot;8&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf<ul><li class="info_message">Info (12023): Found entity 1: shift_taps_78n File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/shift_taps_78n.tdf Line: 29</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_o2b1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_o2b1.tdf Line: 28</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_usf File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_usf.tdf Line: 26</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf<ul><li class="info_message">Info (12023): Found entity 1: cntr_lch File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_lch.tdf Line: 26</li></ul></li><li class="warning_message">Warning (12069): Ignored assignment(s) for &quot;PCIE_RX_P[0]&quot; because &quot;PCIE_RX_P&quot; is not a bus or array File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="warning_message">Warning (12069): Ignored assignment(s) for &quot;PCIE_RX_P[1]&quot; because &quot;PCIE_RX_P&quot; is not a bus or array File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="warning_message">Warning (12069): Ignored assignment(s) for &quot;PCIE_TX_P[0]&quot; because &quot;PCIE_TX_P&quot; is not a bus or array File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="warning_message">Warning (12069): Ignored assignment(s) for &quot;PCIE_TX_P[1]&quot; because &quot;PCIE_TX_P&quot; is not a bus or array File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="warning_message">Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder</li><li class="warning_message">Warning (13032): The following tri-state nodes are fed by constants<ul><li class="warning_message">Warning (13033): The pin &quot;FAN_CTRL&quot; is fed by GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 77</li></ul></li><li class="info_message">Info (13000): Registers with preset signals will power-up high File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 440</li><li class="info_message">Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back</li><li class="warning_message">Warning (13024): Output pins are stuck at VCC or GND<ul><li class="warning_message">Warning (13410): Pin &quot;LEDG[0]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[1]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[2]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[3]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[4]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[5]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[6]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[7]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[8]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 120</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[0]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[1]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[2]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[3]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[4]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[5]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[6]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[7]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[8]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[9]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[10]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[11]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[12]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[13]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[14]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[15]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[16]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[17]&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 56</li><li class="warning_message">Warning (13410): Pin &quot;DRAM_CKE&quot; is stuck at VCC File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 69</li><li class="warning_message">Warning (13410): Pin &quot;PCIE_WAKE_N&quot; is stuck at VCC File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 83</li><li class="warning_message">Warning (13410): Pin &quot;VGA_SYNC_N&quot; is stuck at GND File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 92</li></ul></li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (17049): 1293 registers lost all their fanouts during netlist optimizations.</li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.map.smsg</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="warning_message">Warning (15897): PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|pll7&quot; has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li><li class="warning_message">Warning (15899): PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|pll7&quot; has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li><li class="warning_message">Warning (21074): Design contains 21 input pin(s) that do not drive logic<ul><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[0]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[1]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[2]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[3]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[4]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[5]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[6]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[7]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[8]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[9]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[10]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[11]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[12]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[13]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[14]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[15]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[16]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;SW[17]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 53</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;KEY[1]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 54</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;KEY[2]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 54</li><li class="warning_message">Warning (15610): No output dependent on input pin &quot;KEY[3]&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 54</li></ul></li><li class="info_message">Info (21057): Implemented 14827 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 26 input pins</li><li class="info_message">Info (21059): Implemented 138 output pins</li><li class="info_message">Info (21060): Implemented 33 bidirectional pins</li><li class="info_message">Info (21061): Implemented 13664 logic cells</li><li class="info_message">Info (21064): Implemented 957 RAM segments</li><li class="info_message">Info (21065): Implemented 2 PLLs</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 344 warnings<ul><li class="info_message">Info: Peak virtual memory: 1226 megabytes</li><li class="info_message">Info: Processing ended: Sun Apr 17 21:49:31 2016</li><li class="info_message">Info: Elapsed time: 00:01:56</li><li class="info_message">Info: Total CPU time (on all processors): 00:02:10</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
