{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674680715122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674680715122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 00:05:15 2023 " "Processing started: Thu Jan 26 00:05:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674680715122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674680715122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generator -c generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off generator -c generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674680715122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674680715242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(*\";  expecting \")\" generator.v(6) " "Verilog HDL syntax error at generator.v(6) near text: \"(*\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "generator.v" "" { Text "/home/nvv/gitflic.ru/test/test-FPGA/m2/generator/generator.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1674680721120 ""}
{ "Error" "EVRFX_VERI_1205_UNCONVERTED" "generator.v(6) " "Verilog HDL error at generator.v(6): previous syntax error may be due to incorrect attribute placement" {  } { { "generator.v" "" { Text "/home/nvv/gitflic.ru/test/test-FPGA/m2/generator/generator.v" 6 0 0 } }  } 0 10737 "Verilog HDL error at %1!s!: previous syntax error may be due to incorrect attribute placement" 0 0 "Analysis & Synthesis" 0 -1 1674680721121 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "generator generator.v(1) " "Ignored design unit \"generator\" at generator.v(1) due to previous errors" {  } { { "generator.v" "" { Text "/home/nvv/gitflic.ru/test/test-FPGA/m2/generator/generator.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1674680721121 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "binary_up_down_counter generator.v(22) " "Ignored design unit \"binary_up_down_counter\" at generator.v(22) due to previous errors" {  } { { "generator.v" "" { Text "/home/nvv/gitflic.ru/test/test-FPGA/m2/generator/generator.v" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1674680721121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 0 0 " "Found 0 design units, including 0 entities, in source file generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674680721121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674680721131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 26 00:05:21 2023 " "Processing ended: Thu Jan 26 00:05:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674680721131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674680721131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674680721131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674680721131 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674680721212 ""}
