// Seed: 357319254
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(.id_8(~id_9)),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output uwire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic id_16;
  wire _id_17;
  wire [1 : id_17] id_18;
  assign id_8  = -1;
  assign id_16 = 1;
endmodule
