Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul 18 21:51:44 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.027        0.000                      0                 2121        0.087        0.000                      0                 2121        4.500        0.000                       0                   816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.027        0.000                      0                 2120        0.087        0.000                      0                 2120        8.750        0.000                       0                   814  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.161ns  (logic 4.777ns (26.304%)  route 13.384ns (73.696%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.837    dual_port_ram_instance/prev_rw_address_reg[15][0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.954 r  dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.954    dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.071 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.188 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.188    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.420 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.857    21.277    riscv_steel_core_instance/target_address_adder_stage3_reg[31]_0[8]
    SLICE_X0Y130         LUT4 (Prop_lut4_I0_O)        0.291    21.568 r  riscv_steel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           0.792    22.360    riscv_steel_core_instance/D[8]
    SLICE_X1Y130         LUT4 (Prop_lut4_I0_O)        0.327    22.687 r  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=2, routed)           0.444    23.132    riscv_steel_core_instance/uart_rdata[7]_i_4_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124    23.256 f  riscv_steel_core_instance/uart_rdata[7]_i_5/O
                         net (fo=51, routed)          1.793    25.048    riscv_steel_core_instance/uart_rdata[7]_i_5_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.150    25.198 r  riscv_steel_core_instance/ram_reg_0_i_5/O
                         net (fo=4, routed)           1.087    26.285    dual_port_ram_instance/ADDRARDADDR[7]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    27.313    dual_port_ram_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.313    
                         arrival time                         -26.285    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 4.875ns (26.469%)  route 13.542ns (73.531%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 27.583 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.837    dual_port_ram_instance/prev_rw_address_reg[15][0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.954 r  dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.954    dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.071 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.188 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.188    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.420 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.857    21.277    riscv_steel_core_instance/target_address_adder_stage3_reg[31]_0[8]
    SLICE_X0Y130         LUT4 (Prop_lut4_I0_O)        0.291    21.568 r  riscv_steel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           0.792    22.360    riscv_steel_core_instance/D[8]
    SLICE_X1Y130         LUT4 (Prop_lut4_I0_O)        0.327    22.687 r  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=2, routed)           0.444    23.132    riscv_steel_core_instance/uart_rdata[7]_i_4_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124    23.256 f  riscv_steel_core_instance/uart_rdata[7]_i_5/O
                         net (fo=51, routed)          1.176    24.432    riscv_steel_core_instance/uart_rdata[7]_i_5_n_0
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.124    24.556 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=4, routed)           0.657    25.213    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.124    25.337 r  riscv_steel_core_instance/ram_reg_0_i_21/O
                         net (fo=1, routed)           1.206    26.542    dual_port_ram_instance/p_0_in0_out[0]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.653    27.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.562    28.145    
                         clock uncertainty           -0.035    28.110    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.578    dual_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.578    
                         arrival time                         -26.542    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 4.546ns (24.879%)  route 13.726ns (75.121%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns = ( 27.539 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    26.397    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609    27.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.102    
                         clock uncertainty           -0.035    28.066    
    SLICE_X9Y115         FDRE (Setup_fdre_C_R)       -0.631    27.435    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.435    
                         arrival time                         -26.397    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 4.546ns (24.879%)  route 13.726ns (75.121%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns = ( 27.539 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    26.397    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609    27.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.102    
                         clock uncertainty           -0.035    28.066    
    SLICE_X9Y115         FDRE (Setup_fdre_C_R)       -0.631    27.435    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.435    
                         arrival time                         -26.397    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 4.546ns (24.879%)  route 13.726ns (75.121%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns = ( 27.539 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    26.397    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609    27.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.102    
                         clock uncertainty           -0.035    28.066    
    SLICE_X9Y115         FDRE (Setup_fdre_C_R)       -0.631    27.435    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.435    
                         arrival time                         -26.397    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 4.546ns (24.879%)  route 13.726ns (75.121%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns = ( 27.539 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    26.397    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609    27.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.102    
                         clock uncertainty           -0.035    28.066    
    SLICE_X9Y115         FDRE (Setup_fdre_C_R)       -0.631    27.435    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.435    
                         arrival time                         -26.397    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.113ns  (logic 4.743ns (26.185%)  route 13.370ns (73.815%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.837    dual_port_ram_instance/prev_rw_address_reg[15][0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.954 r  dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.954    dual_port_ram_instance/target_address_adder_stage3_reg[14]_i_1_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.071 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.188 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.188    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.420 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.857    21.277    riscv_steel_core_instance/target_address_adder_stage3_reg[31]_0[8]
    SLICE_X0Y130         LUT4 (Prop_lut4_I0_O)        0.291    21.568 r  riscv_steel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           0.792    22.360    riscv_steel_core_instance/D[8]
    SLICE_X1Y130         LUT4 (Prop_lut4_I0_O)        0.327    22.687 r  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=2, routed)           0.444    23.132    riscv_steel_core_instance/uart_rdata[7]_i_4_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124    23.256 f  riscv_steel_core_instance/uart_rdata[7]_i_5/O
                         net (fo=51, routed)          1.647    24.903    riscv_steel_core_instance/uart_rdata[7]_i_5_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.116    25.019 r  riscv_steel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           1.219    26.238    dual_port_ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770    27.333    dual_port_ram_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.333    
                         arrival time                         -26.238    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.214ns  (logic 4.546ns (24.959%)  route 13.668ns (75.041%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.792    26.338    uart_instance/tx_register
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X9Y117         FDRE (Setup_fdre_C_R)       -0.631    27.433    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.214ns  (logic 4.546ns (24.959%)  route 13.668ns (75.041%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.792    26.338    uart_instance/tx_register
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X9Y117         FDRE (Setup_fdre_C_R)       -0.631    27.433    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.214ns  (logic 4.546ns (24.959%)  route 13.668ns (75.041%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.125ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.719     8.125    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.419     8.544 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=15, routed)          1.124     9.668    riscv_steel_core_instance/instruction_csr_address_stage3[10]
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.327     9.995 r  riscv_steel_core_instance/mscratch[30]_i_15/O
                         net (fo=1, routed)           0.434    10.428    riscv_steel_core_instance/mscratch[30]_i_15_n_0
    SLICE_X24Y123        LUT4 (Prop_lut4_I3_O)        0.326    10.754 r  riscv_steel_core_instance/mscratch[30]_i_10/O
                         net (fo=1, routed)           0.569    11.324    riscv_steel_core_instance/mscratch[30]_i_10_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  riscv_steel_core_instance/mscratch[30]_i_5/O
                         net (fo=101, routed)         1.546    12.994    riscv_steel_core_instance/mscratch[30]_i_5_n_0
    SLICE_X19Y131        LUT3 (Prop_lut3_I0_O)        0.152    13.146 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=24, routed)          1.129    14.275    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X16Y121        LUT5 (Prop_lut5_I1_O)        0.332    14.607 f  riscv_steel_core_instance/mscratch[5]_i_6/O
                         net (fo=1, routed)           0.597    15.204    riscv_steel_core_instance/mscratch[5]_i_6_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.328 f  riscv_steel_core_instance/mscratch[5]_i_4/O
                         net (fo=1, routed)           0.513    15.841    riscv_steel_core_instance/mscratch[5]_i_4_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    15.965 f  riscv_steel_core_instance/mscratch[5]_i_3/O
                         net (fo=1, routed)           0.575    16.540    riscv_steel_core_instance/mscratch[5]_i_3_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.150    16.690 f  riscv_steel_core_instance/mscratch[5]_i_2/O
                         net (fo=4, routed)           0.753    17.443    riscv_steel_core_instance/mscratch[5]_i_2_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.326    17.769 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.446    18.214    riscv_steel_core_instance/writeback_multiplexer_output[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124    18.338 r  riscv_steel_core_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.725    19.063    dual_port_ram_instance/rs1_data[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    19.187 r  dual_port_ram_instance/target_address_adder_stage3[6]_i_4/O
                         net (fo=1, routed)           0.000    19.187    riscv_steel_core_instance/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.720 r  riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.720    riscv_steel_core_instance/target_address_adder_stage3_reg[6]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.057 f  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/O[1]
                         net (fo=5, routed)           1.190    21.246    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_6
    SLICE_X12Y116        LUT4 (Prop_lut4_I0_O)        0.306    21.552 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179    22.732    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124    22.856 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786    23.642    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118    23.760 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    24.412    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    24.738 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    25.397    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    25.547 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.792    26.338    uart_instance/tx_register
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X9Y117         FDRE (Setup_fdre_C_R)       -0.631    27.433    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                  1.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.158     2.887    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X6Y124         RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.800    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/Q
                         net (fo=95, routed)          0.203     2.931    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD3
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.840    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/Q
                         net (fo=95, routed)          0.203     2.931    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD3
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.932     3.441    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y124         RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.842     2.600    
    SLICE_X6Y124         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.840    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y117  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y125   riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 4.039ns (66.163%)  route 2.066ns (33.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.735     8.141    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     8.659 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.066    10.724    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.246 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.246    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.386ns (72.501%)  route 0.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.642     2.568    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     2.732 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.526     3.258    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.480 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.480    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay           951 Endpoints
Min Delay           951 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 2.309ns (19.013%)  route 9.835ns (80.987%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    12.144    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609     7.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 2.309ns (19.013%)  route 9.835ns (80.987%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    12.144    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609     7.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 2.309ns (19.013%)  route 9.835ns (80.987%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    12.144    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609     7.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 2.309ns (19.013%)  route 9.835ns (80.987%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.850    12.144    uart_instance/tx_register
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.609     7.539    uart_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.120ns  (logic 2.309ns (19.051%)  route 9.811ns (80.949%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.826    12.120    uart_instance/tx_register
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.610     7.540    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.120ns  (logic 2.309ns (19.051%)  route 9.811ns (80.949%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.826    12.120    uart_instance/tx_register
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.610     7.540    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.120ns  (logic 2.309ns (19.051%)  route 9.811ns (80.949%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.826    12.120    uart_instance/tx_register
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.610     7.540    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.120ns  (logic 2.309ns (19.051%)  route 9.811ns (80.949%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.826    12.120    uart_instance/tx_register
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.610     7.540    uart_instance/internal_clock_BUFG
    SLICE_X8Y113         FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.085ns  (logic 2.309ns (19.105%)  route 9.776ns (80.895%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.792    12.085    uart_instance/tx_register
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.607     7.537    uart_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.085ns  (logic 2.309ns (19.105%)  route 9.776ns (80.895%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=709, routed)         5.708     7.175    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.124     7.299 f  riscv_steel_core_instance/prev_rw_address[9]_i_1/O
                         net (fo=2, routed)           1.179     8.478    riscv_steel_core_instance/bus_data_rw_address[9]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.124     8.602 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.786     9.389    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.118     9.507 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.652    10.158    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.326    10.484 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.659    11.144    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I1_O)        0.150    11.294 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.792    12.085    uart_instance/tx_register
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         1.607     7.537    uart_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.235ns (35.131%)  route 0.434ns (64.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.434     0.668    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.945     3.454    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.235ns (35.131%)  route 0.434ns (64.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.434     0.668    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.945     3.454    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.235ns (35.131%)  route 0.434ns (64.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.434     0.668    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.945     3.454    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[29]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.306ns (41.565%)  route 0.430ns (58.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.430     0.736    uart_instance/D[0]
    SLICE_X2Y118         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.941     3.450    uart_instance/internal_clock_BUFG
    SLICE_X2Y118         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.235ns (31.629%)  route 0.508ns (68.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.508     0.742    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.235ns (31.629%)  route 0.508ns (68.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.508     0.742    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.235ns (31.629%)  route 0.508ns (68.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.508     0.742    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.235ns (31.629%)  route 0.508ns (68.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.508     0.742    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.445%)  route 0.512ns (68.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.512     0.747    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y136         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y136         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.445%)  route 0.512ns (68.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=709, routed)         0.512     0.747    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y136         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=813, routed)         0.943     3.452    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y136         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[19]/C





