
---------- Begin Simulation Statistics ----------
final_tick                                86648168000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151702                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752048                       # Number of bytes of host memory used
host_op_rate                                   275687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   659.19                       # Real time elapsed on the host
host_tick_rate                              131446898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     181729535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086648                       # Number of seconds simulated
sim_ticks                                 86648168000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20677129                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              37997                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1853124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23051882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10000493                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20677129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10676636                       # Number of indirect misses.
system.cpu.branchPred.lookups                23051882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  228332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1349491                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126543978                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99646917                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1853242                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15783777                       # Number of branches committed
system.cpu.commit.bw_lim_events              11359890                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        52426185                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              181729535                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     77879189                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.333480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.844436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     29279873     37.60%     37.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16487036     21.17%     58.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5905133      7.58%     66.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5584412      7.17%     73.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4288049      5.51%     79.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2340585      3.01%     82.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1494721      1.92%     83.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1139490      1.46%     85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11359890     14.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77879189                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     614173                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               134095                       # Number of function calls committed.
system.cpu.commit.int_insts                 181113108                       # Number of committed integer instructions.
system.cpu.commit.loads                      25443115                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       525203      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        139580327     76.81%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2035587      1.12%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10087      0.01%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10460      0.01%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20122      0.01%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25038906     13.78%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13940603      7.67%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       404209      0.22%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       157486      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         181729535                       # Class of committed instruction
system.cpu.commit.refs                       39541204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     181729535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.866482                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.866482                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     26186259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26186259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81204.301727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81204.301727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87808.871342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87808.871342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     26169754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26169754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1340277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1340277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        16505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    378105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    378105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4306                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101048.964012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101048.964012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99330.560237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99330.560237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14096601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14096601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    171277994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    171277994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    167371994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    167371994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1685                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.441296                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   139.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12459                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     40284555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40284555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83052.472198                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83052.472198                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91049.406443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91049.406443                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     40266355                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40266355                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1511554994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1511554994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        18200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18200                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        12209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    545476994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    545476994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     40284555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40284555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83052.472198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83052.472198                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91049.406443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91049.406443                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     40266355                       # number of overall hits
system.cpu.dcache.overall_hits::total        40266355                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1511554994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1511554994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        18200                       # number of overall misses
system.cpu.dcache.overall_misses::total         18200                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        12209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    545476994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    545476994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5991                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4964                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1022                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           6725.508684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         80575098                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.729553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5988                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          80575098                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.729553                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40272346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1682                       # number of writebacks
system.cpu.dcache.writebacks::total              1682                       # number of writebacks
system.cpu.decode.BlockedCycles               9880180                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              258360761                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 34475352                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  36489644                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1891639                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2848416                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    30930983                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         39782                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    15708542                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         15905                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    23051882                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  20555323                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47230478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                717628                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      149893509                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         4371                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1395                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 3783278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.266040                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           36457103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10228825                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.729910                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           85585231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.134645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.524556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42740312     49.94%     49.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2362412      2.76%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1715401      2.00%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2597749      3.04%     57.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4386132      5.12%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2908586      3.40%     66.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3272133      3.82%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1847416      2.16%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 23755090     27.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85585231                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    383488                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   561243                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     20555322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20555322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25577.532887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25577.532887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25034.475196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25034.475196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     19674470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19674470                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22530020999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22530020999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       880852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        880852                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       100987                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       100987                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19523510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19523510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037940                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037940                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       779865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       779865                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.790698                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     20555322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20555322                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25577.532887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25577.532887                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25034.475196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25034.475196                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     19674470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19674470                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  22530020999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22530020999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042853                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042853                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       880852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         880852                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       100987                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       100987                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19523510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19523510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037940                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037940                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       779865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       779865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     20555322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20555322                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25577.532887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25577.532887                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25034.475196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25034.475196                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     19674470                       # number of overall hits
system.cpu.icache.overall_hits::total        19674470                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  22530020999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22530020999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042853                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042853                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       880852                       # number of overall misses
system.cpu.icache.overall_misses::total        880852                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       100987                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       100987                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19523510999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19523510999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037940                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037940                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       779865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       779865                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 779606                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             26.228046                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         41890509                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.942709                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            779865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          41890509                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.942709                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20454335                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       779606                       # number of writebacks
system.cpu.icache.writebacks::total            779606                       # number of writebacks
system.cpu.idleCycles                         1062938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2201878                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17333314                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.426092                       # Inst execution rate
system.cpu.iew.exec_refs                     46632812                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15707860                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5863508                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34548503                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              53793                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            108797                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18881221                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234155655                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30924952                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4249298                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210216407                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    827                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 37199                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1891639                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 38483                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4704250                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        25866                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        49417                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          945                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9105387                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4783132                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          49417                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1780278                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         421600                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243465382                       # num instructions consuming a value
system.cpu.iew.wb_count                     207749341                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641462                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156173744                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.397620                       # insts written-back per cycle
system.cpu.iew.wb_sent                      208702780                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                329756382                       # number of integer regfile reads
system.cpu.int_regfile_writes               176284996                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.154093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.154093                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            935640      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             163002388     76.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2246524      1.05%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4784      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19774      0.01%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 912      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10690      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  569      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  447      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25901      0.01%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             236      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31399086     14.64%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15845992      7.39%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          661049      0.31%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         311425      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214465705                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1101814                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2161271                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       819175                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2550057                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4384259                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020443                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3683959     84.03%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     35      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   12      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 522308     11.91%     95.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119030      2.71%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30416      0.69%     99.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            28494      0.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              216812510                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          517405681                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    206930166                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284077675                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  233995125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214465705                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              160530                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        52426099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            666052                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         159817                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     81527123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85585231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.505873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.443313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29307231     34.24%     34.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8612813     10.06%     44.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10072727     11.77%     56.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7874039      9.20%     65.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8170487      9.55%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8230787      9.62%     84.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7049809      8.24%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4188120      4.89%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2079218      2.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85585231                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.475133                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    20555553                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           483                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           5138863                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2897421                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34548503                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18881221                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83860924                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                         86648169                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     86648168000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6178383                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             243935152                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                1647245                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 36212840                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  29380                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 66727                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             657865276                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              250674189                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           330413868                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37455855                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1693364                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1891639                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3834826                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 86478673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1217300                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        404135008                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11688                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                748                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8968807                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            710                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    300675019                       # The number of ROB reads
system.cpu.rob.rob_writes                   476104093                       # The number of ROB writes
system.cpu.timesIdled                          237539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           114                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       779861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         779861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118982.004430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118982.004430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98982.004430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98982.004430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         776249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             776249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    429763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    429763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    357523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    357523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3612                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104601.186552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104601.186552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84601.186552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84601.186552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   166                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    158680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     158680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.901367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            1517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1517                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    128340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    128340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.901367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         1517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1517                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109101.509798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109101.509798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89101.509798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89101.509798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    339633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    339633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.723113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         3113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    277373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    277373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.723113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3113                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       779473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       779473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       779473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           779473                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1682                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           779861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               785849                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118982.004430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107626.997840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112603.251638                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98982.004430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87626.997840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92603.251638                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               776249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   777607                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    429763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    498313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        928076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.004632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.773213                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010488                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4630                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8242                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    357523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    405713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    763236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.773213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8242                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          779861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              785849                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 118982.004430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107626.997840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112603.251638                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98982.004430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87626.997840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92603.251638                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              776249                       # number of overall hits
system.l2.overall_hits::.cpu.data                1358                       # number of overall hits
system.l2.overall_hits::total                  777607                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    429763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    498313000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       928076000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.004632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.773213                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010488                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3612                       # number of overall misses
system.l2.overall_misses::.cpu.data              4630                       # number of overall misses
system.l2.overall_misses::total                  8242                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    357523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    405713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    763236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.773213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8242                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4320                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4075                       # Occupied blocks per task id
system.l2.tags.avg_refs                    186.569154                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12570656                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     102.233536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2320.772607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1662.099061                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.566595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.405786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8416                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12570656                       # Number of tag accesses
system.l2.tags.tagsinuse                  4085.105205                       # Cycle average of tags in use
system.l2.tags.total_refs                     1570166                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 603                       # number of writebacks
system.l2.writebacks::total                       603                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    8984223.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41281.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22531.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         6.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.32                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2667893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2667893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2667893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3419807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6087699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         445387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2667893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3419807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6533087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         445387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               445387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.971014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.591134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.050036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          821     41.03%     41.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          505     25.24%     66.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          191      9.55%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           82      4.10%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      3.10%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      2.80%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      2.00%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      1.90%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206     10.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2001                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 527296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  527488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                38592                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       231168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        231168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         231168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         296320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38592                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     47666.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36273.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       231168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       296128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2667892.528322122060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3417591.010118067265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    172173000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167946750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 1138654545.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        36928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 426183.274873162911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 686608691000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                550                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                603                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.103324438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     233.942857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    124.299269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    659.854883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            21     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12     34.29%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    6229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8242                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8242                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.58                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6392                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   41195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   79465460000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               340119750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    185638500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     74.29%     74.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.86%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     22.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  603                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        603                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.15                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     423                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             92613600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  6611640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       477408630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            246.303543                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     15335000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84905538500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    470998000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     151867000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1046969500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              8204160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3514170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       180867360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                28445760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20406095580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21341750730                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          79254944750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2061900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             90836910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  7675500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       625268910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            247.834420                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     20680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      72540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84450900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    598441000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     134363250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1371243750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             10908960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  4079625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       229806720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                30380700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         171484560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20303006520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21474398445                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          78985765250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 950040                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       566080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       566080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  566080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            14521000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43781500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8242                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               6725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          603                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3264                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1517                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2339332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2356278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     99805888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       490880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100296768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86648168000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3133002000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2339595999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17970996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     38848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           790176                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 789458     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    716      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             790176                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       784571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1570426                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            567                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            4324                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            784170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       779606                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6999                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1683                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        779865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4305                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
