/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [50:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~((celloutsig_0_21z[7] | celloutsig_0_21z[9]) & celloutsig_0_22z[3]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[139]);
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z[10]) & celloutsig_0_4z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z | in_data[86]) & celloutsig_0_9z[6]);
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } >= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[111:108], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[165:159], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } >= { in_data[157], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[15:11] >= in_data[16:12];
  assign celloutsig_0_16z = celloutsig_0_5z[17:1] >= { celloutsig_0_14z[4], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[91:86] >= in_data[83:78];
  assign celloutsig_0_24z = celloutsig_0_22z[16:12] >= { celloutsig_0_11z[6:3], celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_13z[4:1] >= celloutsig_0_7z[5:2];
  assign celloutsig_1_4z = ! in_data[153:150];
  assign celloutsig_1_16z = ! { in_data[173:160], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_26z = ! { celloutsig_0_13z[3:1], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_28z = ! { celloutsig_0_19z[6:4], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_9z = { in_data[86:73], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[15:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_5z[18:6] % { 1'h1, celloutsig_0_5z[15:8], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_9z[10:9], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, in_data[86:72], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_7z = in_data[40] ? celloutsig_0_5z[10:5] : { celloutsig_0_5z[17:15], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_6z ? { celloutsig_0_11z[10:8], celloutsig_0_8z, celloutsig_0_10z } : celloutsig_0_7z[5:1];
  assign celloutsig_0_14z = celloutsig_0_6z ? { in_data[60:34], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z } : { celloutsig_0_9z[13:5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, 1'h0, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_17z ? { in_data[37:28], 1'h1, celloutsig_0_10z, celloutsig_0_1z } : { celloutsig_0_5z[12:3], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_21z = celloutsig_0_14z[20] ? { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_4z } : { celloutsig_0_14z[46:40], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[72:68] !== { in_data[63], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_14z[46:33], celloutsig_0_0z } !== { celloutsig_0_9z[13:1], celloutsig_0_32z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_5z[8:6], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z } !== { celloutsig_0_5z[19:0], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[47:25], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z } !== { celloutsig_0_14z[21:5], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z } !== { in_data[33:7], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_10z, celloutsig_0_13z } !== celloutsig_0_14z[44:39];
  assign celloutsig_0_37z = | { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_1_9z = | { in_data[136:131], celloutsig_1_7z };
  assign celloutsig_1_13z = | { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_12z = | { celloutsig_0_9z[13:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[53] & in_data[19];
  assign celloutsig_0_30z = ~^ celloutsig_0_19z[8:5];
  assign celloutsig_0_36z = ~^ { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_0z = ~((in_data[125] & in_data[126]) | in_data[149]);
  assign celloutsig_1_18z = ~((celloutsig_1_10z & celloutsig_1_8z) | celloutsig_1_16z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 22'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { in_data[32:18], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_38z = ~((celloutsig_0_14z[45] & celloutsig_0_13z[3]) | (celloutsig_0_20z & celloutsig_0_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_12z & celloutsig_1_12z) | (celloutsig_1_0z & celloutsig_1_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_5z) | (celloutsig_1_5z & celloutsig_1_7z));
  assign celloutsig_0_10z = ~((celloutsig_0_8z & celloutsig_0_5z[17]) | (in_data[2] & celloutsig_0_2z));
  assign celloutsig_0_20z = ~((in_data[38] & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_11z[3]));
  assign celloutsig_0_23z = ~((in_data[39] & celloutsig_0_22z[13]) | (celloutsig_0_4z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
