Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 04:21:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.528        0.000                      0                 1552        0.034        0.000                      0                 1552       48.750        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.528        0.000                      0                 1548        0.034        0.000                      0                 1548       48.750        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.615        0.000                      0                    4        0.937        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.134ns  (logic 4.978ns (19.048%)  route 21.156ns (80.952%))
  Logic Levels:           23  (LUT3=2 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 r  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.821    29.280    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.355    29.635 r  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           0.811    30.446    sm/D_states_q[7]_i_10_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.361    30.807 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.524    31.331    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X59Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)       -0.265   104.859    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.859    
                         arrival time                         -31.331    
  -------------------------------------------------------------------
                         slack                                 73.528    

Slack (MET) :             74.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.966ns  (logic 4.977ns (19.167%)  route 20.989ns (80.833%))
  Logic Levels:           23  (LUT3=2 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 r  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.821    29.280    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.355    29.635 r  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           1.168    30.803    sm/D_states_q[7]_i_10_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.360    31.163 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000    31.163    sm/D_states_d__0[6]
    SLICE_X59Y80         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)        0.047   105.171    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                         -31.163    
  -------------------------------------------------------------------
                         slack                                 74.008    

Slack (MET) :             74.021ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.937ns  (logic 4.949ns (19.081%)  route 20.988ns (80.919%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.821    29.280    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.355    29.635 f  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           1.167    30.802    sm/D_states_q[7]_i_10_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332    31.134 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.134    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X59Y80         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y80         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y80         FDSE (Setup_fdse_C_D)        0.031   105.155    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -31.134    
  -------------------------------------------------------------------
                         slack                                 74.021    

Slack (MET) :             74.141ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.720ns  (logic 4.949ns (19.242%)  route 20.771ns (80.758%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.821    29.280    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I0_O)        0.355    29.635 f  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           0.571    30.206    sm/D_states_q[7]_i_10_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.332    30.538 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379    30.917    sm/D_states_d__0[7]
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X59Y81         FDSE (Setup_fdse_C_D)       -0.067   105.058    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -30.917    
  -------------------------------------------------------------------
                         slack                                 74.141    

Slack (MET) :             74.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.460ns  (logic 4.713ns (18.512%)  route 20.747ns (81.488%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.416    28.875    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.327    29.202 r  sm/D_states_q[0]_i_5/O
                         net (fo=4, routed)           0.762    29.964    sm/D_states_q[0]_i_5_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    30.088 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.569    30.657    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.295   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X62Y79         FDSE (Setup_fdse_C_D)       -0.081   105.081    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                         -30.657    
  -------------------------------------------------------------------
                         slack                                 74.424    

Slack (MET) :             74.509ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.364ns  (logic 4.713ns (18.581%)  route 20.651ns (81.419%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.416    28.875    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.327    29.202 r  sm/D_states_q[0]_i_5/O
                         net (fo=4, routed)           0.897    30.100    sm/D_states_q[0]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I4_O)        0.124    30.224 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.338    30.561    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X62Y78         FDSE (Setup_fdse_C_D)       -0.067   105.071    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -30.561    
  -------------------------------------------------------------------
                         slack                                 74.509    

Slack (MET) :             74.511ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.399ns  (logic 4.481ns (17.642%)  route 20.918ns (82.358%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.684    28.184    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.124    28.308 r  sm/D_states_q[3]_i_19/O
                         net (fo=3, routed)           0.658    28.966    sm/D_states_q[3]_i_19_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    29.090 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.050    30.140    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.124    30.264 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332    30.596    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X60Y79         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X60Y79         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y79         FDSE (Setup_fdse_C_D)       -0.016   105.108    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.108    
                         arrival time                         -30.596    
  -------------------------------------------------------------------
                         slack                                 74.511    

Slack (MET) :             74.693ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.224ns  (logic 4.713ns (18.684%)  route 20.511ns (81.316%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.416    28.875    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.327    29.202 r  sm/D_states_q[0]_i_5/O
                         net (fo=4, routed)           0.757    29.960    sm/D_states_q[0]_i_5_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    30.084 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.338    30.421    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.295   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X62Y79         FDSE (Setup_fdse_C_D)       -0.047   105.115    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.115    
                         arrival time                         -30.421    
  -------------------------------------------------------------------
                         slack                                 74.693    

Slack (MET) :             74.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.286ns  (logic 4.713ns (18.639%)  route 20.573ns (81.361%))
  Logic Levels:           23  (LUT3=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.807    28.306    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.153    28.459 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.416    28.875    sm/D_states_q[7]_i_33_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.327    29.202 r  sm/D_states_q[0]_i_5/O
                         net (fo=4, routed)           1.157    30.359    sm/D_states_q[0]_i_5_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    30.483 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    30.483    sm/D_states_d__0[0]
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.295   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X62Y79         FDSE (Setup_fdse_C_D)        0.029   105.191    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                         -30.483    
  -------------------------------------------------------------------
                         slack                                 74.708    

Slack (MET) :             74.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.345ns  (logic 4.616ns (18.961%)  route 19.729ns (81.039%))
  Logic Levels:           22  (LUT4=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X62Y79         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=101, routed)         3.455     9.071    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.325     9.396 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           1.106    10.502    sm/ram_reg_i_149_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.354    10.856 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.154    11.010    sm/ram_reg_i_134_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    11.336 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.453    11.789    sm/ram_reg_i_109_n_0
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.913 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.856    12.769    L_reg/M_sm_ra1[2]
    SLICE_X47Y74         MUXF7 (Prop_muxf7_S_O)       0.276    13.045 f  L_reg/ram_reg_i_44/O
                         net (fo=28, routed)          3.085    16.131    sm/M_alum_a[0]
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.325    16.456 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.831    17.287    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.348    17.635 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.452    18.087    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    18.211 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.590    18.800    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.653    19.577    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.701 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.582    20.283    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.407 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.659    21.066    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.190 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.454    21.644    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.768 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.573    22.342    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.466 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.420    22.886    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.010 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.749    23.758    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124    23.882 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.486    24.368    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.492 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    25.247    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.371 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.415    25.786    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.465    26.375    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.499 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.808    27.307    display/M_alum_out[0]
    SLICE_X52Y71         LUT4 (Prop_lut4_I1_O)        0.150    27.457 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           1.147    28.604    sm/override_address[0]
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.357    28.961 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581    29.542    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -29.542    
  -------------------------------------------------------------------
                         slack                                 74.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.883    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.800    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.883    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.800    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.883    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.800    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr2/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.883    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y86         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.800    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.945    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y84         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.045    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y84         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.945    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y84         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.045    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y84         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y74   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y68   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y65   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.580ns (9.739%)  route 5.376ns (90.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=101, routed)         4.787    10.439    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.563 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.588    11.152    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X60Y83         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.580ns (9.739%)  route 5.376ns (90.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=101, routed)         4.787    10.439    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.563 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.588    11.152    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X60Y83         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.580ns (9.739%)  route 5.376ns (90.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=101, routed)         4.787    10.439    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.563 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.588    11.152    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X60Y83         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 93.615    

Slack (MET) :             93.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.580ns (9.739%)  route 5.376ns (90.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=101, routed)         4.787    10.439    sm/D_states_q_reg[0]_rep__1_1
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.563 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.588    11.152    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X60Y83         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 93.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=194, routed)         0.504     2.174    sm/D_states_q[7]
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.219 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.191     2.411    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=194, routed)         0.504     2.174    sm/D_states_q[7]
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.219 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.191     2.411    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=194, routed)         0.504     2.174    sm/D_states_q[7]
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.219 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.191     2.411    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=194, routed)         0.504     2.174    sm/D_states_q[7]
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.219 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.191     2.411    fifo_reset_cond/AS[0]
    SLICE_X60Y83         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y83         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.937    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.566ns  (logic 11.706ns (32.014%)  route 24.859ns (67.986%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=13, routed)          1.606     7.188    L_reg/M_sm_pac[12]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.340 f  L_reg/L_3dbe6ab6_remainder0_carry__0_i_12/O
                         net (fo=1, routed)           0.749     8.089    L_reg/L_3dbe6ab6_remainder0_carry__0_i_12_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.332     8.421 r  L_reg/L_3dbe6ab6_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.990     9.411    L_reg/L_3dbe6ab6_remainder0_carry__0_i_9_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.152     9.563 f  L_reg/L_3dbe6ab6_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.301     9.864    L_reg/L_3dbe6ab6_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    10.190 r  L_reg/L_3dbe6ab6_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.025    11.215    L_reg/L_3dbe6ab6_remainder0_carry_i_8_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.152    11.367 r  L_reg/L_3dbe6ab6_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.755    12.122    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.720 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.720    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.837 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.837    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.056 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.982    14.038    L_reg/L_3dbe6ab6_remainder0[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.295    14.333 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.840    15.173    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I0_O)        0.124    15.297 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.950    16.248    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.372 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.024    17.396    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.152    17.548 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.691    18.239    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.372    18.611 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.050    19.661    L_reg/i__carry_i_11_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.989 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.321    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.828 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.828    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.942 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.942    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.276 f  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.808    22.084    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.303    22.387 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.154    22.541    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    22.665 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.017    23.682    L_reg/i__carry_i_14_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.150    23.832 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.468    24.300    L_reg/i__carry_i_25_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.328    24.628 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.823    25.452    L_reg/i__carry_i_20_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.576 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.705    26.281    L_reg/i__carry_i_13_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.150    26.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.133    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.326    27.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.009 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.123 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.123    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.436 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.647    29.083    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.306    29.389 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.386    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.510 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.180    31.690    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    31.814 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.817    32.631    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    32.755 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.312    34.066    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I3_O)        0.124    34.190 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.933    38.123    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.692 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.692    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.409ns  (logic 11.944ns (32.804%)  route 24.465ns (67.196%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=13, routed)          1.606     7.188    L_reg/M_sm_pac[12]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.340 f  L_reg/L_3dbe6ab6_remainder0_carry__0_i_12/O
                         net (fo=1, routed)           0.749     8.089    L_reg/L_3dbe6ab6_remainder0_carry__0_i_12_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.332     8.421 r  L_reg/L_3dbe6ab6_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.990     9.411    L_reg/L_3dbe6ab6_remainder0_carry__0_i_9_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.152     9.563 f  L_reg/L_3dbe6ab6_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.301     9.864    L_reg/L_3dbe6ab6_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    10.190 r  L_reg/L_3dbe6ab6_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.025    11.215    L_reg/L_3dbe6ab6_remainder0_carry_i_8_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.152    11.367 r  L_reg/L_3dbe6ab6_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.755    12.122    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.720 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.720    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.837 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.837    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.056 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.982    14.038    L_reg/L_3dbe6ab6_remainder0[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.295    14.333 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.840    15.173    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I0_O)        0.124    15.297 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.950    16.248    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.372 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.024    17.396    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.152    17.548 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.691    18.239    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.372    18.611 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.050    19.661    L_reg/i__carry_i_11_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.989 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.321    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.828 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.828    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.942 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.942    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.276 f  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.808    22.084    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.303    22.387 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.154    22.541    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    22.665 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.017    23.682    L_reg/i__carry_i_14_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.150    23.832 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.468    24.300    L_reg/i__carry_i_25_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.328    24.628 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.823    25.452    L_reg/i__carry_i_20_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.576 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.705    26.281    L_reg/i__carry_i_13_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.150    26.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.133    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.326    27.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.009 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.123 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.123    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.436 r  aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.647    29.083    aseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.306    29.389 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.386    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I1_O)        0.124    30.510 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.180    31.690    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    31.814 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.817    32.631    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    32.755 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.312    34.066    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I3_O)        0.152    34.218 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.539    37.757    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.535 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.535    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.335ns  (logic 12.066ns (33.207%)  route 24.269ns (66.793%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.215     7.763    L_reg/M_sm_timer[8]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.296     8.059 r  L_reg/L_3dbe6ab6_remainder0_carry_i_21__1/O
                         net (fo=3, routed)           0.598     8.657    L_reg/L_3dbe6ab6_remainder0_carry_i_21__1_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.781 f  L_reg/L_3dbe6ab6_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.205     9.986    L_reg/L_3dbe6ab6_remainder0_carry_i_17__1_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.152    10.138 f  L_reg/L_3dbe6ab6_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.957    11.095    L_reg/L_3dbe6ab6_remainder0_carry_i_19__1_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.348    11.443 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    12.439    L_reg/L_3dbe6ab6_remainder0_carry_i_10__1_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.767 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.767    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.410 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.859    14.269    L_reg/L_3dbe6ab6_remainder0_3[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.307    14.576 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.414    15.990    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.846    16.959    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.152    17.111 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.987    18.098    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.354    18.452 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.182    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.352    19.534 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.661    20.194    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.318    20.512 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.685    21.197    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.908 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.908    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.022    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.356 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.191    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.303    23.494 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    23.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.822    24.726    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.154    24.880 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.200    26.081    L_reg/i__carry_i_13__3_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.327    26.408 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.751    27.158    L_reg/i__carry_i_18__3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.282 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    28.116    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.150    28.266 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    28.939    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.265 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.265    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.815 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.815    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.929 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.929    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.151 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.009    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.299    31.308 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    31.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.122    33.192    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.124    33.316 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    33.823    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.947 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.039    34.985    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I1_O)        0.152    35.137 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.554    37.691    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.464 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.464    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.298ns  (logic 12.048ns (33.193%)  route 24.249ns (66.807%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.215     7.763    L_reg/M_sm_timer[8]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.296     8.059 r  L_reg/L_3dbe6ab6_remainder0_carry_i_21__1/O
                         net (fo=3, routed)           0.598     8.657    L_reg/L_3dbe6ab6_remainder0_carry_i_21__1_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.781 f  L_reg/L_3dbe6ab6_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.205     9.986    L_reg/L_3dbe6ab6_remainder0_carry_i_17__1_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.152    10.138 f  L_reg/L_3dbe6ab6_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.957    11.095    L_reg/L_3dbe6ab6_remainder0_carry_i_19__1_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.348    11.443 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    12.439    L_reg/L_3dbe6ab6_remainder0_carry_i_10__1_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.767 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.767    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.410 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.859    14.269    L_reg/L_3dbe6ab6_remainder0_3[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.307    14.576 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.414    15.990    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.846    16.959    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.152    17.111 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.987    18.098    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.354    18.452 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.182    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.352    19.534 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.661    20.194    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.318    20.512 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.685    21.197    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.908 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.908    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.022    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.356 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.191    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.303    23.494 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    23.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.822    24.726    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.154    24.880 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.200    26.081    L_reg/i__carry_i_13__3_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.327    26.408 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.751    27.158    L_reg/i__carry_i_18__3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.282 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    28.116    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.150    28.266 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    28.939    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.265 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.265    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.815 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.815    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.929 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.929    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.151 f  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.009    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.299    31.308 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    31.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.070 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    33.078 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.743    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.867 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.015    34.882    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I3_O)        0.153    35.035 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.638    37.672    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.427 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.427    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.233ns  (logic 12.435ns (34.318%)  route 23.799ns (65.682%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=12, routed)          1.883     7.472    L_reg/M_sm_pbc[13]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.152     7.624 f  L_reg/L_3dbe6ab6_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.824     8.448    L_reg/L_3dbe6ab6_remainder0_carry_i_23__0_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.332     8.780 f  L_reg/L_3dbe6ab6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.597     9.377    L_reg/L_3dbe6ab6_remainder0_carry_i_12__0_n_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.527 f  L_reg/L_3dbe6ab6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.857    10.384    L_reg/L_3dbe6ab6_remainder0_carry_i_20__0_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.356    10.740 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.714    L_reg/L_3dbe6ab6_remainder0_carry_i_10__0_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.040 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.040    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.573    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.896 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.145    14.041    L_reg/L_3dbe6ab6_remainder0_1[5]
    SLICE_X42Y61         LUT3 (Prop_lut3_I2_O)        0.306    14.347 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.970    15.317    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.441 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.096    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I3_O)        0.148    16.244 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    17.108    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.354    17.462 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.125    18.586    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.356    18.942 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.968    19.910    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.376    20.286 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.483    20.769    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.478 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.478    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.592 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.592    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.814 f  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.158    22.972    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.299    23.271 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.704    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.828 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.161    24.989    L_reg/i__carry_i_14__0_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.141 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.592    L_reg/i__carry_i_25__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.735    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.859 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.835    27.693    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.547    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.873 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.873    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.423 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.423    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.537 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.537    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.871 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.005    30.876    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.303    31.179 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    31.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.777 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.725    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.849 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.466    33.315    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.439 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.839    34.278    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.152    34.430 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.166    37.597    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.366 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.366    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.208ns  (logic 12.054ns (33.290%)  route 24.154ns (66.710%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.215     7.763    L_reg/M_sm_timer[8]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.296     8.059 r  L_reg/L_3dbe6ab6_remainder0_carry_i_21__1/O
                         net (fo=3, routed)           0.598     8.657    L_reg/L_3dbe6ab6_remainder0_carry_i_21__1_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.781 f  L_reg/L_3dbe6ab6_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.205     9.986    L_reg/L_3dbe6ab6_remainder0_carry_i_17__1_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.152    10.138 f  L_reg/L_3dbe6ab6_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.957    11.095    L_reg/L_3dbe6ab6_remainder0_carry_i_19__1_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.348    11.443 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    12.439    L_reg/L_3dbe6ab6_remainder0_carry_i_10__1_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.767 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.767    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.410 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.859    14.269    L_reg/L_3dbe6ab6_remainder0_3[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.307    14.576 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.414    15.990    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.846    16.959    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.152    17.111 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.987    18.098    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.354    18.452 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.182    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.352    19.534 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.661    20.194    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.318    20.512 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.685    21.197    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.908 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.908    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.022    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.356 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.191    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.303    23.494 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    23.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.822    24.726    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.154    24.880 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.200    26.081    L_reg/i__carry_i_13__3_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.327    26.408 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.751    27.158    L_reg/i__carry_i_18__3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.282 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    28.116    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.150    28.266 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    28.939    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.265 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.265    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.815 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.815    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.929 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.929    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.151 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.009    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.299    31.308 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    31.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.122    33.192    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.124    33.316 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    33.823    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.947 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    34.995    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I0_O)        0.150    35.145 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.429    37.574    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.337 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.337    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.025ns  (logic 12.374ns (34.347%)  route 23.652ns (65.653%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=12, routed)          1.883     7.472    L_reg/M_sm_pbc[13]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.152     7.624 f  L_reg/L_3dbe6ab6_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.824     8.448    L_reg/L_3dbe6ab6_remainder0_carry_i_23__0_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.332     8.780 f  L_reg/L_3dbe6ab6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.597     9.377    L_reg/L_3dbe6ab6_remainder0_carry_i_12__0_n_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.527 f  L_reg/L_3dbe6ab6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.857    10.384    L_reg/L_3dbe6ab6_remainder0_carry_i_20__0_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.356    10.740 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.714    L_reg/L_3dbe6ab6_remainder0_carry_i_10__0_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.040 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.040    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.573    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.896 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.145    14.041    L_reg/L_3dbe6ab6_remainder0_1[5]
    SLICE_X42Y61         LUT3 (Prop_lut3_I2_O)        0.306    14.347 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.970    15.317    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.441 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.096    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I3_O)        0.148    16.244 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    17.108    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.354    17.462 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.125    18.586    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.356    18.942 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.968    19.910    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.376    20.286 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.483    20.769    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.478 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.478    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.592 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.592    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.814 f  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.158    22.972    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.299    23.271 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.704    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.828 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.161    24.989    L_reg/i__carry_i_14__0_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.141 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.592    L_reg/i__carry_i_25__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.735    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.859 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.835    27.693    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.547    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.873 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.873    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.423 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.423    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.537 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.537    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.871 f  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.005    30.876    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.303    31.179 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    31.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.777 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.725    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.849 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.466    33.315    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.439 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.849    34.288    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.150    34.438 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.009    37.448    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.158 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.158    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.017ns  (logic 12.181ns (33.819%)  route 23.836ns (66.181%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=12, routed)          1.883     7.472    L_reg/M_sm_pbc[13]
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.152     7.624 f  L_reg/L_3dbe6ab6_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.824     8.448    L_reg/L_3dbe6ab6_remainder0_carry_i_23__0_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.332     8.780 f  L_reg/L_3dbe6ab6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.597     9.377    L_reg/L_3dbe6ab6_remainder0_carry_i_12__0_n_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.150     9.527 f  L_reg/L_3dbe6ab6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.857    10.384    L_reg/L_3dbe6ab6_remainder0_carry_i_20__0_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.356    10.740 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.714    L_reg/L_3dbe6ab6_remainder0_carry_i_10__0_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.040 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.040    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.573    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.896 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.145    14.041    L_reg/L_3dbe6ab6_remainder0_1[5]
    SLICE_X42Y61         LUT3 (Prop_lut3_I2_O)        0.306    14.347 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.970    15.317    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.441 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.096    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I3_O)        0.148    16.244 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    17.108    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.354    17.462 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.125    18.586    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.356    18.942 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.968    19.910    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.376    20.286 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.483    20.769    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.478 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.478    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.592 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.592    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.814 f  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.158    22.972    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.299    23.271 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.704    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.828 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.161    24.989    L_reg/i__carry_i_14__0_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.141 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.592    L_reg/i__carry_i_25__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.918 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    26.735    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.859 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.835    27.693    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.547    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.873 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.873    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.423 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.423    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.537 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.537    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.871 r  bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.005    30.876    bseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.303    31.179 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    31.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.777 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.725    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    32.849 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.466    33.315    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.439 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.849    34.288    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.124    34.412 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.194    37.606    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.150 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.150    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.999ns  (logic 11.821ns (32.835%)  route 24.179ns (67.165%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.215     7.763    L_reg/M_sm_timer[8]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.296     8.059 r  L_reg/L_3dbe6ab6_remainder0_carry_i_21__1/O
                         net (fo=3, routed)           0.598     8.657    L_reg/L_3dbe6ab6_remainder0_carry_i_21__1_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.781 f  L_reg/L_3dbe6ab6_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.205     9.986    L_reg/L_3dbe6ab6_remainder0_carry_i_17__1_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.152    10.138 f  L_reg/L_3dbe6ab6_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.957    11.095    L_reg/L_3dbe6ab6_remainder0_carry_i_19__1_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.348    11.443 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    12.439    L_reg/L_3dbe6ab6_remainder0_carry_i_10__1_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.767 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.767    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.410 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.859    14.269    L_reg/L_3dbe6ab6_remainder0_3[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.307    14.576 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.414    15.990    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.846    16.959    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.152    17.111 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.987    18.098    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.354    18.452 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.182    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.352    19.534 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.661    20.194    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.318    20.512 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.685    21.197    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.908 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.908    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.022    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.356 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.191    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.303    23.494 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    23.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.822    24.726    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.154    24.880 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.200    26.081    L_reg/i__carry_i_13__3_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.327    26.408 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.751    27.158    L_reg/i__carry_i_18__3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.282 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    28.116    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.150    28.266 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    28.939    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.265 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.265    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.815 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.815    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.929 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.929    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.151 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.009    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.299    31.308 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    31.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    33.078 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.743    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.867 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.015    34.882    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I3_O)        0.124    35.006 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.567    37.573    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.128 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.128    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 11.818ns (32.890%)  route 24.115ns (67.110%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.215     7.763    L_reg/M_sm_timer[8]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.296     8.059 r  L_reg/L_3dbe6ab6_remainder0_carry_i_21__1/O
                         net (fo=3, routed)           0.598     8.657    L_reg/L_3dbe6ab6_remainder0_carry_i_21__1_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.781 f  L_reg/L_3dbe6ab6_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.205     9.986    L_reg/L_3dbe6ab6_remainder0_carry_i_17__1_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.152    10.138 f  L_reg/L_3dbe6ab6_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.957    11.095    L_reg/L_3dbe6ab6_remainder0_carry_i_19__1_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.348    11.443 r  L_reg/L_3dbe6ab6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    12.439    L_reg/L_3dbe6ab6_remainder0_carry_i_10__1_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.328    12.767 r  L_reg/L_3dbe6ab6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.767    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.410 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.859    14.269    L_reg/L_3dbe6ab6_remainder0_3[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.307    14.576 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.414    15.990    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.846    16.959    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.152    17.111 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.987    18.098    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.354    18.452 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.182    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.352    19.534 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.661    20.194    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.318    20.512 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.685    21.197    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.908 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.908    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.022 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.022    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.356 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    23.191    L_reg/L_3dbe6ab6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y77         LUT5 (Prop_lut5_I4_O)        0.303    23.494 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    23.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.822    24.726    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.154    24.880 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.200    26.081    L_reg/i__carry_i_13__3_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.327    26.408 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.751    27.158    L_reg/i__carry_i_18__3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.282 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    28.116    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.150    28.266 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    28.939    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.265 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.265    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.815 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.815    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.929 r  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.929    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.151 f  timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.009    timerseg_driver/decimal_renderer/L_3dbe6ab6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.299    31.308 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    31.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.070 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    32.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    33.078 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.743    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.867 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.029    34.896    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y78         LUT3 (Prop_lut3_I2_O)        0.124    35.020 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.489    37.509    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.062 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.062    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.371ns (79.854%)  route 0.346ns (20.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.024    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.254 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.254    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.376ns (79.753%)  route 0.349ns (20.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.349     2.027    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.262 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.262    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.411ns (80.172%)  route 0.349ns (19.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.014    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.283     3.297 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.297    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.413ns (77.334%)  route 0.414ns (22.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.079    io_led_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.364 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.364    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.350ns (70.843%)  route 0.555ns (29.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.555     2.203    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.412 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.412    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.383ns (70.923%)  route 0.567ns (29.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.567     2.215    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.457 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.457    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_465860381[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.409ns (72.683%)  route 0.530ns (27.317%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.591     1.535    forLoop_idx_0_465860381[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_465860381[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_465860381[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.170     1.846    forLoop_idx_0_465860381[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  forLoop_idx_0_465860381[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=25, routed)          0.360     2.250    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.474 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.396ns (70.808%)  route 0.575ns (29.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.575     2.246    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.478 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.478    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_465860381[2].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.408ns (71.846%)  route 0.552ns (28.154%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_465860381[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_465860381[2].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_465860381[2].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.132     1.806    forLoop_idx_0_465860381[2].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  forLoop_idx_0_465860381[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=30, routed)          0.419     2.271    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.493 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.493    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.454ns (65.064%)  route 0.780ns (34.936%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.219     1.889    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.496    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.741 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.741    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_465860381[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.626ns (25.949%)  route 4.641ns (74.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.091     5.593    forLoop_idx_0_465860381[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.717 r  forLoop_idx_0_465860381[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.550     6.267    forLoop_idx_0_465860381[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y69         SRL16E                                       r  forLoop_idx_0_465860381[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497     4.901    forLoop_idx_0_465860381[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRL16E                                       r  forLoop_idx_0_465860381[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.132ns  (logic 1.624ns (26.484%)  route 4.508ns (73.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           4.040     5.540    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.664 r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.468     6.132    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y86         SRL16E                                       r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438     4.842    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y86         SRL16E                                       r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.612ns (27.263%)  route 4.299ns (72.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.968     5.455    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.579 r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.332     5.911    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.506     4.910    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.614ns (28.721%)  route 4.005ns (71.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.162    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.286 r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.332     5.619    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.506     4.910    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.586ns (33.005%)  route 3.219ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.651     4.113    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.237 r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__4/O
                         net (fo=1, routed)           0.568     4.805    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X46Y82         SRL16E                                       r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.430     4.834    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X46Y82         SRL16E                                       r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.617ns (38.379%)  route 2.597ns (61.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.065     3.558    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.532     4.214    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497     4.901    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.592ns (42.681%)  route 2.138ns (57.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     3.275    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.399 r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.331     3.730    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y89         SRL16E                                       r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y89         SRL16E                                       r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.483ns  (logic 1.496ns (42.936%)  route 1.988ns (57.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.988     3.483    reset_cond/AS[0]
    SLICE_X54Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 1.496ns (44.438%)  route 1.870ns (55.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.870     3.365    reset_cond/AS[0]
    SLICE_X58Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 1.496ns (44.438%)  route 1.870ns (55.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.870     3.365    reset_cond/AS[0]
    SLICE_X58Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.263ns (26.213%)  route 0.741ns (73.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.004    reset_cond/AS[0]
    SLICE_X58Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.263ns (26.213%)  route 0.741ns (73.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.004    reset_cond/AS[0]
    SLICE_X58Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.263ns (26.213%)  route 0.741ns (73.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.004    reset_cond/AS[0]
    SLICE_X58Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.263ns (24.152%)  route 0.827ns (75.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.827     1.090    reset_cond/AS[0]
    SLICE_X54Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.281ns (25.042%)  route 0.841ns (74.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.730     0.966    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.111     1.122    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y89         SRL16E                                       r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.861     2.051    forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y89         SRL16E                                       r  forLoop_idx_0_269261624[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.306ns (23.366%)  route 1.004ns (76.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.826     1.087    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.132 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.178     1.310    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.275ns (17.097%)  route 1.333ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.157     1.387    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.432 r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__4/O
                         net (fo=1, routed)           0.176     1.608    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X46Y82         SRL16E                                       r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.823     2.013    forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X46Y82         SRL16E                                       r  forLoop_idx_0_269261624[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.302ns (14.545%)  route 1.777ns (85.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.665     1.922    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.967 r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.112     2.079    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.860     2.050    forLoop_idx_0_465860381[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.203ns  (logic 0.313ns (14.185%)  route 1.891ns (85.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.730     1.997    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.042 r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.161     2.203    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y86         SRL16E                                       r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.829     2.019    forLoop_idx_0_465860381[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y86         SRL16E                                       r  forLoop_idx_0_465860381[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.212ns  (logic 0.300ns (13.577%)  route 1.911ns (86.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.800     2.055    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.100 r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.112     2.212    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.860     2.050    forLoop_idx_0_465860381[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         SRL16E                                       r  forLoop_idx_0_465860381[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





