WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2550341 heartbeat IPC: 3.92105 cumulative IPC: 3.92105 (Simulation time: 0 hr 0 min 49 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2550342 cumulative IPC: 3.92105 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2550342 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 7542095 heartbeat IPC: 2.00331 cumulative IPC: 2.00331 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 12495744 heartbeat IPC: 2.01872 cumulative IPC: 2.01098 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 17445402 heartbeat IPC: 2.02035 cumulative IPC: 2.0141 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 22389810 heartbeat IPC: 2.02249 cumulative IPC: 2.01619 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 29876575 heartbeat IPC: 1.3357 cumulative IPC: 1.82975 (Simulation time: 0 hr 8 min 33 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 27326234 cumulative IPC: 1.82975 (Simulation time: 0 hr 8 min 33 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 27326234 (Simulation time: 0 hr 8 min 33 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82975 instructions: 50000001 cycles: 27326234
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 91.9139
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:    3984708  HIT:    3806971  MISS:     177737
LLC LOAD         ACCESS:    3460230  HIT:    3309625  MISS:     150605
LLC RFO          ACCESS:     264613  HIT:     239940  MISS:      24673
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     255410  HIT:     255410  MISS:          0
LLC TRANSLATION  ACCESS:       4455  HIT:       1996  MISS:       2459
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 710.373 cycles
cpu0_DTLB TOTAL       ACCESS:   17234794  HIT:   13619013  MISS:    3615781
cpu0_DTLB LOAD         ACCESS:   17234794  HIT:   13619013  MISS:    3615781
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.77796 cycles
cpu0_ITLB TOTAL       ACCESS:    5945007  HIT:    5944890  MISS:        117
cpu0_ITLB LOAD         ACCESS:    5945007  HIT:    5944890  MISS:        117
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 210.924 cycles
cpu0_L1D TOTAL       ACCESS:   29043768  HIT:   15186795  MISS:   13856973
cpu0_L1D LOAD         ACCESS:   23740699  HIT:   11281929  MISS:   12458770
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5262766  HIT:    3904753  MISS:    1358013
cpu0_L1D TRANSLATION  ACCESS:      40303  HIT:        113  MISS:      40190
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.9771 cycles
cpu0_L1I TOTAL       ACCESS:    8359737  HIT:    6581141  MISS:    1778596
cpu0_L1I LOAD         ACCESS:    8359737  HIT:    6581141  MISS:    1778596
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.4951 cycles
cpu0_L2C TOTAL       ACCESS:    5342196  HIT:    1377537  MISS:    3964659
cpu0_L2C LOAD         ACCESS:    4752311  HIT:    1292062  MISS:    3460249
cpu0_L2C RFO          ACCESS:     293789  HIT:      29125  MISS:     264664
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     291592  HIT:      56301  MISS:     235291
cpu0_L2C TRANSLATION  ACCESS:       4504  HIT:         49  MISS:       4455
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 50.8192 cycles
cpu0_STLB TOTAL       ACCESS:    2210819  HIT:    2207761  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2210819  HIT:    2207761  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 915.214 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      80001
  ROW_BUFFER_MISS:      97736
 AVG DBUS CONGESTED CYCLE:    3.97019
 WQ ROW_BUFFER_HIT:       5355
  ROW_BUFFER_MISS:      28201  FULL:          0

