Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db'
Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db'
Loading db file '/home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Wed May 14 22:02:00 2025
****************************************


Library(s) Used:

    saed32lvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db)


Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
dig_tx_system          8000              saed32hvt_ss0p7v125c
dig_tx_clock_gating_0  ForQA             saed32hvt_ss0p7v125c
dig_tx_rst_sync_0      ForQA             saed32hvt_ss0p7v125c
dig_tx_rst_sync_1      ForQA             saed32hvt_ss0p7v125c
spi_slave              8000              saed32hvt_ss0p7v125c
dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1
                       8000              saed32hvt_ss0p7v125c
dig_tx_pulse_delayed   ForQA             saed32hvt_ss0p7v125c
dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                       8000              saed32hvt_ss0p7v125c
dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                       8000              saed32hvt_ss0p7v125c
dig_tx_control_unit    ForQA             saed32hvt_ss0p7v125c
dig_tx_serializer_32_16_24_55557a
                       8000              saed32hvt_ss0p7v125c
dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                       8000              saed32hvt_ss0p7v125c
dig_tx_pow_man_unit    ForQA             saed32hvt_ss0p7v125c
spi_slave_DW01_inc_0   ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH3_0
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH3_1
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3
                       8000              saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH2_0
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_synchronizer_PTR_WIDTH2_1
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_wr_ptr_handler_PTR_WIDTH2
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_re_ptr_handler_PTR_WIDTH2
                       ForQA             saed32hvt_ss0p7v125c
dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                       8000              saed32hvt_ss0p7v125c
dig_tx_clock_gating_1  ForQA             saed32hvt_ss0p7v125c


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
dig_tx_system                            54.613  689.357 4.66e+08 1.21e+03 100.0
  u_dig_tx_pow_man_unit (dig_tx_pow_man_unit)
                                          0.000    0.000 4.81e+05    0.481   0.0
  u_dig_tx_crc (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                          0.748   84.168 4.24e+07  127.363  10.5
  u_dig_tx_serializer (dig_tx_serializer_32_16_24_55557a)
                                          0.352   42.085 3.41e+07   76.508   6.3
  u_dig_tx_control_unit (dig_tx_control_unit)
                                       5.94e-03   12.609 1.37e+07   26.317   2.2
  u_dig_tx_reg_file (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                          1.318  158.410 8.78e+07  247.503  20.5
  u_dig_tx_asyn_fifo_write (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                          0.363   96.657 5.83e+07  155.357  12.8
    fifom (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                       5.47e-03   49.385 3.03e+07   79.720   6.6
    rptr_h (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                          0.173   10.961 8.41e+06   19.544   1.6
    wptr_h (dig_tx_fifo_wr_ptr_handler_PTR_WIDTH2)
                                          0.183   14.770 9.50e+06   24.450   2.0
    sync_rptr (dig_tx_fifo_synchronizer_PTR_WIDTH2_1)
                                       2.74e-04   12.600 5.08e+06   17.677   1.5
    sync_wptr (dig_tx_fifo_synchronizer_PTR_WIDTH2_0)
                                       4.15e-04    8.941 5.03e+06   13.967   1.2
  u_dig_tx_pulse_delayed (dig_tx_pulse_delayed)
                                       1.85e-04    4.253 8.82e+05    5.135   0.4
  u_dig_tx_asyn_fifo_read (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1)
                                          0.936  202.383 1.66e+08  369.190  30.5
    fifom (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3)
                                       1.63e-02  140.230 1.19e+08  259.723  21.5
    rptr_h (dig_tx_fifo_re_ptr_handler_PTR_WIDTH3)
                                          0.238   19.598 1.92e+07   39.012   3.2
    wptr_h (dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3)
                                          0.218   13.605 1.33e+07   27.161   2.2
    sync_rptr (dig_tx_fifo_synchronizer_PTR_WIDTH3_1)
                                          0.189   11.986 6.82e+06   18.997   1.6
    sync_wptr (dig_tx_fifo_synchronizer_PTR_WIDTH3_0)
                                          0.203   16.858 6.89e+06   23.954   2.0
  u_spi_slave (spi_slave)                 2.919   79.802 5.65e+07  139.266  11.5
    r102 (spi_slave_DW01_inc_0)        5.85e-04 2.27e-03 3.17e+06    3.178   0.3
  u_dig_tx_rst_sync_sys (dig_tx_rst_sync_1)
                                       2.56e-02    4.016 2.03e+06    6.072   0.5
  u_dig_tx_rst_sync_spi (dig_tx_rst_sync_0)
                                          0.129    3.025 1.07e+06    4.227   0.3
  u_dig_tx_spi_clock_gating (dig_tx_clock_gating_1)
                                         32.044    0.644 1.08e+06   33.769   2.8
  u_dig_tx_sys_clock_gating (dig_tx_clock_gating_0)
                                         15.349    1.216 1.08e+06   17.642   1.5
1
