# 341VerilogLabs
<h2>Collection of Labs from CECS 341 Computer Architecture Organization</h2>

<h4> Lab 6, Final MIPS Data Path (R-Type, I-Type, J-Type) Generated Schematic:</h4>
<img src = #>

<h4>Lab 5, MIPS Data Path (R-Type, I-Type) Generated Schematic:</h4>
<img src = https://github.com/JFraire1/341VerilogLabs/blob/main/images/Lab5Schematic.png>

<h4>Lab 4, MIPS Data Path (R-Type ONLY) Generated Schematic:</h4>
<img src = #>

<h4>Lab 3, Arithmetic Logic Unit Generated Schematic:</h4>
<img src = #>

<h4>Lab 2B, 4Bit Adder Subtractor Generated Schematics:</h4>
<img src = https://github.com/JFraire1/341VerilogLabs/blob/main/images/Lab2BSchematic.png>

<h4>Lab 2A, Practice Circuits Generated Schematic:</h4>
<img src = https://github.com/JFraire1/341VerilogLabs/blob/main/images/Lab2ASchematic1.png>

<img src = https://github.com/JFraire1/341VerilogLabs/blob/main/images/Lab2ASchematic2.png>
