-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits\hdlsrc\fec_ber_hw_V2\random_number_generator_src_Random_Number_Generator.vhd
-- Created: 2022-10-27 12:01:58
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1.5625e-09
-- Target subsystem base rate: 6.25e-09
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        6.25e-09
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- m00_axis_tvalid               ce_out        6.25e-09
-- m00_axis_tdata                ce_out        6.25e-09
-- m01_axis_tvalid               ce_out        6.25e-09
-- m01_axis_tdata                ce_out        6.25e-09
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: random_number_generator_src_Random_Number_Generator
-- Source Path: fec_ber_hw_V2/Random Number Generator
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY random_number_generator_src_Random_Number_Generator IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        aximm_enable                      :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        aximm_bits                        :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        aximm_reset                       :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        ce_out                            :   OUT   std_logic;
        m00_axis_tvalid                   :   OUT   std_logic;
        m00_axis_tdata                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        m01_axis_tvalid                   :   OUT   std_logic;
        m01_axis_tdata                    :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END random_number_generator_src_Random_Number_Generator;


ARCHITECTURE rtl OF random_number_generator_src_Random_Number_Generator IS

  -- Component Declarations
  COMPONENT random_number_generator_src_rising_edge
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_4_0                       :   IN    std_logic;
          in_rsvd                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
          pulse                           :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT random_number_generator_src_tvalid_hold
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_4_0                       :   IN    std_logic;
          trigger                         :   IN    std_logic;
          comparator                      :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
          enable                          :   OUT   std_logic;
          diff                            :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33
          );
  END COMPONENT;

  COMPONENT random_number_generator_src_Random_Number_Generator_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_4_0                       :   IN    std_logic;
          reset_1                         :   IN    std_logic;
          enable                          :   IN    std_logic;
          data                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
          );
  END COMPONENT;

  COMPONENT random_number_generator_src_concat
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_4_0                       :   IN    std_logic;
          en                              :   IN    std_logic;
          diff                            :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          d_in                            :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
          d_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : random_number_generator_src_rising_edge
    USE ENTITY work.random_number_generator_src_rising_edge(rtl);

  FOR ALL : random_number_generator_src_tvalid_hold
    USE ENTITY work.random_number_generator_src_tvalid_hold(rtl);

  FOR ALL : random_number_generator_src_Random_Number_Generator_block
    USE ENTITY work.random_number_generator_src_Random_Number_Generator_block(rtl);

  FOR ALL : random_number_generator_src_concat
    USE ENTITY work.random_number_generator_src_concat(rtl);

  -- Signals
  SIGNAL enb_1_4_0                        : std_logic;
  SIGNAL rising_edge_out1                 : std_logic;
  SIGNAL tvalid_hold_out1                 : std_logic;
  SIGNAL tvalid_hold_out2                 : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL aximm_reset_unsigned             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Cast_To_Boolean1_out1            : std_logic;
  SIGNAL Random_Number_Generator_out1     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL concat_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_rising_edge : random_number_generator_src_rising_edge
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_4_0 => clk_enable,
              in_rsvd => aximm_enable,  -- uint32
              pulse => rising_edge_out1
              );

  u_tvalid_hold : random_number_generator_src_tvalid_hold
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_4_0 => clk_enable,
              trigger => rising_edge_out1,
              comparator => aximm_bits,  -- uint32
              enable => tvalid_hold_out1,
              diff => tvalid_hold_out2  -- sfix33
              );

  u_Random_Number_Generator : random_number_generator_src_Random_Number_Generator_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_4_0 => clk_enable,
              reset_1 => Cast_To_Boolean1_out1,
              enable => tvalid_hold_out1,
              data => Random_Number_Generator_out1  -- uint32
              );

  u_concat : random_number_generator_src_concat
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_4_0 => clk_enable,
              en => tvalid_hold_out1,
              diff => tvalid_hold_out2,  -- sfix33
              d_in => Random_Number_Generator_out1,  -- uint32
              d_out => concat_out1  -- uint32
              );

  enb_1_4_0 <= clk_enable;

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_4_0 = '1' THEN
        Delay1_out1 <= tvalid_hold_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  aximm_reset_unsigned <= unsigned(aximm_reset);

  
  Cast_To_Boolean1_out1 <= '1' WHEN aximm_reset_unsigned /= to_unsigned(0, 32) ELSE
      '0';

  ce_out <= clk_enable;

  m00_axis_tvalid <= Delay1_out1;

  m00_axis_tdata <= concat_out1;

  m01_axis_tvalid <= Delay1_out1;

  m01_axis_tdata <= concat_out1;

END rtl;

