Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 04:16:00 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     50.451        0.000                      0                 2878        0.102        0.000                      0                 2878       49.500        0.000                       0                  1351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              50.451        0.000                      0                 2878        0.102        0.000                      0                 2878       49.500        0.000                       0                  1351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       50.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.451ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.406ns  (logic 7.945ns (16.081%)  route 41.461ns (83.919%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.171    54.540    cpu/L_reg/M_reg_write_data[31]
    SLICE_X45Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.431   104.835    cpu/L_reg/CLK
    SLICE_X45Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][31]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)       -0.067   104.991    cpu/L_reg/D_reg_q_reg[3][31]
  -------------------------------------------------------------------
                         required time                        104.991    
                         arrival time                         -54.540    
  -------------------------------------------------------------------
                         slack                                 50.451    

Slack (MET) :             50.515ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.323ns  (logic 7.945ns (16.108%)  route 41.378ns (83.892%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.088    54.457    cpu/L_reg/M_reg_write_data[31]
    SLICE_X47Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.427   104.831    cpu/L_reg/CLK
    SLICE_X47Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)       -0.081   104.973    cpu/L_reg/D_reg_q_reg[9][31]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                         -54.457    
  -------------------------------------------------------------------
                         slack                                 50.515    

Slack (MET) :             50.524ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.335ns  (logic 7.945ns (16.104%)  route 41.390ns (83.896%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 104.828 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.099    54.469    cpu/L_reg/M_reg_write_data[31]
    SLICE_X39Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.424   104.828    cpu/L_reg/CLK
    SLICE_X39Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][31]/C
                         clock pessimism              0.258   105.086    
                         clock uncertainty           -0.035   105.051    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.058   104.993    cpu/L_reg/D_reg_q_reg[1][31]
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -54.469    
  -------------------------------------------------------------------
                         slack                                 50.524    

Slack (MET) :             50.533ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[8][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.358ns  (logic 7.945ns (16.097%)  route 41.413ns (83.903%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.122    54.492    cpu/L_reg/M_reg_write_data[31]
    SLICE_X41Y68         FDRE                                         r  cpu/L_reg/D_reg_q_reg[8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.427   104.831    cpu/L_reg/CLK
    SLICE_X41Y68         FDRE                                         r  cpu/L_reg/D_reg_q_reg[8][31]/C
                         clock pessimism              0.272   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)       -0.043   105.025    cpu/L_reg/D_reg_q_reg[8][31]
  -------------------------------------------------------------------
                         required time                        105.025    
                         arrival time                         -54.492    
  -------------------------------------------------------------------
                         slack                                 50.533    

Slack (MET) :             50.544ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.365ns  (logic 7.945ns (16.094%)  route 41.420ns (83.906%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.130    54.499    cpu/L_reg/M_reg_write_data[31]
    SLICE_X42Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.430   104.834    cpu/L_reg/CLK
    SLICE_X42Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/C
                         clock pessimism              0.272   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.028   105.043    cpu/L_reg/D_reg_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -54.499    
  -------------------------------------------------------------------
                         slack                                 50.544    

Slack (MET) :             50.598ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.277ns  (logic 7.945ns (16.123%)  route 41.332ns (83.877%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.042    54.411    cpu/L_reg/M_reg_write_data[31]
    SLICE_X47Y67         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.430   104.834    cpu/L_reg/CLK
    SLICE_X47Y67         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)       -0.047   105.010    cpu/L_reg/D_reg_q_reg[2][31]
  -------------------------------------------------------------------
                         required time                        105.010    
                         arrival time                         -54.411    
  -------------------------------------------------------------------
                         slack                                 50.598    

Slack (MET) :             50.602ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[15][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.290ns  (logic 7.945ns (16.119%)  route 41.345ns (83.881%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.054    54.424    cpu/L_reg/M_reg_write_data[31]
    SLICE_X46Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[15][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.427   104.831    cpu/L_reg/CLK
    SLICE_X46Y69         FDRE                                         r  cpu/L_reg/D_reg_q_reg[15][31]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)       -0.028   105.026    cpu/L_reg/D_reg_q_reg[15][31]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -54.424    
  -------------------------------------------------------------------
                         slack                                 50.602    

Slack (MET) :             50.624ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[17][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.247ns  (logic 7.945ns (16.133%)  route 41.302ns (83.867%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.012    54.381    cpu/L_reg/M_reg_write_data[31]
    SLICE_X40Y71         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.425   104.829    cpu/L_reg/CLK
    SLICE_X40Y71         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][31]/C
                         clock pessimism              0.272   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)       -0.061   105.005    cpu/L_reg/D_reg_q_reg[17][31]
  -------------------------------------------------------------------
                         required time                        105.005    
                         arrival time                         -54.381    
  -------------------------------------------------------------------
                         slack                                 50.624    

Slack (MET) :             50.626ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[14][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.238ns  (logic 7.945ns (16.136%)  route 41.293ns (83.864%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.003    54.372    cpu/L_reg/M_reg_write_data[31]
    SLICE_X44Y67         FDRE                                         r  cpu/L_reg/D_reg_q_reg[14][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.430   104.834    cpu/L_reg/CLK
    SLICE_X44Y67         FDRE                                         r  cpu/L_reg/D_reg_q_reg[14][31]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)       -0.058   104.999    cpu/L_reg/D_reg_q_reg[14][31]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -54.372    
  -------------------------------------------------------------------
                         slack                                 50.626    

Slack (MET) :             50.665ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[29][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.209ns  (logic 7.945ns (16.145%)  route 41.264ns (83.855%))
  Logic Levels:           45  (LUT2=1 LUT3=2 LUT4=2 LUT5=11 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 104.830 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.550     5.134    cpu/L_reg/CLK
    SLICE_X42Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  cpu/L_reg/D_reg_q_reg[11][7]/Q
                         net (fo=4, routed)           1.134     6.786    cpu/L_reg/M_reg_rom_sel[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  cpu/L_reg/FSM_sequential_D_state_q[2]_i_3/O
                         net (fo=4, routed)           1.483     8.393    cpu/L_reg/FSM_sequential_D_state_q[2]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.517 f  cpu/L_reg/g1_b16_i_13/O
                         net (fo=1, routed)           1.018     9.535    cpu/L_reg/g1_b16_i_13_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.659 r  cpu/L_reg/g1_b16_i_2/O
                         net (fo=42, routed)          1.961    11.620    cpu/L_reg/g1_b16_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  cpu/L_reg/g0_b20/O
                         net (fo=15, routed)          0.860    12.605    cpu/iROM/D_reg_q_reg[1][0]_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.729 r  cpu/iROM/D_reg_q[11][30]_i_48/O
                         net (fo=1, routed)           0.282    13.011    cpu/L_reg/D_reg_q[11][0]_i_32_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  cpu/L_reg/D_reg_q[11][30]_i_46/O
                         net (fo=256, routed)         1.215    14.350    cpu/L_reg/D_reg_q[11][30]_i_46_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  cpu/L_reg/D_reg_q[11][4]_i_20/O
                         net (fo=1, routed)           0.948    15.422    cpu/L_reg/D_reg_q[11][4]_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.546 f  cpu/L_reg/D_reg_q[11][4]_i_11/O
                         net (fo=1, routed)           0.000    15.546    cpu/L_reg/D_reg_q[11][4]_i_11_n_0
    SLICE_X36Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    15.758 f  cpu/L_reg/D_reg_q_reg[11][4]_i_5/O
                         net (fo=52, routed)          1.880    17.638    cpu/L_reg/D_reg_q[11][30]_i_22_0[2]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.323    17.961 r  cpu/L_reg/D_reg_q[11][4]_i_39/O
                         net (fo=2, routed)           0.294    18.256    cpu/L_reg/D_reg_q[11][4]_i_39_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.328    18.584 r  cpu/L_reg/D_reg_q[11][4]_i_35/O
                         net (fo=3, routed)           1.089    19.673    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.152    19.825 r  cpu/L_reg/D_reg_q[11][5]_i_38/O
                         net (fo=6, routed)           0.614    20.439    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.332    20.771 r  cpu/L_reg/D_reg_q[11][7]_i_48/O
                         net (fo=4, routed)           0.486    21.257    cpu/L_reg/alu/multiplier/p_2106_in
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.124    21.381 r  cpu/L_reg/D_reg_q[11][7]_i_44/O
                         net (fo=5, routed)           0.956    22.337    cpu/L_reg/alu/multiplier/p_1909_in
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.461 r  cpu/L_reg/D_reg_q[11][8]_i_44/O
                         net (fo=9, routed)           0.988    23.449    cpu/L_reg/alu/multiplier/p_1773_in
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150    23.599 r  cpu/L_reg/D_reg_q[11][9]_i_38/O
                         net (fo=6, routed)           0.854    24.453    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326    24.779 r  cpu/L_reg/D_reg_q[11][10]_i_37/O
                         net (fo=5, routed)           0.614    25.393    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X37Y74         LUT5 (Prop_lut5_I4_O)        0.124    25.517 r  cpu/L_reg/D_reg_q[11][12]_i_49/O
                         net (fo=5, routed)           0.486    26.002    cpu/L_reg/alu/multiplier/p_1564_in
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.126 r  cpu/L_reg/D_reg_q[11][14]_i_71/O
                         net (fo=4, routed)           0.831    26.958    cpu/L_reg/alu/multiplier/p_1560_in
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.152    27.110 r  cpu/L_reg/D_reg_q[11][16]_i_61/O
                         net (fo=4, routed)           0.696    27.805    cpu/L_reg/alu/multiplier/p_1556_in
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.137 r  cpu/L_reg/D_reg_q[11][17]_i_63/O
                         net (fo=2, routed)           0.945    29.082    cpu/L_reg/D_reg_q[11][17]_i_63_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124    29.206 r  cpu/L_reg/D_reg_q[11][17]_i_60/O
                         net (fo=3, routed)           1.004    30.211    cpu/L_reg/alu/multiplier/p_1269_in
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    30.335 r  cpu/L_reg/D_reg_q[11][19]_i_95/O
                         net (fo=4, routed)           0.730    31.064    cpu/L_reg/alu/multiplier/p_1313_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.116    31.180 r  cpu/L_reg/D_reg_q[11][22]_i_109/O
                         net (fo=4, routed)           0.846    32.026    cpu/L_reg/alu/multiplier/p_1309_in
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.328    32.354 r  cpu/L_reg/D_reg_q[11][22]_i_101/O
                         net (fo=2, routed)           0.967    33.321    cpu/L_reg/alu/multiplier/p_1154_in
    SLICE_X42Y83         LUT5 (Prop_lut5_I1_O)        0.124    33.445 r  cpu/L_reg/D_reg_q[11][22]_i_91/O
                         net (fo=6, routed)           1.153    34.599    cpu/L_reg/alu/multiplier/p_1048_in
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.124    34.723 r  cpu/L_reg/D_reg_q[11][22]_i_87/O
                         net (fo=4, routed)           0.972    35.695    cpu/L_reg/alu/multiplier/p_947_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    35.819 r  cpu/L_reg/D_reg_q[11][22]_i_80/O
                         net (fo=6, routed)           1.055    36.875    cpu/L_reg/alu/multiplier/p_853_in
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.999 r  cpu/L_reg/D_reg_q[11][22]_i_72/O
                         net (fo=3, routed)           1.027    38.026    cpu/L_reg/alu/multiplier/p_680_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  cpu/L_reg/D_reg_q[11][25]_i_57/O
                         net (fo=4, routed)           0.835    38.985    cpu/L_reg/alu/multiplier/p_712_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    39.109 r  cpu/L_reg/D_reg_q[11][26]_i_79/O
                         net (fo=2, routed)           0.987    40.096    cpu/L_reg/D_reg_q[11][26]_i_79_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124    40.220 r  cpu/L_reg/D_reg_q[11][26]_i_73/O
                         net (fo=3, routed)           0.986    41.206    cpu/L_reg/alu/multiplier/p_521_in
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    41.330 r  cpu/L_reg/D_reg_q[11][26]_i_68/O
                         net (fo=4, routed)           0.835    42.165    cpu/L_reg/alu/multiplier/p_452_in
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.289 r  cpu/L_reg/D_reg_q[11][26]_i_54/O
                         net (fo=6, routed)           0.881    43.170    cpu/L_reg/alu/multiplier/p_388_in
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.124    43.294 r  cpu/L_reg/D_reg_q[11][26]_i_42/O
                         net (fo=8, routed)           1.224    44.519    cpu/L_reg/alu/multiplier/p_275_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    44.643 r  cpu/L_reg/D_reg_q[11][26]_i_50/O
                         net (fo=2, routed)           0.674    45.317    cpu/L_reg/alu/multiplier/p_157_in
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    45.441 r  cpu/L_reg/D_reg_q[11][26]_i_25/O
                         net (fo=3, routed)           1.069    46.510    cpu/L_reg/alu/multiplier/p_107_in
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.152    46.662 r  cpu/L_reg/D_reg_q[11][27]_i_24/O
                         net (fo=6, routed)           0.968    47.630    cpu/L_reg/alu/multiplier/p_119_in
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.354    47.984 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.890    48.873    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.326    49.199 r  cpu/L_reg/D_reg_q[11][29]_i_45/O
                         net (fo=2, routed)           0.589    49.789    cpu/L_reg/alu/multiplier/p_58_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    49.913 r  cpu/L_reg/D_reg_q[11][31]_i_84/O
                         net (fo=3, routed)           0.883    50.795    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    50.919 r  cpu/L_reg/D_reg_q[11][31]_i_50/O
                         net (fo=1, routed)           0.945    51.864    cpu/L_reg/D_reg_q[11][31]_i_50_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    51.988 r  cpu/L_reg/D_reg_q[11][31]_i_23/O
                         net (fo=1, routed)           0.672    52.659    cpu/L_reg/D_reg_q[11][31]_i_23_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    52.783 r  cpu/L_reg/D_reg_q[11][31]_i_10/O
                         net (fo=1, routed)           0.462    53.245    cpu/L_reg/D_reg_q[11][31]_i_10_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.124    53.369 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          0.974    54.343    cpu/L_reg/M_reg_write_data[31]
    SLICE_X40Y70         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.426   104.830    cpu/L_reg/CLK
    SLICE_X40Y70         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/C
                         clock pessimism              0.272   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)       -0.058   105.009    cpu/L_reg/D_reg_q_reg[29][31]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -54.343    
  -------------------------------------------------------------------
                         slack                                 50.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    cpu/button_map/ctr/CLK
    SLICE_X53Y49         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.987    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    cpu/button_map/ctr/CLK
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cpu/button_map/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    cpu/button_map/ctr/CLK
    SLICE_X53Y49         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.998    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    cpu/button_map/ctr/CLK
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cpu/button_map/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    forLoop_idx_0_424647445[2].io_button_cond_row/CLK
    SLICE_X50Y49         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 f  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/Q
                         net (fo=2, routed)           0.148     1.823    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q[12]_i_2__1/O
                         net (fo=1, routed)           0.000     1.868    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q[12]_i_2__1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.977 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.978    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[12]_i_1__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.031 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.031    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]_i_1__1_n_7
    SLICE_X50Y50         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    forLoop_idx_0_424647445[2].io_button_cond_row/CLK
    SLICE_X50Y50         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.134     1.914    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    forLoop_idx_0_424647445[0].io_button_cond_row/CLK
    SLICE_X52Y49         FDSE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 f  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[23]/Q
                         net (fo=2, routed)           0.149     1.824    forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[23]
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.869    forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q[20]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.978 r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[20]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.032 r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.032    forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]_i_1_n_7
    SLICE_X52Y50         FDSE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    forLoop_idx_0_424647445[0].io_button_cond_row/CLK
    SLICE_X52Y50         FDSE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDSE (Hold_fdse_C_D)         0.134     1.914    forLoop_idx_0_424647445[0].io_button_cond_row/D_ctr2_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.569     1.513    forLoop_idx_0_424647445[1].io_button_cond_row/CLK
    SLICE_X56Y49         FDSE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDSE (Prop_fdse_C_Q)         0.164     1.677 f  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[23]/Q
                         net (fo=2, routed)           0.149     1.826    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[23]
    SLICE_X56Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.871 r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.871    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q[20]_i_2__0_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.980 r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.981    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[20]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.034 r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.034    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]_i_1__0_n_7
    SLICE_X56Y50         FDSE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    forLoop_idx_0_424647445[1].io_button_cond_row/CLK
    SLICE_X56Y50         FDSE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDSE (Hold_fdse_C_D)         0.134     1.914    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    forLoop_idx_0_424647445[2].io_button_cond_row/CLK
    SLICE_X50Y49         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 f  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]/Q
                         net (fo=2, routed)           0.148     1.823    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[15]
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q[12]_i_2__1/O
                         net (fo=1, routed)           0.000     1.868    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q[12]_i_2__1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.977 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.978    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[12]_i_1__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.044 r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.044    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[16]_i_1__1_n_5
    SLICE_X50Y50         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    forLoop_idx_0_424647445[2].io_button_cond_row/CLK
    SLICE_X50Y50         FDSE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.134     1.914    forLoop_idx_0_424647445[2].io_button_cond_row/D_ctr2_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    cpu/button_map/ctr/CLK
    SLICE_X53Y49         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.023    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5_n_6
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    cpu/button_map/ctr/CLK
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cpu/button_map/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    cpu/button_map/ctr/CLK
    SLICE_X53Y49         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.023    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5_n_4
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    cpu/button_map/ctr/CLK
    SLICE_X53Y50         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cpu/button_map/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 forLoop_idx_0_424647445[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.126%)  route 0.249ns (63.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.569     1.513    forLoop_idx_0_424647445[1].io_button_cond_row/CLK
    SLICE_X57Y48         FDRE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_424647445[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=32, routed)          0.249     1.903    forLoop_idx_0_424647445[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X56Y50         FDSE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    forLoop_idx_0_424647445[1].io_button_cond_row/CLK
    SLICE_X56Y50         FDSE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDSE (Hold_fdse_C_CE)       -0.016     1.764    forLoop_idx_0_424647445[1].io_button_cond_row/D_ctr2_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.567     1.511    cpu/button_map/ctr/CLK
    SLICE_X53Y49         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.972    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  cpu/button_map/ctr/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.026    cpu/button_map/ctr/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X53Y51         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    cpu/button_map/ctr/CLK
    SLICE_X53Y51         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    cpu/button_map/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y57   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y59   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X42Y66   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X42Y66   cpu/L_reg/D_reg_q_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y61   cpu/L_reg/D_reg_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y57   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y57   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y57   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y57   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y56   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.608ns  (logic 11.860ns (29.943%)  route 27.748ns (70.057%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 f  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.459    34.403    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    34.527 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    34.961    cpu/L_reg/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    35.085 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.489    36.573    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    36.697 r  cpu/L_reg/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.469    41.166    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    44.745 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.745    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.538ns  (logic 11.984ns (30.309%)  route 27.555ns (69.691%))
  Logic Levels:           35  (CARRY4=9 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.108    34.052    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    34.176 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.879    35.054    cpu/L_reg/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    35.178 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.923    36.101    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    36.225 f  cpu/L_reg/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.404    36.630    cpu/word_seg/ctr/io_segment[3]
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    36.754 r  cpu/word_seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.343    41.097    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    44.675 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.675    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.462ns  (logic 11.849ns (30.026%)  route 27.614ns (69.974%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.108    34.052    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    34.176 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.879    35.054    cpu/L_reg/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    35.178 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.593    36.771    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    36.895 r  cpu/L_reg/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.137    41.032    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    44.599 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.599    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.443ns  (logic 11.852ns (30.048%)  route 27.591ns (69.952%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 f  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.459    34.403    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    34.527 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    34.961    cpu/L_reg/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    35.085 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.508    36.592    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    36.716 r  cpu/L_reg/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.292    41.009    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    44.580 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    44.580    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.088ns  (logic 11.849ns (30.313%)  route 27.239ns (69.687%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.108    34.052    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    34.176 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.879    35.054    cpu/L_reg/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    35.178 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.067    36.245    cpu/L_reg/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    36.369 r  cpu/L_reg/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.287    40.657    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    44.225 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.225    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.075ns  (logic 11.845ns (30.314%)  route 27.230ns (69.686%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 f  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.995    32.820    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124    32.944 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           1.459    34.403    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124    34.527 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    34.961    cpu/L_reg/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    35.085 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.139    36.223    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    36.347 r  cpu/L_reg/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.300    40.648    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    44.212 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.212    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.664ns  (logic 11.974ns (30.968%)  route 26.691ns (69.032%))
  Logic Levels:           35  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.553     5.137    cpu/L_reg/CLK
    SLICE_X46Y59         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  cpu/L_reg/D_reg_q_reg[5][3]/Q
                         net (fo=17, routed)          1.620     7.275    cpu/L_reg/M_reg_count_min[3]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.152     7.427 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.433     7.860    cpu/L_reg/L_2027df5e_remainder0_carry_i_27_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.186 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.561     9.747    cpu/L_reg/L_2027df5e_remainder0_carry_i_13_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.154     9.901 f  cpu/L_reg/L_2027df5e_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.264    10.165    cpu/L_reg/L_2027df5e_remainder0_carry_i_19_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.321    10.486 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.283    11.770    cpu/L_reg/L_2027df5e_remainder0_carry_i_10_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.096 r  cpu/L_reg/L_2027df5e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.096    cpu/decimal_renderer/i__carry_i_6_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.646 r  cpu/decimal_renderer/L_2027df5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu/decimal_renderer/L_2027df5e_remainder0_carry_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.959 f  cpu/decimal_renderer/L_2027df5e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.208    14.167    cpu/L_reg/L_2027df5e_remainder0[7]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.306    14.473 f  cpu/L_reg/i__carry_i_27/O
                         net (fo=7, routed)           0.922    15.395    cpu/L_reg/i__carry_i_27_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.148    15.543 f  cpu/L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.967    16.509    cpu/L_reg/i__carry_i_31_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.328    16.837 f  cpu/L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.990    17.827    cpu/L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.150    17.977 f  cpu/L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.631    18.609    cpu/L_reg/i__carry_i_23__0_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.354    18.963 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.406    20.369    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.348    20.717 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    21.040    cpu/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.560 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.560    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.677 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.677    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.992 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    22.944    cpu/L_reg/L_2027df5e_remainder0_inferred__1/i__carry__2[3]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.307    23.251 r  cpu/L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.433    23.684    cpu/decimal_renderer/i__carry_i_26
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.808 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=6, routed)           1.495    25.303    cpu/L_reg/i__carry_i_16_0
    SLICE_X52Y57         LUT3 (Prop_lut3_I0_O)        0.150    25.453 r  cpu/L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.436    25.888    cpu/L_reg/i__carry_i_26_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.328    26.216 r  cpu/L_reg/i__carry_i_16/O
                         net (fo=6, routed)           1.129    27.345    cpu/L_reg/i__carry_i_16_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.469 r  cpu/L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.847    28.316    cpu/L_reg/i__carry_i_9_n_0
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.440 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.190    28.630    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_34[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.015 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.015    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.129    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.243 r  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.243    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.465 f  cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.272    cpu/decimal_renderer/L_2027df5e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.299    30.571 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.436    31.007    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.131 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.570    31.701    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    31.825 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.413    32.238    cpu/L_reg/io_segment_OBUF[6]_inst_i_38_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.362 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=2, routed)           0.588    32.949    cpu/L_reg/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    33.073 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.813    33.887    cpu/L_reg/io_segment_OBUF[6]_inst_i_34_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I0_O)        0.124    34.011 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    34.681    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.166    35.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.095 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.138    40.233    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    43.801 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.801    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 4.638ns (42.720%)  route 6.218ns (57.280%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.558     5.142    cpu/CLK
    SLICE_X48Y56         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  cpu/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=50, routed)          1.182     6.743    cpu/D_state_q[3]
    SLICE_X46Y55         LUT4 (Prop_lut4_I1_O)        0.325     7.068 r  cpu/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          1.584     8.652    cpu/word_seg/ctr/seg_selector[3]_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.328     8.980 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.452    12.432    seg_selector_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    15.998 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.998    seg_selector[2]
    N9                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 4.418ns (40.800%)  route 6.411ns (59.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.558     5.142    cpu/CLK
    SLICE_X48Y56         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  cpu/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=50, routed)          0.894     6.455    cpu/D_state_q[3]
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.299     6.754 r  cpu/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.875     8.629    cpu/word_seg/ctr/seg_selector[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.753 r  cpu/word_seg/ctr/seg_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.642    12.395    seg_selector_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.971 r  seg_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.971    seg_selector[1]
    R8                                                                r  seg_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.826ns  (logic 4.424ns (40.861%)  route 6.402ns (59.139%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.558     5.142    cpu/CLK
    SLICE_X48Y56         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  cpu/FSM_sequential_D_state_q_reg[3]/Q
                         net (fo=50, routed)          0.894     6.455    cpu/D_state_q[3]
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.299     6.754 r  cpu/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.885     8.639    cpu/word_seg/ctr/seg_selector[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.763 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.624    12.386    seg_selector_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.968 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.968    seg_selector[0]
    P8                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.366ns (64.652%)  route 0.747ns (35.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.563     1.507    cpu/L_reg/CLK
    SLICE_X55Y57         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/Q
                         net (fo=1, routed)           0.747     2.395    lopt_8
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.620 r  led_grid_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.620    led_grid[13]
    P4                                                                r  led_grid[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.388ns (65.145%)  route 0.742ns (34.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.564     1.508    cpu/button_map/CLK
    SLICE_X52Y55         FDRE                                         r  cpu/button_map/D_state_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  cpu/button_map/D_state_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.742     2.414    lopt
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.638 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.638    col[0]
    G5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.382ns (64.892%)  route 0.748ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.591     1.535    cpu/L_reg/CLK
    SLICE_X60Y57         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.748     2.446    lopt_7
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.664 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.664    led_grid[12]
    P5                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.399ns (63.286%)  route 0.811ns (36.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.563     1.507    cpu/L_reg/CLK
    SLICE_X50Y58         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/Q
                         net (fo=1, routed)           0.811     2.482    lopt_11
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.717 r  led_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.717    led_grid[1]
    P1                                                                r  led_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.378ns (61.584%)  route 0.860ns (38.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.562     1.506    cpu/L_reg/CLK
    SLICE_X47Y56         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           0.860     2.506    lopt_15
    N1                   OBUF (Prop_obuf_I_O)         1.237     3.744 r  led_grid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.744    led_grid[5]
    N1                                                                r  led_grid[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.438ns (63.488%)  route 0.827ns (36.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.564     1.508    cpu/button_map/CLK
    SLICE_X52Y55         FDRE                                         r  cpu/button_map/D_state_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  cpu/button_map/D_state_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.827     2.499    lopt_1
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.773 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.773    col[1]
    D4                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.371ns (59.793%)  route 0.922ns (40.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.561     1.505    cpu/L_reg/CLK
    SLICE_X50Y62         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.922     2.590    lopt_18
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.797 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.797    led_grid[8]
    N4                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.412ns (61.403%)  route 0.887ns (38.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.564     1.508    cpu/button_map/CLK
    SLICE_X52Y55         FDRE                                         r  cpu/button_map/D_state_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  cpu/button_map/D_state_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.887     2.559    lopt_2
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.807 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.807    col[2]
    E3                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.394ns (60.150%)  route 0.923ns (39.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.562     1.506    cpu/L_reg/CLK
    SLICE_X46Y56         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/Q
                         net (fo=1, routed)           0.923     2.593    lopt_19
    P3                   OBUF (Prop_obuf_I_O)         1.230     3.823 r  led_grid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.823    led_grid[9]
    P3                                                                r  led_grid[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.410ns (58.379%)  route 1.005ns (41.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.562     1.506    cpu/L_reg/CLK
    SLICE_X46Y56         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           1.005     2.675    lopt_14
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.921 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.921    led_grid[4]
    R3                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.627ns (27.217%)  route 4.350ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.487     4.996    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.117     5.113 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.864     5.977    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.443     4.847    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.627ns (27.217%)  route 4.350ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.487     4.996    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.117     5.113 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.864     5.977    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.443     4.847    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.627ns (27.217%)  route 4.350ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.487     4.996    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.117     5.113 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.864     5.977    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.443     4.847    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.627ns (27.217%)  route 4.350ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.487     4.996    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.117     5.113 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.864     5.977    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.443     4.847    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.135ns  (logic 1.494ns (36.133%)  route 2.641ns (63.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  row_IBUF[0]_inst/O
                         net (fo=1, routed)           2.641     4.135    forLoop_idx_0_424647445[0].io_button_cond_row/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.451     4.856    forLoop_idx_0_424647445[0].io_button_cond_row/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.826ns  (logic 1.489ns (38.923%)  route 2.337ns (61.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  row_IBUF[2]_inst/O
                         net (fo=1, routed)           2.337     3.826    forLoop_idx_0_424647445[2].io_button_cond_row/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.451     4.856    forLoop_idx_0_424647445[2].io_button_cond_row/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 1.495ns (40.247%)  route 2.220ns (59.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=1, routed)           2.220     3.715    forLoop_idx_0_424647445[1].io_button_cond_row/sync/D[0]
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.453     4.858    forLoop_idx_0_424647445[1].io_button_cond_row/sync/CLK
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.492ns (43.366%)  route 1.949ns (56.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.949     3.441    forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.441     4.845    forLoop_idx_0_1554515130[0].io_button_cond_start/sync/CLK
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.405ns  (logic 1.489ns (43.723%)  route 1.916ns (56.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.916     3.405    forLoop_idx_0_700915038[0].io_button_cond_select/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.441     4.845    forLoop_idx_0_700915038[0].io_button_cond_select/sync/CLK
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 1.498ns (51.679%)  route 1.401ns (48.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=1, routed)           1.401     2.900    forLoop_idx_0_424647445[3].io_button_cond_row/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        1.505     4.909    forLoop_idx_0_424647445[3].io_button_cond_row/sync/CLK
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.266ns (31.674%)  route 0.574ns (68.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=1, routed)           0.574     0.840    forLoop_idx_0_424647445[3].io_button_cond_row/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.859     2.049    forLoop_idx_0_424647445[3].io_button_cond_row/sync/CLK
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_424647445[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.257ns (24.304%)  route 0.799ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.799     1.056    forLoop_idx_0_700915038[0].io_button_cond_select/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.833     2.023    forLoop_idx_0_700915038[0].io_button_cond_select/sync/CLK
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_700915038[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.260ns (24.184%)  route 0.815ns (75.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.815     1.074    forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D[0]
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.833     2.023    forLoop_idx_0_1554515130[0].io_button_cond_start/sync/CLK
    SLICE_X57Y59         FDRE                                         r  forLoop_idx_0_1554515130[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.263ns (21.636%)  route 0.952ns (78.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  row_IBUF[1]_inst/O
                         net (fo=1, routed)           0.952     1.214    forLoop_idx_0_424647445[1].io_button_cond_row/sync/D[0]
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.837     2.027    forLoop_idx_0_424647445[1].io_button_cond_row/sync/CLK
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_424647445[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.257ns (20.548%)  route 0.994ns (79.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=1, routed)           0.994     1.251    forLoop_idx_0_424647445[2].io_button_cond_row/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.836     2.026    forLoop_idx_0_424647445[2].io_button_cond_row/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.262ns (18.362%)  route 1.164ns (81.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=1, routed)           1.164     1.426    forLoop_idx_0_424647445[0].io_button_cond_row/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.836     2.026    forLoop_idx_0_424647445[0].io_button_cond_row/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_424647445[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.325ns (14.900%)  route 1.858ns (85.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.545     1.822    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.048     1.870 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.314     2.184    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.325ns (14.900%)  route 1.858ns (85.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.545     1.822    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.048     1.870 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.314     2.184    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.325ns (14.900%)  route 1.858ns (85.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.545     1.822    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.048     1.870 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.314     2.184    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.325ns (14.900%)  route 1.858ns (85.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.545     1.822    reset_cond/rst_n_IBUF
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.048     1.870 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.314     2.184    reset_cond/M_reset_cond_in
    SLICE_X52Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1350, routed)        0.835     2.025    reset_cond/CLK
    SLICE_X52Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





