library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity Fulladder_4 is
		Port ( inA :   in STD_LOGIC_VECTOR (3 downto 0);
				 inB :   in STD_LOGIC_VECTOR (3 downto 0);
				 Cin :   in STD_LOGIC;
				 Sum4 :  out STD_LOGIC_VECTOR (3 downto 0);
				 Cout :  out STD_LOGIC);
end Fulladder_4;
 
architecture Structural of Fulladder_4 is
 
-- Full Adder VHDL Code Component Decalaration
component Fulladder_1
		Port ( inA :  in STD_LOGIC;
				 inB :  in STD_LOGIC;
				 Cin :  in STD_LOGIC;
				 Sum1 : out STD_LOGIC;
				 Cout : out STD_LOGIC);
end component;
 

signal co1,co2,co3: STD_LOGIC;
 
begin
 
-- Port Mapping Full Adder 4 times
FA1: Fulladder_1 port map( A(0), B(0), Cin, S(0), co1);
FA2: Fulladder_1 port map( A(1), B(1), c1, S(1), co2);
FA3: Fulladder_1 port map( A(2), B(2), c2, S(2), co3);
FA4: Fulladder_1 port map( A(3), B(3), c3, S(3), Cout);
 
end Behavioral;