%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta> <reloc>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$build/default/production/mcc_generated_files/clb/src/clbBitstream.o
clb_config STRCODE 0 800 800 66 2 1
$dist/default/production\U2_miniFPGA_demo.X.production.o
cinit CODE 0 7F3 7F3 D 2 1
idloc IDLOC 5 8000 8000 2 2 1
text1 CODE 0 5F3 5F3 10 2 1
text2 CODE 0 67E 67E 1E 2 1
text3 CODE 0 74C 74C 4A 2 1
text4 CODE 0 796 796 5D 2 1
text5 CODE 0 5E4 5E4 F 2 1
text6 CODE 0 568 568 4 2 1
text7 CODE 0 5D5 5D5 F 2 1
text8 CODE 0 6BC 6BC 22 2 1
text9 CODE 0 616 616 15 2 1
text10 CODE 0 587 587 6 2 1
text11 CODE 0 603 603 13 2 1
text12 CODE 0 581 581 6 2 1
text13 CODE 0 5C9 5C9 C 2 1
text14 CODE 0 708 708 44 2 1
text15 CODE 0 564 564 4 2 1
text16 CODE 0 55D 55D 3 2 1
text17 CODE 0 5A6 5A6 B 2 1
text18 CODE 0 57B 57B 6 2 1
text19 CODE 0 560 560 4 2 1
text20 CODE 0 645 645 1C 2 1
text21 CODE 0 5BD 5BD C 2 1
text22 CODE 0 5B1 5B1 C 2 1
text23 CODE 0 6DE 6DE 2A 2 1
text24 CODE 0 593 593 9 2 1
text25 CODE 0 661 661 1D 2 1
text26 CODE 0 69C 69C 20 2 1
text27 CODE 0 576 576 5 2 1
text28 CODE 0 571 571 5 2 1
text29 CODE 0 59C 59C A 2 1
text30 CODE 0 56C 56C 5 2 1
maintext CODE 0 62B 62B 1A 2 1
cstackCOMMON COMMON 1 70 70 C 1 1
cstackBANK0 BANK0 1 51 51 14 1 1
stringtext1 STRCODE 0 866 866 30 2 1
stringtext2 STRCODE 0 8B8 8B8 C 2 1
stringtext3 STRCODE 0 896 896 22 2 1
bssBANK0 BANK0 1 20 20 31 1 1
clrtext CODE 0 58D 58D 6 2 1
bssCOMMON COMMON 1 7C 7C 2 1 1
config CONFIG 4 8007 8007 5 2 1
$C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
idloc IDLOC 5 8000 8000 2 2 1
reset_vec CODE 0 0 0 2 2 1
end_init CODE 0 2 2 2 2 1
config CONFIG 4 8007 8007 5 2 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 65-6F 1
RAM A0-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-36F 1
RAM 3A0-3EF 1
RAM 420-46F 1
RAM 4A0-4EF 1
RAM 520-56F 1
RAM 5A0-5EF 1
RAM 620-64F 1
BANK0 65-6F 1
BANK1 A0-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-36F 1
BANK7 3A0-3EF 1
BANK8 420-46F 1
BANK9 4A0-4EF 1
CONST 4-55C 2
CONST 8C4-1FFF 2
ENTRY 4-55C 2
ENTRY 8C4-1FFF 2
IDLOC 8002-8003 2
SFR10 500-51F 1
SFR11 580-59F 1
SFR12 600-61F 1
SFR13 680-6EF 1
SFR14 700-76F 1
SFR15 780-7EF 1
SFR16 800-86F 1
SFR17 880-8EF 1
SFR18 900-96F 1
SFR19 980-9EF 1
SFR20 A00-A6F 1
SFR21 A80-AEF 1
SFR22 B00-B6F 1
SFR23 B80-BEF 1
SFR24 C00-C6F 1
SFR25 C80-CEF 1
SFR26 D00-D6F 1
SFR27 D80-DEF 1
SFR28 E00-E6F 1
SFR29 E80-EEF 1
SFR30 F00-F6F 1
SFR31 F80-FEF 1
SFR32 1000-106F 1
SFR33 1080-10EF 1
SFR34 1100-116F 1
SFR35 1180-11EF 1
SFR36 1200-126F 1
SFR37 1280-12EF 1
SFR38 1300-136F 1
SFR39 1380-13EF 1
SFR40 1400-146F 1
SFR41 1480-14EF 1
SFR42 1500-156F 1
SFR43 1580-15EF 1
SFR44 1600-166F 1
SFR45 1680-16EF 1
SFR46 1700-176F 1
SFR47 1780-17EF 1
SFR48 1800-186F 1
SFR49 1880-18EF 1
SFR50 1900-196F 1
SFR51 1980-19EF 1
SFR52 1A00-1A6F 1
SFR53 1A80-1AEF 1
SFR54 1B00-1B6F 1
SFR55 1B80-1BEF 1
SFR56 1C00-1C6F 1
SFR57 1C80-1CEF 1
SFR58 1D00-1D6F 1
SFR59 1D80-1DEF 1
SFR60 1E00-1E6F 1
SFR61 1E80-1EEF 1
SFR62 1F00-1F6F 1
SFR63 1F80-1FEF 1
CODE 4-55C 2
CODE 8C4-1FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-39F 1
SFR8 400-41F 1
SFR9 480-49F 1
BANK10 520-56F 1
BANK11 5A0-5EF 1
BANK12 620-64F 1
BIGRAM 2000-23EF 1
STRCODE 4-55C 2
STRCODE 8C4-1FFF 2
STRING 4-55C 2
STRING 8C4-1FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production\U2_miniFPGA_demo.X.production.o
7F3 cinit CODE >9191:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F3 cinit CODE >9194:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F3 cinit CODE >9254:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F4 cinit CODE >9255:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F5 cinit CODE >9259:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F6 cinit CODE >9260:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F7 cinit CODE >9261:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F8 cinit CODE >9262:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7F9 cinit CODE >9263:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7FA cinit CODE >9264:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7FD cinit CODE >9270:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7FD cinit CODE >9272:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
7FE cinit CODE >9273:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
56C text30 CODE >220:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
56C text30 CODE >222:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
570 text30 CODE >223:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
59C text29 CODE >212:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
59C text29 CODE >214:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
59F text29 CODE >215:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
5A1 text29 CODE >216:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
5A3 text29 CODE >217:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
5A5 text29 CODE >218:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
571 text28 CODE >192:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
571 text28 CODE >195:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
573 text28 CODE >197:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
574 text28 CODE >199:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
575 text28 CODE >200:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
576 text27 CODE >202:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
576 text27 CODE >205:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
578 text27 CODE >207:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
579 text27 CODE >209:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
57A text27 CODE >210:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
69C text26 CODE >108:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
69C text26 CODE >113:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6A2 text26 CODE >116:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6AD text26 CODE >119:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6B0 text26 CODE >122:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6B4 text26 CODE >122:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6B8 text26 CODE >125:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
6BB text26 CODE >126:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
661 text25 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
661 text25 CODE >48:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
663 text25 CODE >51:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
66A text25 CODE >54:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
66D text25 CODE >57:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
66E text25 CODE >60:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
66F text25 CODE >63:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
670 text25 CODE >66:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
671 text25 CODE >69:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
673 text25 CODE >71:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
674 text25 CODE >74:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
675 text25 CODE >76:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
676 text25 CODE >79:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
677 text25 CODE >81:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
678 text25 CODE >84:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
679 text25 CODE >86:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
67A text25 CODE >89:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
67D text25 CODE >91:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/clb/src/clb1.c
593 text24 CODE >39:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
593 text24 CODE >42:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
596 text24 CODE >44:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
597 text24 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
598 text24 CODE >51:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
59A text24 CODE >52:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
59B text24 CODE >54:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/clock.c
6DE text23 CODE >43:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6DE text23 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6E0 text23 CODE >48:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6E2 text23 CODE >50:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6E4 text23 CODE >53:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6E8 text23 CODE >55:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6E9 text23 CODE >57:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6EA text23 CODE >59:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6EB text23 CODE >61:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6ED text23 CODE >64:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6EF text23 CODE >66:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F0 text23 CODE >68:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F1 text23 CODE >70:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F2 text23 CODE >72:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F3 text23 CODE >75:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F4 text23 CODE >77:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F5 text23 CODE >79:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F6 text23 CODE >81:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F7 text23 CODE >85:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6F9 text23 CODE >87:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6FB text23 CODE >89:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6FC text23 CODE >91:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6FD text23 CODE >93:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
6FE text23 CODE >96:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
700 text23 CODE >98:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
701 text23 CODE >101:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
702 text23 CODE >103:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
703 text23 CODE >106:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
705 text23 CODE >108:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
707 text23 CODE >109:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/crc/src/crc.c
5B1 text22 CODE >270:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5B1 text22 CODE >272:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5B7 text22 CODE >274:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5BC text22 CODE >276:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5BD text21 CODE >278:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5BD text21 CODE >280:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5C3 text21 CODE >282:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5C8 text21 CODE >284:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
645 text20 CODE >94:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
645 text20 CODE >99:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
648 text20 CODE >101:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
64A text20 CODE >103:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
64C text20 CODE >105:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
64E text20 CODE >107:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
64F text20 CODE >109:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
656 text20 CODE >110:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
65D text20 CODE >111:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
660 text20 CODE >113:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
560 text19 CODE >43:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/fvr/src/fvr.c
560 text19 CODE >46:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/fvr/src/fvr.c
563 text19 CODE >47:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/fvr/src/fvr.c
57B text18 CODE >71:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
57B text18 CODE >72:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
580 text18 CODE >73:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
5A6 text17 CODE >40:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
5A6 text17 CODE >44:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
5A8 text17 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
5A9 text17 CODE >47:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
5B0 text17 CODE >50:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/interrupt.c
55D text16 CODE >65:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
55D text16 CODE >67:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
55F text16 CODE >68:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
564 text15 CODE >43:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
564 text15 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
567 text15 CODE >46:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/nvm/src/nvm.c
708 text14 CODE >38:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
708 text14 CODE >43:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
70A text14 CODE >44:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
70B text14 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
70C text14 CODE >50:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
70E text14 CODE >51:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
710 text14 CODE >52:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
712 text14 CODE >57:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
715 text14 CODE >58:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
717 text14 CODE >59:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
719 text14 CODE >64:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
71B text14 CODE >65:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
71C text14 CODE >66:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
71E text14 CODE >72:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
71F text14 CODE >73:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
720 text14 CODE >74:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
721 text14 CODE >78:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
723 text14 CODE >79:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
725 text14 CODE >80:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
727 text14 CODE >84:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
729 text14 CODE >85:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
72B text14 CODE >86:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
72D text14 CODE >91:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
730 text14 CODE >92:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
732 text14 CODE >93:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
734 text14 CODE >94:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
736 text14 CODE >95:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
738 text14 CODE >96:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
73B text14 CODE >97:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
73D text14 CODE >98:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
73F text14 CODE >99:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
741 text14 CODE >108:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
743 text14 CODE >109:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
744 text14 CODE >110:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
745 text14 CODE >111:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
746 text14 CODE >112:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
747 text14 CODE >113:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
748 text14 CODE >114:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
749 text14 CODE >115:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
74A text14 CODE >116:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
74B text14 CODE >119:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/pins.c
5C9 text13 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
5C9 text13 CODE >50:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
5CC text13 CODE >53:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
5CE text13 CODE >56:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
5D0 text13 CODE >60:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
5D4 text13 CODE >61:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/pwm/src/pwm1.c
581 text12 CODE >108:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
581 text12 CODE >110:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
586 text12 CODE >111:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
603 text11 CODE >53:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
603 text11 CODE >56:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
606 text11 CODE >59:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
607 text11 CODE >62:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
609 text11 CODE >66:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
610 text11 CODE >69:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
612 text11 CODE >72:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
615 text11 CODE >73:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr0.c
587 text10 CODE >122:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
587 text10 CODE >124:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
58C text10 CODE >125:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
616 text9 CODE >57:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
616 text9 CODE >61:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
619 text9 CODE >63:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
61A text9 CODE >65:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
61B text9 CODE >67:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
61D text9 CODE >69:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
61E text9 CODE >72:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
625 text9 CODE >75:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
627 text9 CODE >77:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
62A text9 CODE >78:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/timer/src/tmr2.c
6BC text8 CODE >39:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6BC text8 CODE >41:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6BF text8 CODE >42:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6C2 text8 CODE >43:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6C5 text8 CODE >44:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6C8 text8 CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6CB text8 CODE >46:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6CE text8 CODE >47:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6D1 text8 CODE >48:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6D4 text8 CODE >49:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6D7 text8 CODE >50:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6DA text8 CODE >51:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
6DD text8 CODE >52:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/system/src/system.c
5D5 text7 CODE >198:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5D5 text7 CODE >200:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5E3 text7 CODE >201:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
568 text6 CODE >235:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
568 text6 CODE >237:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
56B text6 CODE >238:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5E4 text5 CODE >249:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5E5 text5 CODE >251:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5E9 text5 CODE >251:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5ED text5 CODE >255:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
5F2 text5 CODE >256:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\mcc_generated_files/uart/src/eusart1.c
796 text4 CODE >8:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
796 text4 CODE >12:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7A2 text4 CODE >13:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7A6 text4 CODE >14:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7A7 text4 CODE >15:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7CA text4 CODE >15:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7CE text4 CODE >15:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7D2 text4 CODE >18:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7E8 text4 CODE >20:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7F0 text4 CODE >20:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
7F2 text4 CODE >24:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\nf_fputc.c
74C text3 CODE >1177:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
74C text3 CODE >1201:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
75E text3 CODE >1202:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
764 text3 CODE >1202:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
766 text3 CODE >1204:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
768 text3 CODE >1204:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
76D text3 CODE >1205:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
771 text3 CODE >1806:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
778 text3 CODE >1806:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
77B text3 CODE >1811:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
795 text3 CODE >1814:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
67E text2 CODE >1817:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
67E text2 CODE >1822:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
683 text2 CODE >1826:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
684 text2 CODE >1830:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
68F text2 CODE >1826:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
699 text2 CODE >1835:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
69B text2 CODE >1840:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\doprnt.c
5F3 text1 CODE >5:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\printf.c
5F3 text1 CODE >9:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\printf.c
5F6 text1 CODE >10:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\printf.c
602 text1 CODE >13:C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\printf.c
62B maintext CODE >45:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\main.c
62B maintext CODE >47:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\main.c
62E maintext CODE >67:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\main.c
636 maintext CODE >68:C:\Users\M71906\Projects\veryVerilog\firmware\U2_miniFPGA_demo.X\main.c
58D clrtext CODE >9243:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
58D clrtext CODE >9244:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
58E clrtext CODE >9245:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
58E clrtext CODE >9246:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
58F clrtext CODE >9247:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
590 clrtext CODE >9248:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
591 clrtext CODE >9249:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
592 clrtext CODE >9250:C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_1.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
___latbits 2 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hspace_0 8C4 0 ABS 0 - -
__Hspace_1 7E 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Hspace_4 10013 0 ABS 0 - -
EUSART1_FramingErrorCallbackRegister@callbackHandler 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_IsTxDone 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_unlockKeyLow 7D 0 COMMON 1 bssCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_PWM1_Initialize BAA 0 CODE 0 text13 dist/default/production\U2_miniFPGA_demo.X.production.o
_PWM1CON 822 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PWM1DCH 821 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PWM1DCL 820 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_Initialize C8A 0 CODE 0 text20 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CRC_StopNvmScanner AF6 0 CODE 0 text27 dist/default/production\U2_miniFPGA_demo.X.production.o
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
__end_of_INTERRUPT_Initialize B62 0 CODE 0 text17 dist/default/production\U2_miniFPGA_demo.X.production.o
__L__absolute__ 0 0 ABS 0 __absolute__ -
_EUSART1_Deinitialize 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hstrings 0 0 ABS 0 strings -
?_vfprintf 59 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_LATA 18 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_LATB 19 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_LATC 1A 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2PR 38D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2 38C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_WPUA 1E8D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_WPUB 1E97 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_WPUC 1EA1 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
___sp 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
_main C56 0 CODE 0 maintext dist/default/production\U2_miniFPGA_demo.X.production.o
_prec 42 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
btemp 7E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
___stack_hi 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
___stack_lo 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
start 4 0 CODE 0 init C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
_CRCCON0 1CA5 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCCON1 1CA6 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCCON2 1CA7 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCOUTH 1CA2 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCOUTL 1CA1 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCOUTT 1CA4 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCOUTU 1CA3 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCXORH 1CA2 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCXORL 1CA1 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCXORT 1CA4 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCXORU 1CA3 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__HbssCOMMON 0 0 ABS 0 bssCOMMON -
_TMR0_OverflowCallback 4C 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_NVM_Initialize AC8 0 CODE 0 text15 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hpowerup 0 0 CODE 0 powerup -
_TMR0_Stop 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_vfpfcnvrt F2C 0 CODE 0 text3 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_Initialize C2C 0 CODE 0 text9 dist/default/production\U2_miniFPGA_demo.X.production.o
_CRC_StopNvmScanner AEC 0 CODE 0 text27 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_Timer0 1144 0 STRCODE 0 stringtext3 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_Timer2 1188 0 STRCODE 0 stringtext2 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_Stop 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
intlevel0 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
intlevel1 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
intlevel2 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
intlevel3 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
intlevel4 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
intlevel5 0 0 ENTRY 0 functab C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
_PWM1_Initialize B92 0 CODE 0 text13 dist/default/production\U2_miniFPGA_demo.X.production.o
__LbssCOMMON 0 0 ABS 0 bssCOMMON -
wtemp0 7E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hfunctab 0 0 ENTRY 0 functab -
_RC1STAbits 710 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRC_SetScannerAddressLimit B38 0 CODE 0 text29 dist/default/production\U2_miniFPGA_demo.X.production.o
EUSART1_Write@txData 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__Hclrtext 0 0 ABS 0 clrtext -
_vfpfcnvrt E98 0 CODE 0 text3 dist/default/production\U2_miniFPGA_demo.X.production.o
_ANSELA 1E8C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_ANSELB 1E96 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_ANSELC 1EA0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_FVR_Initialize AC0 0 CODE 0 text19 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hclb_config 0 0 ABS 0 clb_config -
__end_of_NVM_Initialize AD0 0 CODE 0 text15 dist/default/production\U2_miniFPGA_demo.X.production.o
_FVRCONbits 20C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0_DefaultOverflowCallback 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBCLK 515 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBCON 50C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
CRC_SetScannerAddressLimit@startAddr 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__Lmaintext 0 0 ABS 0 maintext -
_FVRCON 20C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
?_printf 60 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
EUSART1_OverrunErrorCallbackRegister@callbackHandler 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_INLVLA 1E90 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_INLVLB 1E9A 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_INLVLC 1EA4 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_TransmitEnable 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
___stackhi 0 0 ABS 0 - C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
___stacklo 0 0 ABS 0 - C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
__Lclb_config 0 0 ABS 0 clb_config -
_CRCDATAH 1C9E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCDATAL 1C9D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCDATAT 1CA0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCDATAU 1C9F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_ErrorGet 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PIN_MANAGER_Initialize E10 0 CODE 0 text14 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_FVR_Initialize AC8 0 CODE 0 text19 dist/default/production\U2_miniFPGA_demo.X.production.o
start_initialization FE6 0 CODE 0 cinit dist/default/production\U2_miniFPGA_demo.X.production.o
_eusart1RxLastError 48 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_ODCONA 1E8E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_ODCONB 1E98 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_ODCONC 1EA2 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_OSCFRQ 293 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_TMR2_OverflowCallbackRegister B1A 0 CODE 0 text10 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_EUSART1_OverrunErrorCallbackRegister B92 0 CODE 0 text21 dist/default/production\U2_miniFPGA_demo.X.production.o
_RB4PPS 1D98 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_RC0PPS 1D9C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_RC1PPS 1D9D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_RC1REG 70C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_RC1STA 710 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_RC2PPS 1D9E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_SYSTEM_Initialize DBC 0 CODE 0 text8 dist/default/production\U2_miniFPGA_demo.X.production.o
_RX1PPS 1E42 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_NVM_StatusClear AC0 0 CODE 0 text16 dist/default/production\U2_miniFPGA_demo.X.production.o
clear_ram0 B1A 0 CODE 0 clrtext dist/default/production\U2_miniFPGA_demo.X.production.o
__pcstackBANK0 51 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_T0CON0 19E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T0CON1 19F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2CLKCON 390 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TX1REG 70D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TX1STA 711 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_Start 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_Tasks 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_printf C06 0 CODE 0 text1 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_EUSART1_IsTxReady BC8 0 CODE 0 text7 dist/default/production\U2_miniFPGA_demo.X.production.o
fputc@fp 74 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_CRC_Initialize DBC 0 CODE 0 text23 dist/default/production\U2_miniFPGA_demo.X.production.o
___int_sp 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
_EUSART1_Write AD0 0 CODE 0 text6 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 ABS 0 bank7 -
__Hbank8 0 0 ABS 0 bank8 -
__Hbank9 0 0 ABS 0 bank9 -
__Hcinit 1000 0 CODE 0 cinit -
_INT_DefaultInterruptHandler 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hidloc 10004 0 IDLOC 5 idloc -
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hsfr32 0 0 ABS 0 sfr32 -
__Hsfr33 0 0 ABS 0 sfr33 -
__Hsfr34 0 0 ABS 0 sfr34 -
__Hsfr35 0 0 ABS 0 sfr35 -
__Hsfr36 0 0 ABS 0 sfr36 -
__Hsfr37 0 0 ABS 0 sfr37 -
__Hsfr38 0 0 ABS 0 sfr38 -
__Hsfr39 0 0 ABS 0 sfr39 -
__Hsfr40 0 0 ABS 0 sfr40 -
__Hsfr41 0 0 ABS 0 sfr41 -
__Hsfr42 0 0 ABS 0 sfr42 -
__Hsfr43 0 0 ABS 0 sfr43 -
__Hsfr44 0 0 ABS 0 sfr44 -
__Hsfr45 0 0 ABS 0 sfr45 -
__Hsfr46 0 0 ABS 0 sfr46 -
__Hsfr47 0 0 ABS 0 sfr47 -
__Hsfr48 0 0 ABS 0 sfr48 -
__Hsfr49 0 0 ABS 0 sfr49 -
__Hsfr50 0 0 ABS 0 sfr50 -
__Hsfr51 0 0 ABS 0 sfr51 -
__Hsfr52 0 0 ABS 0 sfr52 -
__Hsfr53 0 0 ABS 0 sfr53 -
__Hsfr54 0 0 ABS 0 sfr54 -
__Hsfr55 0 0 ABS 0 sfr55 -
__Hsfr56 0 0 ABS 0 sfr56 -
__Hsfr57 0 0 ABS 0 sfr57 -
__Hsfr58 0 0 ABS 0 sfr58 -
__Hsfr59 0 0 ABS 0 sfr59 -
__Hsfr60 0 0 ABS 0 sfr60 -
__Hsfr61 0 0 ABS 0 sfr61 -
__Hsfr62 0 0 ABS 0 sfr62 -
__Hsfr63 0 0 ABS 0 sfr63 -
__Hstack 0 0 STACK 2 stack -
_CRC_StartNvmScanner AE2 0 CODE 0 text28 dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMADRH 1C8D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMADRL 1C8C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMCON2 1C91 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMDATH 1C8F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMDATL 1C8E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hbank10 0 0 ABS 0 bank10 -
__Hbank11 0 0 ABS 0 bank11 -
__Hbank12 0 0 ABS 0 bank12 -
__Hbank13 0 0 BANK13 1 bank13 -
__Hbank14 0 0 BANK14 1 bank14 -
__Hbank15 0 0 BANK15 1 bank15 -
__Hbank16 0 0 BANK16 1 bank16 -
__Hbank17 0 0 BANK17 1 bank17 -
__Hbank18 0 0 BANK18 1 bank18 -
__Hbank19 0 0 BANK19 1 bank19 -
__Hbank20 0 0 BANK20 1 bank20 -
__Hbank21 0 0 BANK21 1 bank21 -
__Hbank22 0 0 BANK22 1 bank22 -
__Hbank23 0 0 BANK23 1 bank23 -
__Hbank24 0 0 BANK24 1 bank24 -
__Hbank25 0 0 BANK25 1 bank25 -
__Hbank26 0 0 BANK26 1 bank26 -
__Hbank27 0 0 BANK27 1 bank27 -
__Hbank28 0 0 BANK28 1 bank28 -
__Hbank29 0 0 BANK29 1 bank29 -
__Hbank30 0 0 BANK30 1 bank30 -
__Hbank31 0 0 BANK31 1 bank31 -
__Hbank32 0 0 BANK32 1 bank32 -
__Hbank33 0 0 BANK33 1 bank33 -
__Hbank34 0 0 BANK34 1 bank34 -
__Hbank35 0 0 BANK35 1 bank35 -
__Hbank36 0 0 BANK36 1 bank36 -
__Hbank37 0 0 BANK37 1 bank37 -
__Hbank38 0 0 BANK38 1 bank38 -
__Hbank39 0 0 BANK39 1 bank39 -
__Hbank40 0 0 BANK40 1 bank40 -
__Hbank41 0 0 BANK41 1 bank41 -
__Hbank42 0 0 BANK42 1 bank42 -
__Hbank43 0 0 BANK43 1 bank43 -
__Hbank44 0 0 BANK44 1 bank44 -
__Hbank45 0 0 BANK45 1 bank45 -
__Hbank46 0 0 BANK46 1 bank46 -
__Hbank47 0 0 BANK47 1 bank47 -
__Hbank48 0 0 BANK48 1 bank48 -
__Hbank49 0 0 BANK49 1 bank49 -
__Hbank50 0 0 BANK50 1 bank50 -
__Hbank51 0 0 BANK51 1 bank51 -
__Hbank52 0 0 BANK52 1 bank52 -
__Hbank53 0 0 BANK53 1 bank53 -
__Hbank54 0 0 BANK54 1 bank54 -
__Hbank55 0 0 BANK55 1 bank55 -
__Hbank56 0 0 BANK56 1 bank56 -
__Hbank57 0 0 BANK57 1 bank57 -
__Hbank58 0 0 BANK58 1 bank58 -
__Hbank59 0 0 BANK59 1 bank59 -
__Hbank60 0 0 BANK60 1 bank60 -
__Hbank61 0 0 BANK61 1 bank61 -
__Hbank62 0 0 BANK62 1 bank62 -
__Hbank63 0 0 BANK63 1 bank63 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
_BAUD1CON 712 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PWMTMRS0bits 82F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Hcommon 0 0 ABS 0 common -
__Hconfig 10018 0 CONFIG 4 config -
_TMR0_Reload 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2HLTbits 38F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 ABS 0 bank7 -
__Lbank8 0 0 ABS 0 bank8 -
__Lbank9 0 0 ABS 0 bank9 -
__Lcinit FE6 0 CODE 0 cinit -
CLB1_Configure@start_address 74 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__Lidloc 0 0 IDLOC 5 idloc -
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lsfr32 0 0 ABS 0 sfr32 -
__Lsfr33 0 0 ABS 0 sfr33 -
__Lsfr34 0 0 ABS 0 sfr34 -
__Lsfr35 0 0 ABS 0 sfr35 -
__Lsfr36 0 0 ABS 0 sfr36 -
__Lsfr37 0 0 ABS 0 sfr37 -
__Lsfr38 0 0 ABS 0 sfr38 -
__Lsfr39 0 0 ABS 0 sfr39 -
__Lsfr40 0 0 ABS 0 sfr40 -
__Lsfr41 0 0 ABS 0 sfr41 -
__Lsfr42 0 0 ABS 0 sfr42 -
__Lsfr43 0 0 ABS 0 sfr43 -
__Lsfr44 0 0 ABS 0 sfr44 -
__Lsfr45 0 0 ABS 0 sfr45 -
__Lsfr46 0 0 ABS 0 sfr46 -
__Lsfr47 0 0 ABS 0 sfr47 -
__Lsfr48 0 0 ABS 0 sfr48 -
__Lsfr49 0 0 ABS 0 sfr49 -
__Lsfr50 0 0 ABS 0 sfr50 -
__Lsfr51 0 0 ABS 0 sfr51 -
__Lsfr52 0 0 ABS 0 sfr52 -
__Lsfr53 0 0 ABS 0 sfr53 -
__Lsfr54 0 0 ABS 0 sfr54 -
__Lsfr55 0 0 ABS 0 sfr55 -
__Lsfr56 0 0 ABS 0 sfr56 -
__Lsfr57 0 0 ABS 0 sfr57 -
__Lsfr58 0 0 ABS 0 sfr58 -
__Lsfr59 0 0 ABS 0 sfr59 -
__Lsfr60 0 0 ABS 0 sfr60 -
__Lsfr61 0 0 ABS 0 sfr61 -
__Lsfr62 0 0 ABS 0 sfr62 -
__Lsfr63 0 0 ABS 0 sfr63 -
__Lstack 0 0 STACK 2 stack -
_EUSART1_FramingErrorHandler 46 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_OverrunErrorHandler 44 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_INTCONbits B 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_INTERRUPT_Initialize B4C 0 CODE 0 text17 dist/default/production\U2_miniFPGA_demo.X.production.o
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hheap 0 0 HEAP 7 heap -
__Hinit 4 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Hsivt 4 0 CODE 0 sivt -
__Htext 0 0 ABS 0 text -
__end_of_EUSART1_FramingErrorCallbackRegister B7A 0 CODE 0 text22 dist/default/production\U2_miniFPGA_demo.X.production.o
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Lheap 0 0 HEAP 7 heap -
__Linit 4 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Lsivt 4 0 CODE 0 sivt -
__Ltext 0 0 ABS 0 text -
__pstringtext1 10CC 0 STRCODE 0 stringtext1 dist/default/production\U2_miniFPGA_demo.X.production.o
__pstringtext2 1170 0 STRCODE 0 stringtext2 dist/default/production\U2_miniFPGA_demo.X.production.o
__pstringtext3 112C 0 STRCODE 0 stringtext3 dist/default/production\U2_miniFPGA_demo.X.production.o
__pstringtext4 0 0 STRCODE 0 stringtext4 dist/default/production\U2_miniFPGA_demo.X.production.o
_NVM_StatusClear ABA 0 CODE 0 text16 dist/default/production\U2_miniFPGA_demo.X.production.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
_CLBSWINH 50E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBSWINL 510 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBSWINM 50F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBSWINU 50D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANCON0bits 1C92 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PR2 38D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__S0 8C4 0 ABS 0 - -
__S1 7E 0 ABS 0 - -
_CLOCK_Initialize B26 0 CODE 0 text24 dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCCON0bits 1CA5 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CRCCON1bits 1CA6 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CRC_Initialize E10 0 CODE 0 text23 dist/default/production\U2_miniFPGA_demo.X.production.o
_T2RSTbits 391 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
CRC_SetScannerAddressLimit@endAddr 72 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANCON0 1C92 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANTRIG 1C9A 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SYSTEM_Initialize D78 0 CODE 0 text8 dist/default/production\U2_miniFPGA_demo.X.production.o
_start_clb_config 1000 0 STRCODE 0 clb_config build/default/production/mcc_generated_files/clb/src/clbBitstream.o
__Lintentry 4 0 CODE 0 intentry -
_TMR2_DefaultOverflowCallback 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
reset_vec 0 0 CODE 0 reset_vec C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
TMR0_OverflowCallbackRegister@CallbackHandler 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANDPSbits 1C99 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_IsTxReady BAA 0 CODE 0 text7 dist/default/production\U2_miniFPGA_demo.X.production.o
__LbssBANK0 0 0 ABS 0 bssBANK0 -
__Lstringtext1 0 0 ABS 0 stringtext1 -
__Lstringtext2 0 0 ABS 0 stringtext2 -
__Lstringtext3 0 0 ABS 0 stringtext3 -
__Lstringtext4 0 0 ABS 0 stringtext4 -
_SCANHADRH 1C97 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANHADRL 1C96 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_INT_InterruptHandler 4E 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANLADRH 1C94 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SCANLADRL 1C93 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
vfpfcnvrt@fmt 53 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_PIE1bits 97 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PIE7bits 9D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext10 B0E 0 CODE 0 text10 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext11 C06 0 CODE 0 text11 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext12 B02 0 CODE 0 text12 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext13 B92 0 CODE 0 text13 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext14 E10 0 CODE 0 text14 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext15 AC8 0 CODE 0 text15 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext16 ABA 0 CODE 0 text16 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext17 B4C 0 CODE 0 text17 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext18 AF6 0 CODE 0 text18 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext19 AC0 0 CODE 0 text19 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext20 C8A 0 CODE 0 text20 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext21 B7A 0 CODE 0 text21 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext22 B62 0 CODE 0 text22 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext23 DBC 0 CODE 0 text23 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext24 B26 0 CODE 0 text24 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext25 CC2 0 CODE 0 text25 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext26 D38 0 CODE 0 text26 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext27 AEC 0 CODE 0 text27 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext28 AE2 0 CODE 0 text28 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext29 B38 0 CODE 0 text29 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext30 AD8 0 CODE 0 text30 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CRC_StartNvmScanner AEC 0 CODE 0 text28 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_PIN_MANAGER_Initialize E98 0 CODE 0 text14 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_TMR0_Initialize C2C 0 CODE 0 text11 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0_OverflowCallbackRegister B02 0 CODE 0 text12 dist/default/production\U2_miniFPGA_demo.X.production.o
__Lbank10 0 0 ABS 0 bank10 -
__Lbank11 0 0 ABS 0 bank11 -
__Lbank12 0 0 ABS 0 bank12 -
__Lbank13 0 0 BANK13 1 bank13 -
__Lbank14 0 0 BANK14 1 bank14 -
__Lbank15 0 0 BANK15 1 bank15 -
__Lbank16 0 0 BANK16 1 bank16 -
__Lbank17 0 0 BANK17 1 bank17 -
__Lbank18 0 0 BANK18 1 bank18 -
__Lbank19 0 0 BANK19 1 bank19 -
__Lbank20 0 0 BANK20 1 bank20 -
__Lbank21 0 0 BANK21 1 bank21 -
__Lbank22 0 0 BANK22 1 bank22 -
__Lbank23 0 0 BANK23 1 bank23 -
__Lbank24 0 0 BANK24 1 bank24 -
__Lbank25 0 0 BANK25 1 bank25 -
__Lbank26 0 0 BANK26 1 bank26 -
__Lbank27 0 0 BANK27 1 bank27 -
__Lbank28 0 0 BANK28 1 bank28 -
__Lbank29 0 0 BANK29 1 bank29 -
__Lbank30 0 0 BANK30 1 bank30 -
__Lbank31 0 0 BANK31 1 bank31 -
__Lbank32 0 0 BANK32 1 bank32 -
__Lbank33 0 0 BANK33 1 bank33 -
__Lbank34 0 0 BANK34 1 bank34 -
__Lbank35 0 0 BANK35 1 bank35 -
__Lbank36 0 0 BANK36 1 bank36 -
__Lbank37 0 0 BANK37 1 bank37 -
__Lbank38 0 0 BANK38 1 bank38 -
__Lbank39 0 0 BANK39 1 bank39 -
__Lbank40 0 0 BANK40 1 bank40 -
__Lbank41 0 0 BANK41 1 bank41 -
__Lbank42 0 0 BANK42 1 bank42 -
__Lbank43 0 0 BANK43 1 bank43 -
__Lbank44 0 0 BANK44 1 bank44 -
__Lbank45 0 0 BANK45 1 bank45 -
__Lbank46 0 0 BANK46 1 bank46 -
__Lbank47 0 0 BANK47 1 bank47 -
__Lbank48 0 0 BANK48 1 bank48 -
__Lbank49 0 0 BANK49 1 bank49 -
__Lbank50 0 0 BANK50 1 bank50 -
__Lbank51 0 0 BANK51 1 bank51 -
__Lbank52 0 0 BANK52 1 bank52 -
__Lbank53 0 0 BANK53 1 bank53 -
__Lbank54 0 0 BANK54 1 bank54 -
__Lbank55 0 0 BANK55 1 bank55 -
__Lbank56 0 0 BANK56 1 bank56 -
__Lbank57 0 0 BANK57 1 bank57 -
__Lbank58 0 0 BANK58 1 bank58 -
__Lbank59 0 0 BANK59 1 bank59 -
__Lbank60 0 0 BANK60 1 bank60 -
__Lbank61 0 0 BANK61 1 bank61 -
__Lbank62 0 0 BANK62 1 bank62 -
__Lbank63 0 0 BANK63 1 bank63 -
__pmaintext C56 0 CODE 0 maintext dist/default/production\U2_miniFPGA_demo.X.production.o
__Lbigram 0 0 ABS 0 bigram -
_EUSART1_AutoBaudSet 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Lcommon 0 0 ABS 0 common -
__Lconfig 0 0 CONFIG 4 config -
_printf BE6 0 CODE 0 text1 dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_Read 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_unlockKeyHigh 7C 0 COMMON 1 bssCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CLOCK_Initialize B38 0 CODE 0 text24 dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_TransmitDisable 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_EUSART1_Write AD8 0 CODE 0 text6 dist/default/production\U2_miniFPGA_demo.X.production.o
_OSCCON1 28D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_OSCCON3 28F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_OSCTUNE 292 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__Lspace_4 0 0 ABS 0 - -
__pbssCOMMON 7C 0 COMMON 1 bssCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CRC_IsScannerBusy AE2 0 CODE 0 text30 dist/default/production\U2_miniFPGA_demo.X.production.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR0bits 8C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PIR1bits 8D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PIR2bits 8E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_PIR4bits 90 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__Lend_init 4 0 CODE 0 end_init -
_PIR7bits 93 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
printf@ap 62 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
end_of_initialization FFA 0 CODE 0 cinit dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0_Initialize C06 0 CODE 0 text11 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hintentry 4 0 CODE 0 intentry -
fputc@c 72 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_TX1STAbits 711 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_OverrunErrorCallbackRegister B7A 0 CODE 0 text21 dist/default/production\U2_miniFPGA_demo.X.production.o
__Lstrings 0 0 ABS 0 strings -
vfprintf@fmt 5B 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hreset_vec 4 0 CODE 0 reset_vec -
_BAUD1CONbits 712 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_INT_SetInterruptHandler AF6 0 CODE 0 text18 dist/default/production\U2_miniFPGA_demo.X.production.o
__HbssBANK0 0 0 ABS 0 bssBANK0 -
_CLBPPSCON1 519 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBPPSCON2 518 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBPPSCON3 517 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBPPSCON4 516 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_INT_SetInterruptHandler B02 0 CODE 0 text18 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0_Start 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0_Tasks 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CLB1_Initialize CFC 0 CODE 0 text25 dist/default/production\U2_miniFPGA_demo.X.production.o
vfpfcnvrt@ap 54 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
vfpfcnvrt@fp 51 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext1 BE6 0 CODE 0 text1 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext2 CFC 0 CODE 0 text2 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext3 E98 0 CODE 0 text3 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext4 F2C 0 CODE 0 text4 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext5 BC8 0 CODE 0 text5 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext6 AD0 0 CODE 0 text6 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext7 BAA 0 CODE 0 text7 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext8 D78 0 CODE 0 text8 dist/default/production\U2_miniFPGA_demo.X.production.o
__ptext9 C2C 0 CODE 0 text9 dist/default/production\U2_miniFPGA_demo.X.production.o
vfprintf@ap 5D 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
vfprintf@fp 59 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
vfprintf@cfmt 5E 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CRC_SetScannerAddressLimit B4C 0 CODE 0 text29 dist/default/production\U2_miniFPGA_demo.X.production.o
_vfprintf CFC 0 CODE 0 text2 dist/default/production\U2_miniFPGA_demo.X.production.o
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
__H__absolute__ 0 0 ABS 0 __absolute__ -
__Lreset_vec 0 0 CODE 0 reset_vec -
__Hstringtext1 0 0 ABS 0 stringtext1 -
__Hstringtext2 0 0 ABS 0 stringtext2 -
__Hstringtext3 0 0 ABS 0 stringtext3 -
__Hstringtext4 0 0 ABS 0 stringtext4 -
__end_of_vfprintf D38 0 CODE 0 text2 dist/default/production\U2_miniFPGA_demo.X.production.o
_SLRCONA 1E8F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SLRCONB 1E99 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SLRCONC 1EA3 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
___heap_hi 0 0 ABS 0 - C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
___heap_lo 0 0 ABS 0 - C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
__end_of__initialization FFA 0 CODE 0 cinit dist/default/production\U2_miniFPGA_demo.X.production.o
__Lfunctab 0 0 ENTRY 0 functab -
_CLBCONbits 50C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_NVMCON1bits 1C90 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SP1BRGH 70F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_SP1BRGL 70E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_IsTxReady$1458 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__Lclrtext 0 0 ABS 0 clrtext -
_EUSART1_FramingErrorCallbackRegister B62 0 CODE 0 text22 dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBIN0PPS 1E57 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBIN1PPS 1E58 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBIN2PPS 1E59 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLBIN3PPS 1E5A 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLB1_Configure D38 0 CODE 0 text26 dist/default/production\U2_miniFPGA_demo.X.production.o
INT_SetInterruptHandler@InterruptHandler 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__pcstackCOMMON 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
CLB1_Configure@end_address 76 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_T0CON0bits 19E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_CLB1_Initialize CC2 0 CODE 0 text25 dist/default/production\U2_miniFPGA_demo.X.production.o
_CRC_IsScannerBusy AD8 0 CODE 0 text30 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hend_init 8 0 CODE 0 end_init -
putch@txData 71 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_main C8A 0 CODE 0 maintext dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_UART1 112C 0 STRCODE 0 stringtext1 dist/default/production\U2_miniFPGA_demo.X.production.o
printf@fmt 60 0 BANK0 1 cstackBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCAF 1E93 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCAN 1E92 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCAP 1E91 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCBF 1E9D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCBN 1E9C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCBP 1E9B 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCCF 1EA7 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCCN 1EA6 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_IOCCP 1EA5 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_fputc FE6 0 CODE 0 text4 dist/default/production\U2_miniFPGA_demo.X.production.o
_OSCEN 291 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2CON 38E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2HLT 38F 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2RST 391 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_T2TMR 38C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0H 19D 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR0L 19C 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TRISA 12 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TRISB 13 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TRISC 14 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_putch BE6 0 CODE 0 text5 dist/default/production\U2_miniFPGA_demo.X.production.o
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
_flags 50 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_fputc F2C 0 CODE 0 text4 dist/default/production\U2_miniFPGA_demo.X.production.o
_putch BC8 0 CODE 0 text5 dist/default/production\U2_miniFPGA_demo.X.production.o
_end_clb_config 10CC 0 STRCODE 0 clb_config build/default/production/mcc_generated_files/clb/src/clbBitstream.o
_width 40 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_OverflowCallback 4A 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_AutoBaudQuery 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_EUSART1_Initialize CC2 0 CODE 0 text20 dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_DefaultFramingErrorCallback 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_PeriodCountSet 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__initialization FE6 0 CODE 0 cinit dist/default/production\U2_miniFPGA_demo.X.production.o
__pbssBANK0 20 0 BANK0 1 bssBANK0 dist/default/production\U2_miniFPGA_demo.X.production.o
_T2CONbits 38E 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_IsRxReady 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_TMR0_OverflowCallbackRegister B0E 0 CODE 0 text12 dist/default/production\U2_miniFPGA_demo.X.production.o
__end_of_CLB1_Configure D78 0 CODE 0 text26 dist/default/production\U2_miniFPGA_demo.X.production.o
_TMR2_OverflowCallbackRegister B0E 0 CODE 0 text10 dist/default/production\U2_miniFPGA_demo.X.production.o
TMR2_OverflowCallbackRegister@InterruptHandler 70 0 COMMON 1 cstackCOMMON dist/default/production\U2_miniFPGA_demo.X.production.o
_EUSART1_DefaultOverrunErrorCallback 0 0 ABS 0 - dist/default/production\U2_miniFPGA_demo.X.production.o
___int_stack_hi 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
___int_stack_lo 0 0 STACK 2 stack C:\Users\M71906\AppData\Local\Temp\xcAsor0.\driver_tmp_17.o
__end_of_TMR2_Initialize C56 0 CODE 0 text9 dist/default/production\U2_miniFPGA_demo.X.production.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
cinit 0 7F3 FE6 D 2
text1 0 5F3 BE6 10 2
text2 0 67E CFC 1E 2
text3 0 74C E98 4A 2
text4 0 796 F2C 5D 2
text5 0 5E4 BC8 F 2
text6 0 568 AD0 4 2
text7 0 5D5 BAA F 2
text8 0 6BC D78 22 2
text9 0 616 C2C 15 2
text10 0 587 B0E 6 2
text11 0 603 C06 13 2
text12 0 581 B02 6 2
text13 0 5C9 B92 C 2
text14 0 708 E10 44 2
text15 0 564 AC8 4 2
text16 0 55D ABA 3 2
text17 0 5A6 B4C B 2
text18 0 57B AF6 6 2
text19 0 560 AC0 4 2
text20 0 645 C8A 1C 2
text21 0 5BD B7A C 2
text22 0 5B1 B62 C 2
text23 0 6DE DBC 2A 2
text24 0 593 B26 9 2
text25 0 661 CC2 1D 2
text26 0 69C D38 20 2
text27 0 576 AEC 5 2
text28 0 571 AE2 5 2
text29 0 59C B38 A 2
text30 0 56C AD8 5 2
maintext 0 62B C56 1A 2
cstackCOMMON 1 70 70 E 1
reset_vec 0 0 0 4 2
bssBANK0 1 20 20 45 1
clrtext 0 58D B1A 6 2
clb_config 0 800 1000 C4 2
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
