 ** Message System Log
 ** Database: 
 ** Date:   Fri Nov 11 11:29:11 2016


****************
Macro Parameters
****************

Name                            : RAM
Family                          : PA3LCLP
Output Format                   : VHDL
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active Low
Reset                           : Active Low
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 512
Write Width                     : 16
Read Depth                      : 512
Read Width                      : 16
RAM Type                        : Two Port
Clocks                          : Single Read/Write Clock
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : Yes
Optimized for                   : Power
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 :
Portname RClock                 :
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  : RWCLK
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : False

Cascade Configuration:
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 2
     Number of blocks width wise: 1

**************
Compile Report
**************

Warning:  CMP503: Remapped 2 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE pin on the enable flip-flop is not being driven by a global net.

Netlist Resource Report
=======================

    CORE                       Used:     40  Total:   1536   (2.60%)
    IO (W/ clocks)             Used:      0  Total:     71   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:      4   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/Abdullah/Projects/FPGA/Workplace/ModBulb_modulation_FPGA/smartgen\RAM\RAM.vhd.

 ** Log Ended:   Fri Nov 11 11:29:12 2016

