\hypertarget{struct_t_i_m___type_def}{}\section{T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}


T\+IM.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{S\+M\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{D\+I\+ER}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{E\+GR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{C\+C\+M\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{C\+C\+M\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{C\+C\+ER}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}{R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{P\+SC}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{A\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}{R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{C\+C\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{C\+C\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{C\+C\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{C\+C\+R4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{B\+D\+TR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}{R\+E\+S\+E\+R\+V\+E\+D11}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}{D\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}{R\+E\+S\+E\+R\+V\+E\+D12}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}{D\+M\+AR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}{R\+E\+S\+E\+R\+V\+E\+D13}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}{OR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}{R\+E\+S\+E\+R\+V\+E\+D14}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM. 

\subsection{Member Data Documentation}
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RR}{ARR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+A\+RR}\hypertarget{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{}\label{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}
T\+IM auto-\/reload register, Address offset\+: 0x2C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+D\+TR}{BDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+B\+D\+TR}\hypertarget{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{}\label{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}
T\+IM break and dead-\/time register, Address offset\+: 0x44 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+ER}{CCER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+ER}\hypertarget{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{}\label{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}
T\+IM capture/compare enable register, Address offset\+: 0x20 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R1}{CCMR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+M\+R1}\hypertarget{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{}\label{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}
T\+IM capture/compare mode register 1, Address offset\+: 0x18 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R2}{CCMR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+M\+R2}\hypertarget{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{}\label{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}
T\+IM capture/compare mode register 2, Address offset\+: 0x1C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R1@{C\+C\+R1}}
\index{C\+C\+R1@{C\+C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R1}{CCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R1}\hypertarget{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{}\label{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}
T\+IM capture/compare register 1, Address offset\+: 0x34 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R2@{C\+C\+R2}}
\index{C\+C\+R2@{C\+C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R2}{CCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R2}\hypertarget{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{}\label{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}
T\+IM capture/compare register 2, Address offset\+: 0x38 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R3@{C\+C\+R3}}
\index{C\+C\+R3@{C\+C\+R3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R3}{CCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R3}\hypertarget{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{}\label{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}
T\+IM capture/compare register 3, Address offset\+: 0x3C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R4@{C\+C\+R4}}
\index{C\+C\+R4@{C\+C\+R4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R4}{CCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R4}\hypertarget{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{}\label{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}
T\+IM capture/compare register 4, Address offset\+: 0x40 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+NT}{CNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+NT}\hypertarget{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{}\label{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}
T\+IM counter register, Address offset\+: 0x24 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{}\label{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}
T\+IM control register 1, Address offset\+: 0x00 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{}\label{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}
T\+IM control register 2, Address offset\+: 0x04 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+CR}{DCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+CR}\hypertarget{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}{}\label{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}
T\+IM D\+MA control register, Address offset\+: 0x48 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+ER}{DIER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+I\+ER}\hypertarget{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{}\label{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}
T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+AR}{DMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+M\+AR}\hypertarget{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}{}\label{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}
T\+IM D\+MA address for full transfer, Address offset\+: 0x4C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+GR}{EGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+E\+GR}\hypertarget{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{}\label{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}
T\+IM event generation register, Address offset\+: 0x14 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{OR}{OR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+OR}\hypertarget{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}{}\label{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}
T\+IM option register, Address offset\+: 0x50 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+SC}{PSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+P\+SC}\hypertarget{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{}\label{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}
T\+IM prescaler, Address offset\+: 0x28 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+CR}{RCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+CR}\hypertarget{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}{}\label{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}
T\+IM repetition counter register, Address offset\+: 0x30 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}{}\label{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}
Reserved, 0x02 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}{}\label{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}
Reserved, 0x06 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D10}\hypertarget{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}{}\label{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}
Reserved, 0x32 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}}
\index{R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D11}{RESERVED11}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D11}\hypertarget{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}{}\label{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}
Reserved, 0x46 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}}
\index{R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D12}{RESERVED12}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D12}\hypertarget{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}{}\label{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}
Reserved, 0x4A \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}}
\index{R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D13}{RESERVED13}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D13}\hypertarget{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}{}\label{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}
Reserved, 0x4E \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}}
\index{R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D14}{RESERVED14}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D14}\hypertarget{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}{}\label{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}
Reserved, 0x52 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}{}\label{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}
Reserved, 0x0A \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}{}\label{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}
Reserved, 0x0E \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}{}\label{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}
Reserved, 0x12 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}{}\label{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}
Reserved, 0x16 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}{}\label{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}
Reserved, 0x1A \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}{}\label{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}
Reserved, 0x1E \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D8}\hypertarget{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}{}\label{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}
Reserved, 0x22 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D9}\hypertarget{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}{}\label{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}
Reserved, 0x2A \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+M\+CR}{SMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+S\+M\+CR}\hypertarget{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{}\label{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}
T\+IM slave mode control register, Address offset\+: 0x08 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{}\label{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}
T\+IM status register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
