.model mkPktMerge
.inputs top^CLK top^RST_N top^iport0_put~0 top^iport0_put~1 top^iport0_put~2 \
 top^iport0_put~3 top^iport0_put~4 top^iport0_put~5 top^iport0_put~6 \
 top^iport0_put~7 top^iport0_put~8 top^iport0_put~9 top^iport0_put~10 \
 top^iport0_put~11 top^iport0_put~12 top^iport0_put~13 top^iport0_put~14 \
 top^iport0_put~15 top^iport0_put~16 top^iport0_put~17 top^iport0_put~18 \
 top^iport0_put~19 top^iport0_put~20 top^iport0_put~21 top^iport0_put~22 \
 top^iport0_put~23 top^iport0_put~24 top^iport0_put~25 top^iport0_put~26 \
 top^iport0_put~27 top^iport0_put~28 top^iport0_put~29 top^iport0_put~30 \
 top^iport0_put~31 top^iport0_put~32 top^iport0_put~33 top^iport0_put~34 \
 top^iport0_put~35 top^iport0_put~36 top^iport0_put~37 top^iport0_put~38 \
 top^iport0_put~39 top^iport0_put~40 top^iport0_put~41 top^iport0_put~42 \
 top^iport0_put~43 top^iport0_put~44 top^iport0_put~45 top^iport0_put~46 \
 top^iport0_put~47 top^iport0_put~48 top^iport0_put~49 top^iport0_put~50 \
 top^iport0_put~51 top^iport0_put~52 top^iport0_put~53 top^iport0_put~54 \
 top^iport0_put~55 top^iport0_put~56 top^iport0_put~57 top^iport0_put~58 \
 top^iport0_put~59 top^iport0_put~60 top^iport0_put~61 top^iport0_put~62 \
 top^iport0_put~63 top^iport0_put~64 top^iport0_put~65 top^iport0_put~66 \
 top^iport0_put~67 top^iport0_put~68 top^iport0_put~69 top^iport0_put~70 \
 top^iport0_put~71 top^iport0_put~72 top^iport0_put~73 top^iport0_put~74 \
 top^iport0_put~75 top^iport0_put~76 top^iport0_put~77 top^iport0_put~78 \
 top^iport0_put~79 top^iport0_put~80 top^iport0_put~81 top^iport0_put~82 \
 top^iport0_put~83 top^iport0_put~84 top^iport0_put~85 top^iport0_put~86 \
 top^iport0_put~87 top^iport0_put~88 top^iport0_put~89 top^iport0_put~90 \
 top^iport0_put~91 top^iport0_put~92 top^iport0_put~93 top^iport0_put~94 \
 top^iport0_put~95 top^iport0_put~96 top^iport0_put~97 top^iport0_put~98 \
 top^iport0_put~99 top^iport0_put~100 top^iport0_put~101 top^iport0_put~102 \
 top^iport0_put~103 top^iport0_put~104 top^iport0_put~105 top^iport0_put~106 \
 top^iport0_put~107 top^iport0_put~108 top^iport0_put~109 top^iport0_put~110 \
 top^iport0_put~111 top^iport0_put~112 top^iport0_put~113 top^iport0_put~114 \
 top^iport0_put~115 top^iport0_put~116 top^iport0_put~117 top^iport0_put~118 \
 top^iport0_put~119 top^iport0_put~120 top^iport0_put~121 top^iport0_put~122 \
 top^iport0_put~123 top^iport0_put~124 top^iport0_put~125 top^iport0_put~126 \
 top^iport0_put~127 top^iport0_put~128 top^iport0_put~129 top^iport0_put~130 \
 top^iport0_put~131 top^iport0_put~132 top^iport0_put~133 top^iport0_put~134 \
 top^iport0_put~135 top^iport0_put~136 top^iport0_put~137 top^iport0_put~138 \
 top^iport0_put~139 top^iport0_put~140 top^iport0_put~141 top^iport0_put~142 \
 top^iport0_put~143 top^iport0_put~144 top^iport0_put~145 top^iport0_put~146 \
 top^iport0_put~147 top^iport0_put~148 top^iport0_put~149 top^iport0_put~150 \
 top^iport0_put~151 top^iport0_put~152 top^EN_iport0_put top^iport1_put~0 \
 top^iport1_put~1 top^iport1_put~2 top^iport1_put~3 top^iport1_put~4 \
 top^iport1_put~5 top^iport1_put~6 top^iport1_put~7 top^iport1_put~8 \
 top^iport1_put~9 top^iport1_put~10 top^iport1_put~11 top^iport1_put~12 \
 top^iport1_put~13 top^iport1_put~14 top^iport1_put~15 top^iport1_put~16 \
 top^iport1_put~17 top^iport1_put~18 top^iport1_put~19 top^iport1_put~20 \
 top^iport1_put~21 top^iport1_put~22 top^iport1_put~23 top^iport1_put~24 \
 top^iport1_put~25 top^iport1_put~26 top^iport1_put~27 top^iport1_put~28 \
 top^iport1_put~29 top^iport1_put~30 top^iport1_put~31 top^iport1_put~32 \
 top^iport1_put~33 top^iport1_put~34 top^iport1_put~35 top^iport1_put~36 \
 top^iport1_put~37 top^iport1_put~38 top^iport1_put~39 top^iport1_put~40 \
 top^iport1_put~41 top^iport1_put~42 top^iport1_put~43 top^iport1_put~44 \
 top^iport1_put~45 top^iport1_put~46 top^iport1_put~47 top^iport1_put~48 \
 top^iport1_put~49 top^iport1_put~50 top^iport1_put~51 top^iport1_put~52 \
 top^iport1_put~53 top^iport1_put~54 top^iport1_put~55 top^iport1_put~56 \
 top^iport1_put~57 top^iport1_put~58 top^iport1_put~59 top^iport1_put~60 \
 top^iport1_put~61 top^iport1_put~62 top^iport1_put~63 top^iport1_put~64 \
 top^iport1_put~65 top^iport1_put~66 top^iport1_put~67 top^iport1_put~68 \
 top^iport1_put~69 top^iport1_put~70 top^iport1_put~71 top^iport1_put~72 \
 top^iport1_put~73 top^iport1_put~74 top^iport1_put~75 top^iport1_put~76 \
 top^iport1_put~77 top^iport1_put~78 top^iport1_put~79 top^iport1_put~80 \
 top^iport1_put~81 top^iport1_put~82 top^iport1_put~83 top^iport1_put~84 \
 top^iport1_put~85 top^iport1_put~86 top^iport1_put~87 top^iport1_put~88 \
 top^iport1_put~89 top^iport1_put~90 top^iport1_put~91 top^iport1_put~92 \
 top^iport1_put~93 top^iport1_put~94 top^iport1_put~95 top^iport1_put~96 \
 top^iport1_put~97 top^iport1_put~98 top^iport1_put~99 top^iport1_put~100 \
 top^iport1_put~101 top^iport1_put~102 top^iport1_put~103 top^iport1_put~104 \
 top^iport1_put~105 top^iport1_put~106 top^iport1_put~107 top^iport1_put~108 \
 top^iport1_put~109 top^iport1_put~110 top^iport1_put~111 top^iport1_put~112 \
 top^iport1_put~113 top^iport1_put~114 top^iport1_put~115 top^iport1_put~116 \
 top^iport1_put~117 top^iport1_put~118 top^iport1_put~119 top^iport1_put~120 \
 top^iport1_put~121 top^iport1_put~122 top^iport1_put~123 top^iport1_put~124 \
 top^iport1_put~125 top^iport1_put~126 top^iport1_put~127 top^iport1_put~128 \
 top^iport1_put~129 top^iport1_put~130 top^iport1_put~131 top^iport1_put~132 \
 top^iport1_put~133 top^iport1_put~134 top^iport1_put~135 top^iport1_put~136 \
 top^iport1_put~137 top^iport1_put~138 top^iport1_put~139 top^iport1_put~140 \
 top^iport1_put~141 top^iport1_put~142 top^iport1_put~143 top^iport1_put~144 \
 top^iport1_put~145 top^iport1_put~146 top^iport1_put~147 top^iport1_put~148 \
 top^iport1_put~149 top^iport1_put~150 top^iport1_put~151 top^iport1_put~152 \
 top^EN_iport1_put top^EN_oport_get
.outputs top^RDY_iport0_put top^RDY_iport1_put top^oport_get~0 top^oport_get~1\
 top^oport_get~2 top^oport_get~3 top^oport_get~4 top^oport_get~5 top^oport_get~6\
 top^oport_get~7 top^oport_get~8 top^oport_get~9 top^oport_get~10\
 top^oport_get~11 top^oport_get~12 top^oport_get~13 top^oport_get~14\
 top^oport_get~15 top^oport_get~16 top^oport_get~17 top^oport_get~18\
 top^oport_get~19 top^oport_get~20 top^oport_get~21 top^oport_get~22\
 top^oport_get~23 top^oport_get~24 top^oport_get~25 top^oport_get~26\
 top^oport_get~27 top^oport_get~28 top^oport_get~29 top^oport_get~30\
 top^oport_get~31 top^oport_get~32 top^oport_get~33 top^oport_get~34\
 top^oport_get~35 top^oport_get~36 top^oport_get~37 top^oport_get~38\
 top^oport_get~39 top^oport_get~40 top^oport_get~41 top^oport_get~42\
 top^oport_get~43 top^oport_get~44 top^oport_get~45 top^oport_get~46\
 top^oport_get~47 top^oport_get~48 top^oport_get~49 top^oport_get~50\
 top^oport_get~51 top^oport_get~52 top^oport_get~53 top^oport_get~54\
 top^oport_get~55 top^oport_get~56 top^oport_get~57 top^oport_get~58\
 top^oport_get~59 top^oport_get~60 top^oport_get~61 top^oport_get~62\
 top^oport_get~63 top^oport_get~64 top^oport_get~65 top^oport_get~66\
 top^oport_get~67 top^oport_get~68 top^oport_get~69 top^oport_get~70\
 top^oport_get~71 top^oport_get~72 top^oport_get~73 top^oport_get~74\
 top^oport_get~75 top^oport_get~76 top^oport_get~77 top^oport_get~78\
 top^oport_get~79 top^oport_get~80 top^oport_get~81 top^oport_get~82\
 top^oport_get~83 top^oport_get~84 top^oport_get~85 top^oport_get~86\
 top^oport_get~87 top^oport_get~88 top^oport_get~89 top^oport_get~90\
 top^oport_get~91 top^oport_get~92 top^oport_get~93 top^oport_get~94\
 top^oport_get~95 top^oport_get~96 top^oport_get~97 top^oport_get~98\
 top^oport_get~99 top^oport_get~100 top^oport_get~101 top^oport_get~102\
 top^oport_get~103 top^oport_get~104 top^oport_get~105 top^oport_get~106\
 top^oport_get~107 top^oport_get~108 top^oport_get~109 top^oport_get~110\
 top^oport_get~111 top^oport_get~112 top^oport_get~113 top^oport_get~114\
 top^oport_get~115 top^oport_get~116 top^oport_get~117 top^oport_get~118\
 top^oport_get~119 top^oport_get~120 top^oport_get~121 top^oport_get~122\
 top^oport_get~123 top^oport_get~124 top^oport_get~125 top^oport_get~126\
 top^oport_get~127 top^oport_get~128 top^oport_get~129 top^oport_get~130\
 top^oport_get~131 top^oport_get~132 top^oport_get~133 top^oport_get~134\
 top^oport_get~135 top^oport_get~136 top^oport_get~137 top^oport_get~138\
 top^oport_get~139 top^oport_get~140 top^oport_get~141 top^oport_get~142\
 top^oport_get~143 top^oport_get~144 top^oport_get~145 top^oport_get~146\
 top^oport_get~147 top^oport_get~148 top^oport_get~149 top^oport_get~150\
 top^oport_get~151 top^oport_get~152 top^RDY_oport_get

.names gnd
.names unconn
.names vcc
1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^LOGICAL_NOT~312 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4441
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4441 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 re top^CLK 3


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~152 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~152\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~152 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~152 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2819
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2819 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3445 top^MULTI_PORT_MUX~1660^MUX_2~2646
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2646 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~152\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~152

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~152 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~152 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2493
1-1- 1
-1-1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^LOGICAL_NOT~316 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4453 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4449
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^LOGICAL_NOT~314 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4449 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4445
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^ADDER_FUNC~4603 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4453
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4453 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2941
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2941 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2942 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2943 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2944 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_AND~2940
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_AND~2940 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^BITWISE_OR~2935^LOGICAL_OR~2937
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^BITWISE_OR~2935^LOGICAL_OR~2937 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^BITWISE_OR~2936^LOGICAL_OR~2938 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^LOGICAL_AND~2934
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^LOGICAL_AND~2934 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~359^LOGICAL_NOT~362 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~363^MUX_2~2930 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~359^MUX_2~2933
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~357^LOGICAL_NOT~358 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~359^MUX_2~2933 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~357^MUX_2~2932
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~355 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~354^LOGICAL_NOT~356 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~357^MUX_2~2932 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~354^MUX_2~2931
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~354^MUX_2~2931 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~365 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~365 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~348
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~348 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~349^BITWISE_OR~2910^LOGICAL_OR~2912
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~349^BITWISE_OR~2909^LOGICAL_OR~2911 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~349^BITWISE_OR~2910^LOGICAL_OR~2912 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~349^LOGICAL_AND~2908
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~365 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~352^BITWISE_OR~2921^LOGICAL_OR~2923
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~352^BITWISE_OR~2920^LOGICAL_OR~2922 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~352^BITWISE_OR~2921^LOGICAL_OR~2923 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~352^LOGICAL_AND~2919
11 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~363^LOGICAL_NOT~364 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~365 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~363^MUX_2~2930
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^LOGICAL_AND~2934 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~359^LOGICAL_NOT~362
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4453 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3003
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3003 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3004 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3005 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3006 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_AND~3002
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_AND~3002 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^BITWISE_OR~2961^LOGICAL_OR~2963
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^BITWISE_OR~2961^LOGICAL_OR~2963 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^BITWISE_OR~2962^LOGICAL_OR~2964 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^LOGICAL_AND~2960
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^LOGICAL_AND~2960 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^BITWISE_OR~2957^LOGICAL_OR~2959
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^BITWISE_OR~2956^LOGICAL_OR~2958 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^BITWISE_OR~2957^LOGICAL_OR~2959 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^LOGICAL_AND~2955
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^LOGICAL_AND~2955 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^BITWISE_OR~2951^LOGICAL_OR~2953
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^BITWISE_OR~2951^LOGICAL_OR~2953 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^BITWISE_OR~2952^LOGICAL_OR~2954 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^LOGICAL_AND~2950
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^LOGICAL_AND~2950 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~385^LOGICAL_NOT~391 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~392^MUX_2~2946 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~385^MUX_2~2949
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~383^LOGICAL_NOT~384 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~385^MUX_2~2949 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~383^MUX_2~2948
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~381 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~380^LOGICAL_NOT~382 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~383^MUX_2~2948 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~380^MUX_2~2947
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~380^MUX_2~2947 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^LOGICAL_AND~2965 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~392^LOGICAL_NOT~399 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~392^MUX_2~2946
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^LOGICAL_AND~2950 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~385^LOGICAL_NOT~391
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4453 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3009
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3009 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3010 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3011 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3012 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_OR~3008
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_OR~3008 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~394 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~395^LOGICAL_OR~2975
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~395^LOGICAL_OR~2975 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^BITWISE_OR~2972^LOGICAL_OR~2974
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^BITWISE_OR~2971^LOGICAL_OR~2973 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^BITWISE_OR~2972^LOGICAL_OR~2974 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^LOGICAL_AND~2970
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^LOGICAL_AND~2970 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^BITWISE_OR~2966^LOGICAL_OR~2968
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^BITWISE_OR~2966^LOGICAL_OR~2968 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^BITWISE_OR~2967^LOGICAL_OR~2969 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^LOGICAL_AND~2965
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^LOGICAL_AND~2965 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~392^LOGICAL_NOT~399
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^ADDER_FUNC~4599 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^ADDER_FUNC~4457
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^ADDER_FUNC~4457 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2986
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2986 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2987 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2988 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2989 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_AND~2985
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_AND~2985 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^BITWISE_OR~2980^LOGICAL_OR~2982
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^BITWISE_OR~2980^LOGICAL_OR~2982 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^BITWISE_OR~2981^LOGICAL_OR~2983 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^LOGICAL_AND~2979
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^LOGICAL_AND~2979 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~371^LOGICAL_NOT~374 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~375^MUX_2~2945 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~371^MUX_2~2978
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~369^LOGICAL_NOT~370 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~371^MUX_2~2978 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~369^MUX_2~2977
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~367 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~366^LOGICAL_NOT~368 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~369^MUX_2~2977 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~366^MUX_2~2976
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~366^MUX_2~2976 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^LOGICAL_AND~2990 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~375^LOGICAL_NOT~378 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~375^MUX_2~2945
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~387^BITWISE_OR~2962^LOGICAL_OR~2964
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~394
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_OR~2866 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~408^LOGICAL_OR~2864
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~408^LOGICAL_OR~2864 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^BITWISE_OR~2861^LOGICAL_OR~2863
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^BITWISE_OR~2860^LOGICAL_OR~2862 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^BITWISE_OR~2861^LOGICAL_OR~2863 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^LOGICAL_AND~2859
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^LOGICAL_AND~2859 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^BITWISE_OR~2855^LOGICAL_OR~2857
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^BITWISE_OR~2855^LOGICAL_OR~2857 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^BITWISE_OR~2856^LOGICAL_OR~2858 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^LOGICAL_AND~2854
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^LOGICAL_AND~2854 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~406^LOGICAL_NOT~412 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~413^MUX_2~2824 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~406^MUX_2~2853
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~404^LOGICAL_NOT~405 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~406^MUX_2~2853 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~404^MUX_2~2852
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~402 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~401^LOGICAL_NOT~403 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~404^MUX_2~2852 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~401^MUX_2~2851
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~401^MUX_2~2851 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^LOGICAL_AND~2871 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~413^LOGICAL_NOT~420 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~413^MUX_2~2824
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^LOGICAL_AND~1626^BITWISE_OR~2832^LOGICAL_OR~2834
1 1

.names top^LOGICAL_AND~1626^BITWISE_OR~2831^LOGICAL_OR~2833 top^LOGICAL_AND~1626^BITWISE_OR~2832^LOGICAL_OR~2834 top^LOGICAL_AND~1626^LOGICAL_AND~2830
11 1

.names top^LOGICAL_AND~1626^LOGICAL_AND~2830 top^LOGICAL_AND~1627^BITWISE_OR~2826^LOGICAL_OR~2828
1 1

.names top^LOGICAL_AND~1627^BITWISE_OR~2826^LOGICAL_OR~2828 top^LOGICAL_AND~1627^BITWISE_OR~2827^LOGICAL_OR~2829 top^LOGICAL_AND~1627^LOGICAL_AND~2825
11 1

.names top^LOGICAL_AND~1627^LOGICAL_AND~2825 top^LOGICAL_AND~1629^BITWISE_OR~4405^LOGICAL_OR~4407
1 1

.names top^LOGICAL_AND~1629^BITWISE_OR~4405^LOGICAL_OR~4407 top^LOGICAL_AND~1629^BITWISE_OR~4406^LOGICAL_OR~4408 top^LOGICAL_AND~1629^LOGICAL_AND~4404
11 1

.names top^LOGICAL_AND~1629^LOGICAL_AND~4404 top^LOGICAL_AND~1631^BITWISE_OR~4400^LOGICAL_OR~4402
1 1

.names top^LOGICAL_AND~1631^BITWISE_OR~4400^LOGICAL_OR~4402 top^LOGICAL_AND~1631^BITWISE_OR~4401^LOGICAL_OR~4403 top^LOGICAL_AND~1631^LOGICAL_AND~4399
11 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_NOT~1638
0 1

.names top^LOGICAL_NOT~1638 top^LOGICAL_AND~1639^BITWISE_OR~4396^LOGICAL_OR~4398
1 1

.names top^LOGICAL_AND~1639^BITWISE_OR~4395^LOGICAL_OR~4397 top^LOGICAL_AND~1639^BITWISE_OR~4396^LOGICAL_OR~4398 top^LOGICAL_AND~1639^LOGICAL_AND~4394
11 1

.names top^LOGICAL_AND~1639^LOGICAL_AND~4394 top^LOGICAL_NOT~1645
0 1

.names top^LOGICAL_NOT~1645 top^LOGICAL_AND~1646^BITWISE_OR~4381^LOGICAL_OR~4383
1 1

.names top^LOGICAL_AND~1646^BITWISE_OR~4380^LOGICAL_OR~4382 top^LOGICAL_AND~1646^BITWISE_OR~4381^LOGICAL_OR~4383 top^LOGICAL_AND~1646^LOGICAL_AND~4379
11 1

.names top^LOGICAL_AND~1646^LOGICAL_AND~4379 top^LOGICAL_AND~1648^BITWISE_OR~4375^LOGICAL_OR~4377
1 1

.names top^LOGICAL_AND~1648^BITWISE_OR~4375^LOGICAL_OR~4377 top^LOGICAL_AND~1648^BITWISE_OR~4376^LOGICAL_OR~4378 top^LOGICAL_AND~1648^LOGICAL_AND~4374
11 1

.names top^LOGICAL_AND~1648^LOGICAL_AND~4374 top^LOGICAL_OR~1825^BITWISE_OR~3909^LOGICAL_OR~3911
1 1

.names top^LOGICAL_OR~1825^BITWISE_OR~3908^LOGICAL_OR~3910 top^LOGICAL_OR~1825^BITWISE_OR~3909^LOGICAL_OR~3911 top^LOGICAL_OR~1825^LOGICAL_OR~3907
1- 1
-1 1

.names top^LOGICAL_OR~1825^LOGICAL_OR~3907 top^MULTI_PORT_MUX~2319^LOGICAL_NOT~2320 top^LOGICAL_NOT~1822 top^FF_NODE~2324 top^MULTI_PORT_MUX~2319^MUX_2~3906
1-1- 1
-1-1 1

.names top^LOGICAL_NOT~2315 top^MULTI_PORT_MUX~2314^LOGICAL_NOT~2316 vcc top^MULTI_PORT_MUX~2319^MUX_2~3906 top^MULTI_PORT_MUX~2314^MUX_2~3904
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~2314^MUX_2~3904 top^FF_NODE~2324 re top^CLK 3

.names top^FF_NODE~2324 top^LOGICAL_AND~1650^BITWISE_OR~2330^LOGICAL_OR~2332
1 1

.names top^LOGICAL_AND~1650^BITWISE_OR~2329^LOGICAL_OR~2331 top^LOGICAL_AND~1650^BITWISE_OR~2330^LOGICAL_OR~2332 top^LOGICAL_AND~1650^LOGICAL_AND~2328
11 1

.names top^LOGICAL_AND~1650^LOGICAL_AND~2328 top^MULTI_PORT_MUX~1815^LOGICAL_NOT~1816 top^MULTI_PORT_MUX~1655^MUX_2~2340 top^LOGICAL_NOT~1817 top^MULTI_PORT_MUX~1815^MUX_2~2327
1-1- 1
-1-1 1

.names top^LOGICAL_OR~1820^LOGICAL_OR~2647 top^MULTI_PORT_MUX~2317^LOGICAL_NOT~2318 top^MULTI_PORT_MUX~1815^MUX_2~2327 top^FF_NODE~2323 top^MULTI_PORT_MUX~2317^MUX_2~2326
1-1- 1
-1-1 1

.names top^LOGICAL_NOT~2315 top^MULTI_PORT_MUX~2314^LOGICAL_NOT~2316 gnd top^MULTI_PORT_MUX~2317^MUX_2~2326 top^MULTI_PORT_MUX~2314^MUX_2~3903
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~2314^MUX_2~3903 top^FF_NODE~2323 re top^CLK 3

.names top^FF_NODE~2323 top^LOGICAL_NOT~1628
0 1

.names top^LOGICAL_NOT~1628 top^LOGICAL_AND~1629^BITWISE_OR~4406^LOGICAL_OR~4408
1 1

.names top^FF_NODE~2323 top^LOGICAL_NOT~1642
0 1

.names top^LOGICAL_NOT~1642 top^LOGICAL_AND~1643^BITWISE_OR~3453^LOGICAL_OR~3455
1 1

.names top^LOGICAL_AND~1643^BITWISE_OR~3452^LOGICAL_OR~3454 top^LOGICAL_AND~1643^BITWISE_OR~3453^LOGICAL_OR~3455 top^LOGICAL_AND~1643^LOGICAL_AND~3451
11 1

.names top^LOGICAL_AND~1643^LOGICAL_AND~3451 top^LOGICAL_AND~1646^BITWISE_OR~4380^LOGICAL_OR~4382
1 1

.names top^LOGICAL_AND~1650^LOGICAL_AND~2328 top^MULTI_PORT_MUX~1815^LOGICAL_NOT~1816
0 1

.names top^FF_NODE~2324 top^LOGICAL_NOT~1652
0 1

.names top^LOGICAL_NOT~1652 top^LOGICAL_AND~1653^BITWISE_OR~2337^LOGICAL_OR~2339
1 1

.names top^LOGICAL_AND~1653^BITWISE_OR~2336^LOGICAL_OR~2338 top^LOGICAL_AND~1653^BITWISE_OR~2337^LOGICAL_OR~2339 top^LOGICAL_AND~1653^LOGICAL_AND~2335
11 1

.names top^LOGICAL_AND~1653^LOGICAL_AND~2335 top^MULTI_PORT_MUX~1827^LOGICAL_NOT~1828 top^MULTI_PORT_MUX~1655^MUX_2~2340 top^LOGICAL_NOT~1829 top^MULTI_PORT_MUX~1827^MUX_2~2334
1-1- 1
-1-1 1

.names top^LOGICAL_OR~1833^LOGICAL_OR~2657 top^MULTI_PORT_MUX~2321^LOGICAL_NOT~2322 top^MULTI_PORT_MUX~1827^MUX_2~2334 top^FF_NODE~2325 top^MULTI_PORT_MUX~2321^MUX_2~2333
1-1- 1
-1-1 1

.names top^LOGICAL_NOT~2315 top^MULTI_PORT_MUX~2314^LOGICAL_NOT~2316 gnd top^MULTI_PORT_MUX~2321^MUX_2~2333 top^MULTI_PORT_MUX~2314^MUX_2~3905
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~2314^MUX_2~3905 top^FF_NODE~2325 re top^CLK 3

.names top^FF_NODE~2325 top^LOGICAL_NOT~1630
0 1

.names top^LOGICAL_NOT~1630 top^LOGICAL_AND~1631^BITWISE_OR~4401^LOGICAL_OR~4403
1 1

.names top^FF_NODE~2325 top^LOGICAL_NOT~1635
0 1

.names top^LOGICAL_NOT~1635 top^LOGICAL_AND~1636^BITWISE_OR~2837^LOGICAL_OR~2839
1 1

.names top^LOGICAL_AND~1636^BITWISE_OR~2836^LOGICAL_OR~2838 top^LOGICAL_AND~1636^BITWISE_OR~2837^LOGICAL_OR~2839 top^LOGICAL_AND~1636^LOGICAL_AND~2835
11 1

.names top^LOGICAL_AND~1636^LOGICAL_AND~2835 top^LOGICAL_AND~1639^BITWISE_OR~4395^LOGICAL_OR~4397
1 1

.names top^LOGICAL_AND~1653^LOGICAL_AND~2335 top^MULTI_PORT_MUX~1827^LOGICAL_NOT~1828
0 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1655^LOGICAL_NOT~1656 top^LOGICAL_NOT~1657 top^LOGICAL_NOT~1658 top^MULTI_PORT_MUX~1655^MUX_2~2340
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1655^LOGICAL_NOT~1656
0 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2667 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3293 top^MULTI_PORT_MUX~1660^MUX_2~2494
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2494 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~0\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~0 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~0 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2341
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661
0 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2668 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3294 top^MULTI_PORT_MUX~1660^MUX_2~2495
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2495 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~1\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~1 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~1 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2342
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2669 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3295 top^MULTI_PORT_MUX~1660^MUX_2~2496
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2496 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~2\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~2 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~2 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2343
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2670 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3296 top^MULTI_PORT_MUX~1660^MUX_2~2497
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2497 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~3\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~3

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~3 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~3 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2344
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2671 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3297 top^MULTI_PORT_MUX~1660^MUX_2~2498
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2498 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~4\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~4

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~4 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~4 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2345
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2672 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3298 top^MULTI_PORT_MUX~1660^MUX_2~2499
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2499 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~5\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~5

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~5 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~5 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2346
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2673 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3299 top^MULTI_PORT_MUX~1660^MUX_2~2500
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2500 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~6\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~6

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~6 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~6 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2347
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2674 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3300 top^MULTI_PORT_MUX~1660^MUX_2~2501
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2501 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~7\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~7

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~7 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~7 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2348
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2675 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3301 top^MULTI_PORT_MUX~1660^MUX_2~2502
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2502 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~8\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~8

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~8 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~8 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2349
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2676 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3302 top^MULTI_PORT_MUX~1660^MUX_2~2503
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2503 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~9\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~9

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~9 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~9 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2350
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2677 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3303 top^MULTI_PORT_MUX~1660^MUX_2~2504
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2504 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~10\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~10

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~10 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~10 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2351
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2678 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3304 top^MULTI_PORT_MUX~1660^MUX_2~2505
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2505 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~11\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~11

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~11 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~11 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2352
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2679 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3305 top^MULTI_PORT_MUX~1660^MUX_2~2506
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2506 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~12\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~12

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~12 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~12 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2353
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2680 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3306 top^MULTI_PORT_MUX~1660^MUX_2~2507
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2507 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~13\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~13

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~13 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~13 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2354
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2681 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3307 top^MULTI_PORT_MUX~1660^MUX_2~2508
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2508 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~14\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~14 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~14 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2355
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2682 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3308 top^MULTI_PORT_MUX~1660^MUX_2~2509
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2509 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~15\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~15

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~15 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~15 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2356
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2683 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3309 top^MULTI_PORT_MUX~1660^MUX_2~2510
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2510 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~16\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~16

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~16 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~16 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2357
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2684 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3310 top^MULTI_PORT_MUX~1660^MUX_2~2511
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2511 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~17\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~17

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~17 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~17 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2358
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2685 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3311 top^MULTI_PORT_MUX~1660^MUX_2~2512
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2512 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~18\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~18

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~18 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~18 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2359
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2686 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3312 top^MULTI_PORT_MUX~1660^MUX_2~2513
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2513 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~19\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~19

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~19 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~19 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2360
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2687 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3313 top^MULTI_PORT_MUX~1660^MUX_2~2514
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2514 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~20\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~20

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~20 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~20 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2361
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2688 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3314 top^MULTI_PORT_MUX~1660^MUX_2~2515
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2515 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~21\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~21

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~21 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~21 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2362
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2689 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3315 top^MULTI_PORT_MUX~1660^MUX_2~2516
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2516 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~22\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~22

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~22 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~22 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2363
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2690 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3316 top^MULTI_PORT_MUX~1660^MUX_2~2517
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2517 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~23\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~23

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~23 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~23 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2364
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2691 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3317 top^MULTI_PORT_MUX~1660^MUX_2~2518
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2518 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~24\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~24

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~24 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~24 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2365
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2692 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3318 top^MULTI_PORT_MUX~1660^MUX_2~2519
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2519 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~25\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~25

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~25 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~25 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2366
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2693 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3319 top^MULTI_PORT_MUX~1660^MUX_2~2520
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2520 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~26\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~26

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~26 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~26 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2367
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2694 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3320 top^MULTI_PORT_MUX~1660^MUX_2~2521
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2521 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~27\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~27

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~27 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~27 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2368
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2695 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3321 top^MULTI_PORT_MUX~1660^MUX_2~2522
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2522 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~28\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~28

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~28 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~28 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2369
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2696 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3322 top^MULTI_PORT_MUX~1660^MUX_2~2523
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2523 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~29\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~29

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~29 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~29 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2370
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2697 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3323 top^MULTI_PORT_MUX~1660^MUX_2~2524
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2524 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~30\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~30

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~30 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~30 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2371
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2698 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3324 top^MULTI_PORT_MUX~1660^MUX_2~2525
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2525 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~31\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~31

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~31 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~31 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2372
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2699 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3325 top^MULTI_PORT_MUX~1660^MUX_2~2526
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2526 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~32\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~32

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~32 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~32 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2373
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2700 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3326 top^MULTI_PORT_MUX~1660^MUX_2~2527
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2527 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~33\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~33

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~33 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~33 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2374
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2701 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3327 top^MULTI_PORT_MUX~1660^MUX_2~2528
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2528 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~34\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~34

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~34 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~34 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2375
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2702 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3328 top^MULTI_PORT_MUX~1660^MUX_2~2529
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2529 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~35\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~35

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~35 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~35 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2376
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2703 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3329 top^MULTI_PORT_MUX~1660^MUX_2~2530
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2530 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~36\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~36

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~36 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~36 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2377
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2704 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3330 top^MULTI_PORT_MUX~1660^MUX_2~2531
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2531 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~37\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~37

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~37 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~37 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2378
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2705 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3331 top^MULTI_PORT_MUX~1660^MUX_2~2532
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2532 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~38\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~38

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~38 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~38 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2379
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2706 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3332 top^MULTI_PORT_MUX~1660^MUX_2~2533
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2533 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~39\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~39

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~39 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~39 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2380
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2707 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3333 top^MULTI_PORT_MUX~1660^MUX_2~2534
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2534 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~40\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~40

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~40 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~40 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2381
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2708 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3334 top^MULTI_PORT_MUX~1660^MUX_2~2535
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2535 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~41\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~41

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~41 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~41 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2382
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2709 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3335 top^MULTI_PORT_MUX~1660^MUX_2~2536
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2536 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~42\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~42

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~42 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~42 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2383
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2710 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3336 top^MULTI_PORT_MUX~1660^MUX_2~2537
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2537 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~43\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~43

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~43 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~43 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2384
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2711 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3337 top^MULTI_PORT_MUX~1660^MUX_2~2538
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2538 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~44\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~44

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~44 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~44 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2385
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2712 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3338 top^MULTI_PORT_MUX~1660^MUX_2~2539
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2539 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~45\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~45

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~45 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~45 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2386
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2713 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3339 top^MULTI_PORT_MUX~1660^MUX_2~2540
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2540 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~46\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~46

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~46 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~46 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2387
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2714 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3340 top^MULTI_PORT_MUX~1660^MUX_2~2541
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2541 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~47\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~47

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~47 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~47 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2388
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2715 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3341 top^MULTI_PORT_MUX~1660^MUX_2~2542
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2542 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~48\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~48

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~48 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~48 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2389
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2716 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3342 top^MULTI_PORT_MUX~1660^MUX_2~2543
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2543 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~49\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~49

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~49 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~49 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2390
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2717 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3343 top^MULTI_PORT_MUX~1660^MUX_2~2544
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2544 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~50\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~50

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~50 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~50 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2391
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2718 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3344 top^MULTI_PORT_MUX~1660^MUX_2~2545
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2545 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~51\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~51

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~51 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~51 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2392
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2719 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3345 top^MULTI_PORT_MUX~1660^MUX_2~2546
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2546 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~52\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~52

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~52 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~52 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2393
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2720 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3346 top^MULTI_PORT_MUX~1660^MUX_2~2547
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2547 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~53\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~53

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~53 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~53 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2394
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2721 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3347 top^MULTI_PORT_MUX~1660^MUX_2~2548
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2548 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~54\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~54

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~54 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~54 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2395
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2722 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3348 top^MULTI_PORT_MUX~1660^MUX_2~2549
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2549 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~55\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~55

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~55 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~55 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2396
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2723 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3349 top^MULTI_PORT_MUX~1660^MUX_2~2550
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2550 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~56\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~56

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~56 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~56 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2397
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2724 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3350 top^MULTI_PORT_MUX~1660^MUX_2~2551
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2551 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~57\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~57

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~57 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~57 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2398
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2725 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3351 top^MULTI_PORT_MUX~1660^MUX_2~2552
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2552 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~58\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~58

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~58 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~58 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2399
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2726 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3352 top^MULTI_PORT_MUX~1660^MUX_2~2553
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2553 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~59\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~59

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~59 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~59 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2400
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2727 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3353 top^MULTI_PORT_MUX~1660^MUX_2~2554
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2554 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~60\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~60

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~60 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~60 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2401
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2728 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3354 top^MULTI_PORT_MUX~1660^MUX_2~2555
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2555 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~61\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~61

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~61 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~61 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2402
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2729 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3355 top^MULTI_PORT_MUX~1660^MUX_2~2556
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2556 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~62\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~62

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~62 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~62 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2403
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2730 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3356 top^MULTI_PORT_MUX~1660^MUX_2~2557
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2557 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~63\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~63

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~63 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~63 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2404
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2731 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3357 top^MULTI_PORT_MUX~1660^MUX_2~2558
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2558 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~64\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~64

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~64 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~64 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2405
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2732 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3358 top^MULTI_PORT_MUX~1660^MUX_2~2559
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2559 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~65\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~65

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~65 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~65 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2406
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2733 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3359 top^MULTI_PORT_MUX~1660^MUX_2~2560
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2560 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~66\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~66

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~66 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~66 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2407
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2734 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3360 top^MULTI_PORT_MUX~1660^MUX_2~2561
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2561 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~67\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~67

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~67 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~67 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2408
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2735 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3361 top^MULTI_PORT_MUX~1660^MUX_2~2562
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2562 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~68\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~68

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~68 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~68 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2409
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2736 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3362 top^MULTI_PORT_MUX~1660^MUX_2~2563
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2563 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~69\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~69

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~69 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~69 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2410
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2737 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3363 top^MULTI_PORT_MUX~1660^MUX_2~2564
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2564 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~70\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~70

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~70 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~70 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2411
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2738 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3364 top^MULTI_PORT_MUX~1660^MUX_2~2565
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2565 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~71\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~71

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~71 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~71 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2412
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2739 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3365 top^MULTI_PORT_MUX~1660^MUX_2~2566
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2566 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~72\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~72

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~72 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~72 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2413
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2740 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3366 top^MULTI_PORT_MUX~1660^MUX_2~2567
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2567 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~73\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~73

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~73 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~73 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2414
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2741 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3367 top^MULTI_PORT_MUX~1660^MUX_2~2568
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2568 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~74\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~74

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~74 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~74 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2415
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2742 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3368 top^MULTI_PORT_MUX~1660^MUX_2~2569
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2569 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~75\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~75

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~75 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~75 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2416
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2743 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3369 top^MULTI_PORT_MUX~1660^MUX_2~2570
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2570 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~76\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~76

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~76 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~76 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2417
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2744 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3370 top^MULTI_PORT_MUX~1660^MUX_2~2571
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2571 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~77\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~77

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~77 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~77 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2418
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2745 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3371 top^MULTI_PORT_MUX~1660^MUX_2~2572
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2572 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~78\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~78

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~78 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~78 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2419
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2746 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3372 top^MULTI_PORT_MUX~1660^MUX_2~2573
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2573 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~79\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~79

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~79 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~79 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2420
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2747 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3373 top^MULTI_PORT_MUX~1660^MUX_2~2574
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2574 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~80\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~80

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~80 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~80 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2421
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2748 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3374 top^MULTI_PORT_MUX~1660^MUX_2~2575
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2575 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~81\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~81

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~81 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~81 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2422
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2749 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3375 top^MULTI_PORT_MUX~1660^MUX_2~2576
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2576 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~82\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~82

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~82 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~82 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2423
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2750 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3376 top^MULTI_PORT_MUX~1660^MUX_2~2577
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2577 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~83\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~83 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~83 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2424
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2751 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3377 top^MULTI_PORT_MUX~1660^MUX_2~2578
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2578 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~84\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~84

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~84 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~84 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2425
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2752 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3378 top^MULTI_PORT_MUX~1660^MUX_2~2579
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2579 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~85\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~85

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~85 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~85 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2426
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2753 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3379 top^MULTI_PORT_MUX~1660^MUX_2~2580
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2580 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~86\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~86

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~86 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~86 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2427
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2754 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3380 top^MULTI_PORT_MUX~1660^MUX_2~2581
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2581 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~87\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~87

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~87 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~87 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2428
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2755 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3381 top^MULTI_PORT_MUX~1660^MUX_2~2582
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2582 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~88\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~88

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~88 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~88 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2429
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2756 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3382 top^MULTI_PORT_MUX~1660^MUX_2~2583
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2583 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~89\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~89

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~89 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~89 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2430
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2757 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3383 top^MULTI_PORT_MUX~1660^MUX_2~2584
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2584 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~90\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~90

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~90 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~90 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2431
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2758 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3384 top^MULTI_PORT_MUX~1660^MUX_2~2585
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2585 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~91\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~91

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~91 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~91 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2432
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2759 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3385 top^MULTI_PORT_MUX~1660^MUX_2~2586
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2586 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~92\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~92

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~92 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~92 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2433
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2760 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3386 top^MULTI_PORT_MUX~1660^MUX_2~2587
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2587 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~93\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~93

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~93 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~93 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2434
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2761 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3387 top^MULTI_PORT_MUX~1660^MUX_2~2588
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2588 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~94\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~94

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~94 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~94 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2435
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2762 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3388 top^MULTI_PORT_MUX~1660^MUX_2~2589
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2589 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~95\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~95

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~95 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~95 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2436
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2763 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3389 top^MULTI_PORT_MUX~1660^MUX_2~2590
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2590 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~96\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~96

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~96 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~96 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2437
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2764 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3390 top^MULTI_PORT_MUX~1660^MUX_2~2591
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2591 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~97\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~97

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~97 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~97 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2438
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2765 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3391 top^MULTI_PORT_MUX~1660^MUX_2~2592
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2592 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~98\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~98

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~98 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~98 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2439
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2766 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3392 top^MULTI_PORT_MUX~1660^MUX_2~2593
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2593 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~99\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~99

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~99 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~99 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2440
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2767 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3393 top^MULTI_PORT_MUX~1660^MUX_2~2594
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2594 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~100\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~100

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~100 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~100 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2441
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2768 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3394 top^MULTI_PORT_MUX~1660^MUX_2~2595
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2595 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~101\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~101

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~101 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~101 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2442
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2769 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3395 top^MULTI_PORT_MUX~1660^MUX_2~2596
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2596 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~102\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~102

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~102 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~102 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2443
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2770 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3396 top^MULTI_PORT_MUX~1660^MUX_2~2597
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2597 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~103\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~103

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~103 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~103 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2444
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2771 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3397 top^MULTI_PORT_MUX~1660^MUX_2~2598
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2598 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~104\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~104

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~104 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~104 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2445
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2772 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3398 top^MULTI_PORT_MUX~1660^MUX_2~2599
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2599 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~105\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~105

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~105 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~105 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2446
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2773 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3399 top^MULTI_PORT_MUX~1660^MUX_2~2600
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2600 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~106\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~106

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~106 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~106 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2447
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2774 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3400 top^MULTI_PORT_MUX~1660^MUX_2~2601
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2601 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~107\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~107

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~107 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~107 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2448
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2775 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3401 top^MULTI_PORT_MUX~1660^MUX_2~2602
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2602 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~108\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~108

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~108 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~108 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2449
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2776 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3402 top^MULTI_PORT_MUX~1660^MUX_2~2603
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2603 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~109\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~109

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~109 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~109 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2450
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2777 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3403 top^MULTI_PORT_MUX~1660^MUX_2~2604
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2604 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~110\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~110

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~110 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~110 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2451
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2778 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3404 top^MULTI_PORT_MUX~1660^MUX_2~2605
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2605 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~111\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~111

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~111 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~111 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2452
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2779 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3405 top^MULTI_PORT_MUX~1660^MUX_2~2606
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2606 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~112\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~112

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~112 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~112 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2453
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2780 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3406 top^MULTI_PORT_MUX~1660^MUX_2~2607
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2607 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~113\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~113

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~113 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~113 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2454
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2781 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3407 top^MULTI_PORT_MUX~1660^MUX_2~2608
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2608 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~114\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~114

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~114 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~114 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2455
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2782 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3408 top^MULTI_PORT_MUX~1660^MUX_2~2609
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2609 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~115\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~115

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~115 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~115 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2456
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2783 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3409 top^MULTI_PORT_MUX~1660^MUX_2~2610
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2610 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~116\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~116

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~116 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~116 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2457
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2784 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3410 top^MULTI_PORT_MUX~1660^MUX_2~2611
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2611 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~117\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~117

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~117 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~117 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2458
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2785 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3411 top^MULTI_PORT_MUX~1660^MUX_2~2612
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2612 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~118\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~118

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~118 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~118 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2459
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2786 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3412 top^MULTI_PORT_MUX~1660^MUX_2~2613
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2613 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~119\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~119

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~119 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~119 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2460
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2787 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3413 top^MULTI_PORT_MUX~1660^MUX_2~2614
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2614 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~120\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~120

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~120 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~120 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2461
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2788 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3414 top^MULTI_PORT_MUX~1660^MUX_2~2615
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2615 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~121\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~121

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~121 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~121 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2462
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2789 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3415 top^MULTI_PORT_MUX~1660^MUX_2~2616
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2616 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~122\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~122

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~122 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~122 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2463
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2790 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3416 top^MULTI_PORT_MUX~1660^MUX_2~2617
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2617 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~123\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~123

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~123 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~123 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2464
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2791 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3417 top^MULTI_PORT_MUX~1660^MUX_2~2618
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2618 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~124\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~124

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~124 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~124 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2465
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2792 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3418 top^MULTI_PORT_MUX~1660^MUX_2~2619
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2619 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~125\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~125

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~125 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~125 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2466
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2793 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3419 top^MULTI_PORT_MUX~1660^MUX_2~2620
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2620 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~126\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~126

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~126 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~126 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2467
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2794 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3420 top^MULTI_PORT_MUX~1660^MUX_2~2621
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2621 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~127\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~127

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~127 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~127 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2468
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2795 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3421 top^MULTI_PORT_MUX~1660^MUX_2~2622
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2622 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~128\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~128

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~128 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~128 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2469
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2796 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3422 top^MULTI_PORT_MUX~1660^MUX_2~2623
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2623 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~129\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~129

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~129 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~129 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2470
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2797 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3423 top^MULTI_PORT_MUX~1660^MUX_2~2624
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2624 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~130\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~130

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~130 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~130 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2471
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2798 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3424 top^MULTI_PORT_MUX~1660^MUX_2~2625
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2625 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~131\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~131

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~131 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~131 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2472
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3425 top^MULTI_PORT_MUX~1660^MUX_2~2626
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2626 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~132\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~132

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2473
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2800 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3426 top^MULTI_PORT_MUX~1660^MUX_2~2627
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2627 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~133\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~133

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~133 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~133 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2474
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2801 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3427 top^MULTI_PORT_MUX~1660^MUX_2~2628
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2628 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~134\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~134 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~134 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2475
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2802 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3428 top^MULTI_PORT_MUX~1660^MUX_2~2629
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2629 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~135\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~135

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~135 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~135 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2476
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2803 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3429 top^MULTI_PORT_MUX~1660^MUX_2~2630
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2630 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~136\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~136

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~136 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~136 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2477
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3430 top^MULTI_PORT_MUX~1660^MUX_2~2631
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2631 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~137\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~137

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~137 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~137 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2478
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3431 top^MULTI_PORT_MUX~1660^MUX_2~2632
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2632 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~138\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~138

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~138 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~138 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2479
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3432 top^MULTI_PORT_MUX~1660^MUX_2~2633
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2633 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~139\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~139

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~139 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~139 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2480
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3433 top^MULTI_PORT_MUX~1660^MUX_2~2634
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2634 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~140\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~140

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~140 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~140 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2481
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3434 top^MULTI_PORT_MUX~1660^MUX_2~2635
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2635 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~141\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~141

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~141 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~141 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2482
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2809 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3435 top^MULTI_PORT_MUX~1660^MUX_2~2636
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2636 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~142\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~142

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~142 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~142 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2483
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2810 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3436 top^MULTI_PORT_MUX~1660^MUX_2~2637
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2637 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~143\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~143

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~143 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~143 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2484
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2811 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3437 top^MULTI_PORT_MUX~1660^MUX_2~2638
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2638 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~144\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~144

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~144 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~144 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2485
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2812 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3438 top^MULTI_PORT_MUX~1660^MUX_2~2639
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2639 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~145\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~145

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~145 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~145 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2486
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2813 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3439 top^MULTI_PORT_MUX~1660^MUX_2~2640
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2640 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~146\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~146

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~146 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~146 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2487
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2814 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3440 top^MULTI_PORT_MUX~1660^MUX_2~2641
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2641 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~147\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~147

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~147 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~147 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2488
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2815 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3441 top^MULTI_PORT_MUX~1660^MUX_2~2642
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2642 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~148\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~148

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~148 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~148 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2489
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2816 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3442 top^MULTI_PORT_MUX~1660^MUX_2~2643
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2643 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~149\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~149

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~149 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~149 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2490
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2817 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3443 top^MULTI_PORT_MUX~1660^MUX_2~2644
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2644 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~150\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~150

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~150 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~150 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2491
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~1660^LOGICAL_NOT~1661 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2818 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3444 top^MULTI_PORT_MUX~1660^MUX_2~2645
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314\
 addr1[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315\
 addr1[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316\
 addr1[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293\
 addr2[1]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294\
 addr2[2]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295\
 addr2[3]=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 we1=top^LOGICAL_OR~2307^LOGICAL_OR~4369 we2=gnd\
 data1=top^MULTI_PORT_MUX~1660^MUX_2~2645 data2=gnd\
 out1=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~151\
 out2=top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~151

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out1~151 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1.dual_port_ram+ram1^out2~151 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2492
1-1- 1
-1-1 1

.names top^FF_NODE~2324 top^LOGICAL_AND~1819^BITWISE_OR~2654^LOGICAL_OR~2656
1 1

.names top^LOGICAL_AND~1819^BITWISE_OR~2653^LOGICAL_OR~2655 top^LOGICAL_AND~1819^BITWISE_OR~2654^LOGICAL_OR~2656 top^LOGICAL_AND~1819^LOGICAL_AND~2652
11 1

.names top^LOGICAL_AND~1819^LOGICAL_AND~2652 top^LOGICAL_OR~1820^BITWISE_OR~2648^LOGICAL_OR~2650
1 1

.names top^LOGICAL_OR~1820^BITWISE_OR~2648^LOGICAL_OR~2650 top^LOGICAL_OR~1820^BITWISE_OR~2649^LOGICAL_OR~2651 top^LOGICAL_OR~1820^LOGICAL_OR~2647
1- 1
-1 1

.names top^LOGICAL_OR~1820^LOGICAL_OR~2647 top^MULTI_PORT_MUX~2317^LOGICAL_NOT~2318
0 1

.names top^FF_NODE~2324 top^LOGICAL_NOT~1822
0 1

.names top^FF_NODE~2324 top^LOGICAL_NOT~1831
0 1

.names top^LOGICAL_NOT~1831 top^LOGICAL_AND~1832^BITWISE_OR~2664^LOGICAL_OR~2666
1 1

.names top^LOGICAL_AND~1832^BITWISE_OR~2663^LOGICAL_OR~2665 top^LOGICAL_AND~1832^BITWISE_OR~2664^LOGICAL_OR~2666 top^LOGICAL_AND~1832^LOGICAL_AND~2662
11 1

.names top^LOGICAL_AND~1832^LOGICAL_AND~2662 top^LOGICAL_OR~1833^BITWISE_OR~2658^LOGICAL_OR~2660
1 1

.names top^LOGICAL_OR~1833^BITWISE_OR~2658^LOGICAL_OR~2660 top^LOGICAL_OR~1833^BITWISE_OR~2659^LOGICAL_OR~2661 top^LOGICAL_OR~1833^LOGICAL_OR~2657
1- 1
-1 1

.names top^LOGICAL_OR~1833^LOGICAL_OR~2657 top^MULTI_PORT_MUX~2321^LOGICAL_NOT~2322
0 1

.names top^FF_NODE~2324 top^LOGICAL_AND~1988^BITWISE_OR~3290^LOGICAL_OR~3292
1 1

.names top^LOGICAL_AND~1988^BITWISE_OR~3289^LOGICAL_OR~3291 top^LOGICAL_AND~1988^BITWISE_OR~3290^LOGICAL_OR~3292 top^LOGICAL_AND~1988^LOGICAL_AND~3288
11 1

.names top^LOGICAL_AND~1988^LOGICAL_AND~3288 top^LOGICAL_OR~1989^BITWISE_OR~3284^LOGICAL_OR~3286
1 1

.names top^LOGICAL_OR~1989^BITWISE_OR~3284^LOGICAL_OR~3286 top^LOGICAL_OR~1989^BITWISE_OR~3285^LOGICAL_OR~3287 top^LOGICAL_OR~1989^LOGICAL_OR~3283
1- 1
-1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^LOGICAL_NOT~337 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2904 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3021
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^LOGICAL_NOT~335 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3021 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3017
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^LOGICAL_NOT~333 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3017 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3013
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3013 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^ADDER_FUNC~4595 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2904
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2904 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2867
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2867 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2868 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2869 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2870 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_OR~2866
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2904 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2888
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2888 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2889 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2890 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2891 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_AND~2887
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_AND~2887 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^BITWISE_OR~2882^LOGICAL_OR~2884
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^BITWISE_OR~2882^LOGICAL_OR~2884 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^BITWISE_OR~2883^LOGICAL_OR~2885 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^LOGICAL_AND~2881
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^LOGICAL_AND~2881 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^BITWISE_OR~2878^LOGICAL_OR~2880
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^BITWISE_OR~2877^LOGICAL_OR~2879 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^BITWISE_OR~2878^LOGICAL_OR~2880 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^LOGICAL_AND~2876
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^LOGICAL_AND~2876 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^BITWISE_OR~2872^LOGICAL_OR~2874
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^BITWISE_OR~2872^LOGICAL_OR~2874 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^BITWISE_OR~2873^LOGICAL_OR~2875 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^LOGICAL_AND~2871
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^LOGICAL_AND~2871 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~413^LOGICAL_NOT~420
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2915
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2915 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2916 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2917 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2918 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_AND~2914
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_AND~2914 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~349^BITWISE_OR~2909^LOGICAL_OR~2911
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2926
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2926 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2927 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2928 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2929 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_AND~2925
1111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_AND~2925 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~352^BITWISE_OR~2920^LOGICAL_OR~2922
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2997
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2997 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2998 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2999 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~3000 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_OR~2996
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_OR~2996 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^BITWISE_OR~2991^LOGICAL_OR~2993
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^BITWISE_OR~2991^LOGICAL_OR~2993 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^BITWISE_OR~2992^LOGICAL_OR~2994 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^LOGICAL_AND~2990
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^LOGICAL_AND~2990 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~375^LOGICAL_NOT~378
0 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~0 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~0\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~0

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~0 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~0 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2667
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~1 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~1\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~1 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~1 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2668
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~2 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~2\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~2

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~2 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~2 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2669
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~3 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~3\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~3

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~3 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~3 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2670
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~4 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~4\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~4

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~4 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~4 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2671
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~5 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~5\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~5

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~5 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~5 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2672
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~6 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~6\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~6

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~6 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~6 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2673
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~7 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~7\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~7

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~7 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~7 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2674
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~8 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~8\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~8

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~8 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~8 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2675
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~9 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~9\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~9 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~9 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2676
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~10 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~10\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~10

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~10 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~10 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2677
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~11 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~11\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~11

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~11 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~11 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2678
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~12 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~12\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~12

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~12 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~12 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2679
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~13 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~13\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~13

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~13 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~13 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2680
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~14 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~14\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~14

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~14 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~14 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2681
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~15 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~15\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~15

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~15 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~15 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2682
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~16 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~16\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~16

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~16 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~16 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2683
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~17 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~17\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~17

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~17 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~17 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2684
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~18 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~18\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~18

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~18 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~18 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2685
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~19 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~19\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~19

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~19 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~19 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2686
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~20 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~20\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~20

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~20 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~20 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2687
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~21 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~21\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~21

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~21 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~21 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2688
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~22 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~22\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~22

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~22 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~22 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2689
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~23 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~23\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~23

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~23 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~23 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2690
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~24 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~24\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~24

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~24 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~24 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2691
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~25 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~25\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~25

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~25 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~25 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2692
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~26 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~26\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~26

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~26 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~26 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2693
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~27 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~27\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~27

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~27 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~27 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2694
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~28 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~28\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~28

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~28 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~28 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2695
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~29 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~29\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~29

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~29 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~29 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2696
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~30 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~30\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~30

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~30 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~30 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2697
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~31 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~31\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~31

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~31 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~31 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2698
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~32 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~32\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~32

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~32 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~32 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2699
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~33 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~33\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~33

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~33 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~33 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2700
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~34 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~34\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~34

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~34 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~34 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2701
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~35 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~35\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~35

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~35 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~35 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2702
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~36 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~36\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~36

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~36 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~36 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2703
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~37 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~37\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~37

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~37 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~37 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2704
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~38 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~38\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~38

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~38 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~38 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2705
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~39 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~39\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~39

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~39 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~39 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2706
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~40 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~40\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~40

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~40 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~40 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2707
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~41 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~41\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~41

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~41 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~41 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2708
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~42 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~42\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~42

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~42 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~42 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2709
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~43 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~43\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~43

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~43 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~43 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2710
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~44 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~44\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~44

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~44 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~44 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2711
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~45 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~45\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~45

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~45 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~45 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2712
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~46 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~46\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~46

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~46 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~46 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2713
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~47 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~47\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~47

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~47 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~47 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2714
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~48 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~48\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~48

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~48 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~48 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2715
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~49 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~49\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~49

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~49 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~49 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2716
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~50 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~50\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~50

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~50 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~50 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2717
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~51 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~51\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~51

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~51 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~51 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2718
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~52 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~52\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~52

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~52 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~52 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2719
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~53 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~53\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~53

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~53 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~53 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2720
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~54 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~54\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~54

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~54 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~54 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2721
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~55 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~55\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~55

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~55 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~55 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2722
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~56 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~56\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~56

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~56 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~56 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2723
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~57 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~57\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~57

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~57 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~57 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2724
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~58 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~58\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~58

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~58 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~58 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2725
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~59 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~59\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~59

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~59 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~59 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2726
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~60 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~60\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~60

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~60 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~60 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2727
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~61 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~61\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~61

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~61 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~61 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2728
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~62 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~62\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~62

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~62 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~62 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2729
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~63 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~63\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~63

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~63 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~63 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2730
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~64 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~64\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~64

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~64 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~64 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2731
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~65 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~65\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~65

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~65 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~65 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2732
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~66 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~66\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~66

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~66 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~66 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2733
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~67 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~67\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~67

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~67 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~67 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2734
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~68 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~68\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~68

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~68 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~68 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2735
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~69 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~69\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~69

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~69 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~69 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2736
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~70 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~70\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~70

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~70 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~70 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2737
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~71 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~71\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~71

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~71 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~71 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2738
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~72 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~72\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~72

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~72 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~72 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2739
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~73 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~73\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~73

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~73 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~73 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2740
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~74 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~74\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~74

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~74 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~74 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2741
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~75 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~75\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~75

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~75 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~75 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2742
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~76 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~76\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~76

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~76 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~76 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2743
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~77 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~77\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~77

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~77 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~77 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2744
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~78 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~78\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~78

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~78 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~78 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2745
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~79 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~79\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~79

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~79 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~79 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2746
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~80 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~80\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~80

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~80 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~80 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2747
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~81 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~81\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~81

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~81 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~81 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2748
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~82 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~82\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~82

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~82 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~82 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2749
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~83 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~83\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~83

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~83 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~83 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2750
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~84 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~84\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~84

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~84 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~84 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2751
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~85 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~85\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~85

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~85 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~85 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2752
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~86 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~86\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~86

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~86 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~86 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2753
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~87 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~87\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~87

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~87 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~87 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2754
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~88 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~88\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~88

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~88 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~88 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2755
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~89 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~89\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~89

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~89 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~89 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2756
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~90 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~90\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~90

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~90 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~90 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2757
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~91 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~91\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~91

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~91 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~91 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2758
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~92 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~92\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~92

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~92 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~92 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2759
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~93 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~93\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~93

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~93 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~93 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2760
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~94 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~94\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~94

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~94 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~94 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2761
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~95 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~95\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~95

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~95 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~95 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2762
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~96 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~96\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~96

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~96 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~96 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2763
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~97 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~97\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~97

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~97 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~97 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2764
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~98 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~98\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~98

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~98 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~98 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2765
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~99 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~99\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~99

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~99 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~99 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2766
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~100 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~100\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~100

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~100 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~100 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2767
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~101 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~101\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~101

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~101 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~101 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2768
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~102 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~102\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~102

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~102 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~102 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2769
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~103 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~103\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~103

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~103 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~103 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2770
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~104 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~104\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~104

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~104 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~104 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2771
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~105 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~105\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~105

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~105 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~105 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2772
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~106 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~106\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~106

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~106 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~106 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2773
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~107 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~107\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~107

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~107 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~107 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2774
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~108 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~108\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~108

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~108 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~108 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2775
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~109 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~109\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~109

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~109 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~109 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2776
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~110 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~110\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~110

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~110 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~110 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2777
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~111 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~111\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~111

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~111 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~111 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2778
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~112 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~112\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~112

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~112 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~112 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2779
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~113 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~113\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~113

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~113 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~113 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2780
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~114 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~114\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~114

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~114 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~114 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2781
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~115 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~115\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~115

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~115 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~115 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2782
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~116 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~116\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~116

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~116 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~116 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2783
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~117 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~117\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~117

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~117 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~117 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2784
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~118 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~118\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~118

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~118 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~118 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2785
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~119 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~119\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~119

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~119 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~119 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2786
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~120 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~120\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~120

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~120 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~120 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2787
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~121 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~121\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~121

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~121 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~121 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2788
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~122 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~122\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~122

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~122 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~122 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2789
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~123 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~123\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~123

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~123 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~123 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2790
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~124 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~124\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~124

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~124 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~124 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2791
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~125 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~125\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~125

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~125 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~125 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2792
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~126 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~126\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~126

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~126 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~126 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2793
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~127 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~127\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~127

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~127 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~127 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2794
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~128 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~128\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~128

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~128 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~128 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2795
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~129 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~129\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~129

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~129 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~129 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2796
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~130 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~130\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~130

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~130 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~130 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2797
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~131 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~131\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~131

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~131 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~131 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2798
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~132 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~132\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~132

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~132 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~132 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2799
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~133 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~133\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~133

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~133 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~133 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2800
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~134 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~134\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~134

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~134 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~134 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2801
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~135 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~135\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~135

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~135 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~135 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2802
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~136 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~136\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~136

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~136 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~136 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2803
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~137 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~137\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~137 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~137 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2804
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~138 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~138\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~138

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~138 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~138 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2805
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~139 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~139\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~139

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~139 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~139 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2806
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~140 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~140\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~140

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~140 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~140 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2807
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~141 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~141\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~141

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~141 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~141 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2808
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~142 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~142\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~142

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~142 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~142 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2809
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~143 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~143\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~143

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~143 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~143 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2810
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~144 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~144\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~144

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~144 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~144 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2811
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~145 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~145\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~145

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~145 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~145 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2812
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~146 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~146\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~146

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~146 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~146 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2813
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~147 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~147\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~147 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~147 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2814
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~148 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~148\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~148

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~148 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~148 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2815
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~149 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~149\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~149

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~149 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~149 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2816
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~150 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~150\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~150

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~150 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~150 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2817
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338\
 addr1[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339\
 addr1[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340\
 addr1[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317\
 addr2[1]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318\
 addr2[2]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319\
 addr2[3]=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport0_put\
 we2=gnd data1=top^iport0_put~151 data2=gnd\
 out1=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~151\
 out2=top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~151

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out1~151 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~151 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2818
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2818 top^LOGICAL_NOT~1657
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^MUX_2~2818 top^LOGICAL_NOT~1817
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^ADDER_FUNC~4595 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~338 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^CARRY_FUNC~2905
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^CARRY_FUNC~2905 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2906
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2906 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2900
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^LOGICAL_NOT~337 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2900 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3022
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^LOGICAL_NOT~335 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3022 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3018
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^LOGICAL_NOT~333 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3018 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3014
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3014 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2916
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2927
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4421 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2942
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^ADDER_FUNC~4437 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2987
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2998
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4421 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3004
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4421 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3010
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-1^ADDER_FUNC~2906 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~339 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^CARRY_FUNC~2901
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^CARRY_FUNC~2901 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2902
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2902 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2896
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^LOGICAL_NOT~337 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2896 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3023
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^LOGICAL_NOT~335 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3023 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3019
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^LOGICAL_NOT~333 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3019 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3015
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3015 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2917
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2928
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4417 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2943
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^ADDER_FUNC~4433 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2988
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~2999
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4417 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3005
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4417 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3011
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2902 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~340 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^CARRY_FUNC~2897
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^CARRY_FUNC~2897 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2898
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2898 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2892
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^LOGICAL_NOT~337 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2892 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3024
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^LOGICAL_NOT~335 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^MUX_2~3024 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3020
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^LOGICAL_NOT~333 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^MUX_2~3020 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3016
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^MUX_2~3016 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~347^LOGICAL_XNOR~2913^LOGICAL_XNOR~2918
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~351^LOGICAL_XNOR~2924^LOGICAL_XNOR~2929
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4413 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~360^LOGICAL_XNOR~2939^LOGICAL_XNOR~2944
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^ADDER_FUNC~4429 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~372^LOGICAL_XNOR~2984^LOGICAL_XNOR~2989
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~376^LOGICAL_XOR~2995^LOGICAL_XOR~3000
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4413 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~386^LOGICAL_XNOR~3001^LOGICAL_XNOR~3006
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4413 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~393^LOGICAL_XOR~3007^LOGICAL_XOR~3012
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2898 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~341 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^CARRY_FUNC~2893
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^CARRY_FUNC~2893 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2894
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2894 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-5^ADDER_FUNC~2820
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2894 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-5^CARRY_FUNC~2821
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-5^CARRY_FUNC~2821 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-5^ADDER_FUNC~2822
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2892 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2870
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-4^ADDER_FUNC~2892 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2891
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2896 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2869
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-3^ADDER_FUNC~2896 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2890
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2900 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^NOT_EQUAL~407^LOGICAL_XOR~2865^LOGICAL_XOR~2868
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-2^ADDER_FUNC~2900 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_EQUAL~414^LOGICAL_XNOR~2886^LOGICAL_XNOR~2889
00 1
11 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~336^LOGICAL_NOT~337
0 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~363^LOGICAL_NOT~364
0 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~377^BITWISE_OR~2992^LOGICAL_OR~2994
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~389
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~389 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~390^BITWISE_OR~2952^LOGICAL_OR~2954
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~396^BITWISE_OR~2971^LOGICAL_OR~2973
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~410
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~410 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^BITWISE_OR~2856^LOGICAL_OR~2858
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~417^BITWISE_OR~2877^LOGICAL_OR~2879
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^BITWISE_OR~3274^LOGICAL_OR~3276
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^BITWISE_OR~3274^LOGICAL_OR~3276 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^BITWISE_OR~3275^LOGICAL_OR~3277 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^ADDER_FUNC~3075 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3083 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3268
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3268 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3263
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3263 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3258
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3258 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 re top^CLK 3

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3028 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3027
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3027 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3029 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3031 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3033 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3035 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3026
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3043 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3042
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3042 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3044 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3046 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3048 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3050 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3041
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3041 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~425
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^ADDER_FUNC~4591 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^ADDER_FUNC~3075
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^ADDER_FUNC~4587 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^ADDER_FUNC~3104
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^ADDER_FUNC~3104 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3083
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3127
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3127 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3128 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3129 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3130 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3131 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_AND~3126
11111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_AND~3126 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3133 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_OR~3124
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_OR~3124 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^BITWISE_OR~3119^LOGICAL_OR~3121
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^BITWISE_OR~3118^LOGICAL_OR~3120 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^BITWISE_OR~3119^LOGICAL_OR~3121 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^LOGICAL_AND~3117
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^LOGICAL_AND~3117 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^BITWISE_OR~3113^LOGICAL_OR~3115
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^BITWISE_OR~3113^LOGICAL_OR~3115 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^BITWISE_OR~3114^LOGICAL_OR~3116 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^LOGICAL_AND~3112
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^LOGICAL_AND~3112 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~455^LOGICAL_NOT~460 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~461^MUX_2~3108 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~455^MUX_2~3111
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~453^LOGICAL_NOT~454 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~455^MUX_2~3111 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~453^MUX_2~3110
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~451 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~450^LOGICAL_NOT~452 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~453^MUX_2~3110 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~450^MUX_2~3109
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~450^MUX_2~3109 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~467 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^LOGICAL_AND~3147 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~461^LOGICAL_NOT~466 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~467 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~461^MUX_2~3108
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^LOGICAL_AND~3112 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~455^LOGICAL_NOT~460
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3162
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3162 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3163 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3164 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3165 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3166 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_AND~3161
11111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_AND~3161 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3168 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_OR~3159
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_OR~3159 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^BITWISE_OR~3154^LOGICAL_OR~3156
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^BITWISE_OR~3153^LOGICAL_OR~3155 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^BITWISE_OR~3154^LOGICAL_OR~3156 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^LOGICAL_AND~3152
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^LOGICAL_AND~3152 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^BITWISE_OR~3148^LOGICAL_OR~3150
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^BITWISE_OR~3148^LOGICAL_OR~3150 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^BITWISE_OR~3149^LOGICAL_OR~3151 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^LOGICAL_AND~3147
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^LOGICAL_AND~3147 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~461^LOGICAL_NOT~466
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3201
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3201 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3202 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3203 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3204 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3205 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_AND~3200
11111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_AND~3200 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3207 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_OR~3198
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_OR~3198 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^BITWISE_OR~3193^LOGICAL_OR~3195
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^BITWISE_OR~3192^LOGICAL_OR~3194 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^BITWISE_OR~3193^LOGICAL_OR~3195 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^LOGICAL_AND~3191
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^LOGICAL_AND~3191 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^BITWISE_OR~3187^LOGICAL_OR~3189
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^BITWISE_OR~3187^LOGICAL_OR~3189 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^BITWISE_OR~3188^LOGICAL_OR~3190 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^LOGICAL_AND~3186
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^LOGICAL_AND~3186 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~473^LOGICAL_NOT~478 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~479^MUX_2~3182 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~473^MUX_2~3185
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~471^LOGICAL_NOT~472 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~473^MUX_2~3185 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~471^MUX_2~3184
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~469 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~468^LOGICAL_NOT~470 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~471^MUX_2~3184 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~468^MUX_2~3183
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~468^MUX_2~3183 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~485 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^LOGICAL_AND~3221 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~479^LOGICAL_NOT~484 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~485 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~479^MUX_2~3182
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^LOGICAL_AND~3186 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~473^LOGICAL_NOT~478
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3236
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3236 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3237 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3238 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3239 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3240 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_AND~3235
11111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_AND~3235 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3242 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_OR~3233
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_OR~3233 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^BITWISE_OR~3228^LOGICAL_OR~3230
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^BITWISE_OR~3227^LOGICAL_OR~3229 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^BITWISE_OR~3228^LOGICAL_OR~3230 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^LOGICAL_AND~3226
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^LOGICAL_AND~3226 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^BITWISE_OR~3222^LOGICAL_OR~3224
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^BITWISE_OR~3222^LOGICAL_OR~3224 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^BITWISE_OR~3223^LOGICAL_OR~3225 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^LOGICAL_AND~3221
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^LOGICAL_AND~3221 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~479^LOGICAL_NOT~484
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^ADDER_FUNC~4591 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^CARRY_FUNC~3076
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^CARRY_FUNC~3076 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^ADDER_FUNC~3077
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^ADDER_FUNC~3077 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^ADDER_FUNC~3071
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^ADDER_FUNC~3071 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3084 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3269
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3269 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3264
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3264 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3259
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3259 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 re top^CLK 3

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3030 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3029
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3045 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3044
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^ADDER_FUNC~3106 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^ADDER_FUNC~3100
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^ADDER_FUNC~3100 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3084
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3128
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3163
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3202
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3237
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3036
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3036 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3030 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3028
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3051
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3051 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3045 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3043
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-1^ADDER_FUNC~3077 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^CARRY_FUNC~3072
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^CARRY_FUNC~3072 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^ADDER_FUNC~3073
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^ADDER_FUNC~3073 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^ADDER_FUNC~3067
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^ADDER_FUNC~3067 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3085 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3270
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3270 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3265
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3265 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3260
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3260 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 re top^CLK 3

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3032 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3031
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3047 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3046
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~427^LOGICAL_OR~3256
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^ADDER_FUNC~3102 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^ADDER_FUNC~3096
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^ADDER_FUNC~3096 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3085
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3129
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3164
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3203
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3238
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3037
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3037 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3032 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3030
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3052
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3052 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3047 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3045
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-2^ADDER_FUNC~3073 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^CARRY_FUNC~3068
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^CARRY_FUNC~3068 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^ADDER_FUNC~3069
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^ADDER_FUNC~3069 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^ADDER_FUNC~3063
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^ADDER_FUNC~3063 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3086 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3271
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3271 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3266
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3266 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3261
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3261 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 re top^CLK 3

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3034 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3033
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3049 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3048
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^BITWISE_OR~427^LOGICAL_OR~3257
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^ADDER_FUNC~3098 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^ADDER_FUNC~3092
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^ADDER_FUNC~3092 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3086
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3130
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3165
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3204
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3239
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3038
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3038 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3034 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3032
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3053
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3053 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3049 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3047
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-3^ADDER_FUNC~3069 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^CARRY_FUNC~3064
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^CARRY_FUNC~3064 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^ADDER_FUNC~3065
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^ADDER_FUNC~3065 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^ADDER_FUNC~3059
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^ADDER_FUNC~3059 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3087 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3272
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^MUX_2~3272 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3267
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^MUX_2~3267 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3262
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^MUX_2~3262 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 re top^CLK 3

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^GT~3035
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^GT~3050
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^ADDER_FUNC~3094 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^ADDER_FUNC~3088
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^ADDER_FUNC~3088 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^MUX_2~3087
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^LOGICAL_EQUAL~3122^LOGICAL_XNOR~3125^LOGICAL_XNOR~3131
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LOGICAL_EQUAL~3157^LOGICAL_XNOR~3160^LOGICAL_XNOR~3166
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^LOGICAL_EQUAL~3196^LOGICAL_XNOR~3199^LOGICAL_XNOR~3205
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LOGICAL_EQUAL~3231^LOGICAL_XNOR~3234^LOGICAL_XNOR~3240
00 1
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3039
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_XOR~3025^LOGICAL_XOR~3039 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~422^LOGICAL_OR~3034
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3054
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_XOR~3040^LOGICAL_XOR~3054 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LT~424^LOGICAL_OR~3049
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-4^ADDER_FUNC~3065 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^CARRY_FUNC~3060
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^CARRY_FUNC~3060 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^ADDER_FUNC~3061
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^ADDER_FUNC~3061 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-6^ADDER_FUNC~3055
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-5^ADDER_FUNC~3061 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-6^CARRY_FUNC~3056
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-6^CARRY_FUNC~3056 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-6^ADDER_FUNC~3057
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^ADDER_FUNC~3094 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^CARRY_FUNC~3089
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^CARRY_FUNC~3089 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^ADDER_FUNC~3090
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^ADDER_FUNC~3090 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-6^ADDER_FUNC~3079
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-5^ADDER_FUNC~3090 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-6^CARRY_FUNC~3080
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-6^CARRY_FUNC~3080 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-6^ADDER_FUNC~3081
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3142
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3134 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3136 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3138 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3140 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3142 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3133
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3146
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3146 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3141
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3145 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3141 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3139
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3144 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3139 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3137
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3143 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3137 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3135
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3135 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3134
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3137 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3136
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3139 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3138
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_OR~3141 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^GT~3140
100 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3177
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3169 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3171 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3173 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3175 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3177 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3168
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3181
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3181 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3176
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3180 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3176 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3174
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3179 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3174 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3172
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3178 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3172 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3170
1- 1
-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3170 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3169
100 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3172 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3171
100 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3174 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3173
100 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_OR~3176 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^GT~3175
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3216
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3208 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3210 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3212 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3214 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3216 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3207
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3220
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3220 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3215
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3219 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3215 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3213
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3218 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3213 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3211
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3217 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3211 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3209
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3209 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3208
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3211 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3210
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3213 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3212
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_OR~3215 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^GT~3214
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3251
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3243 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3245 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3247 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3249 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3251 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3242
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~449 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3255
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3255 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3250
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3254 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3250 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3248
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3253 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3248 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3246
1- 1
-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3252 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3246 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3244
1- 1
-1 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3244 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3243
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3246 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3245
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3248 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3247
100 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_OR~3250 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^GT~3249
100 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^ADDER_FUNC~3098 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^CARRY_FUNC~3093
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^CARRY_FUNC~3093 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-4^ADDER_FUNC~3094
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3145
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3180
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3219
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~448 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3254
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^ADDER_FUNC~3102 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^CARRY_FUNC~3097
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^CARRY_FUNC~3097 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-3^ADDER_FUNC~3098
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3144
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3179
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3218
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~447 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3253
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^ADDER_FUNC~3106 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^CARRY_FUNC~3101
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^CARRY_FUNC~3101 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-2^ADDER_FUNC~3102
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~456^GT~3123^LOGICAL_XOR~3132^LOGICAL_XOR~3143
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~462^LT~3158^LOGICAL_XOR~3167^LOGICAL_XOR~3178
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^GTE~474^GT~3197^LOGICAL_XOR~3206^LOGICAL_XOR~3217
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~446 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LTE~480^LT~3232^LOGICAL_XOR~3241^LOGICAL_XOR~3252
01 1
10 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^ADDER_FUNC~4587 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~445 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^CARRY_FUNC~3105
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^CARRY_FUNC~3105 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-1^ADDER_FUNC~3106
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^LOGICAL_AND~3273 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~435^LOGICAL_NOT~438
0 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~441
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~441 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^BITWISE_OR~3279^LOGICAL_OR~3281
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^BITWISE_OR~3279^LOGICAL_OR~3281 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^BITWISE_OR~3280^LOGICAL_OR~3282 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278
11 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^LOGICAL_AND~3278 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~440^LOGICAL_NOT~443
0 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~458
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~458 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~459^BITWISE_OR~3114^LOGICAL_OR~3116
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~463^BITWISE_OR~3153^LOGICAL_OR~3155
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~476
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~476 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~477^BITWISE_OR~3188^LOGICAL_OR~3190
1 1

.names top^LOGICAL_OR~1989^LOGICAL_OR~3283 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~481^BITWISE_OR~3227^LOGICAL_OR~3229
1 1

.names top^FF_NODE~2324 top^LOGICAL_NOT~2146
0 1

.names top^LOGICAL_NOT~2146 top^LOGICAL_AND~2147^BITWISE_OR~3900^LOGICAL_OR~3902
1 1

.names top^LOGICAL_AND~2147^BITWISE_OR~3899^LOGICAL_OR~3901 top^LOGICAL_AND~2147^BITWISE_OR~3900^LOGICAL_OR~3902 top^LOGICAL_AND~2147^LOGICAL_AND~3898
11 1

.names top^LOGICAL_AND~2147^LOGICAL_AND~3898 top^LOGICAL_OR~2148^BITWISE_OR~3894^LOGICAL_OR~3896
1 1

.names top^LOGICAL_OR~2148^BITWISE_OR~3894^LOGICAL_OR~3896 top^LOGICAL_OR~2148^BITWISE_OR~3895^LOGICAL_OR~3897 top^LOGICAL_OR~2148^LOGICAL_OR~3893
1- 1
-1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^LOGICAL_NOT~825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3514 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3631
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^LOGICAL_NOT~823 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3631 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3627
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^LOGICAL_NOT~821 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3627 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3623
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3623 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 re top^CLK 3


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~152 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~152\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~152

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~152 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~152 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3445
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^ADDER_FUNC~4575 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3514
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3514 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3477
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3477 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3478 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3479 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3480 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_OR~3476
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_OR~3476 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~896^LOGICAL_OR~3474
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~896^LOGICAL_OR~3474 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^BITWISE_OR~3471^LOGICAL_OR~3473
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^BITWISE_OR~3470^LOGICAL_OR~3472 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^BITWISE_OR~3471^LOGICAL_OR~3473 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^LOGICAL_AND~3469
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^LOGICAL_AND~3469 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^BITWISE_OR~3465^LOGICAL_OR~3467
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^BITWISE_OR~3465^LOGICAL_OR~3467 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^BITWISE_OR~3466^LOGICAL_OR~3468 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^LOGICAL_AND~3464
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^LOGICAL_AND~3464 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~894^LOGICAL_NOT~900 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~901^MUX_2~3450 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~894^MUX_2~3463
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~892^LOGICAL_NOT~893 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~894^MUX_2~3463 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~892^MUX_2~3462
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~890 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~889^LOGICAL_NOT~891 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~892^MUX_2~3462 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~889^MUX_2~3461
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~889^MUX_2~3461 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^LOGICAL_AND~3481 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~901^LOGICAL_NOT~908 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~901^MUX_2~3450
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top^LOGICAL_AND~1627^BITWISE_OR~2827^LOGICAL_OR~2829
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top^LOGICAL_AND~1641^BITWISE_OR~3457^LOGICAL_OR~3459
1 1

.names top^LOGICAL_AND~1641^BITWISE_OR~3457^LOGICAL_OR~3459 top^LOGICAL_AND~1641^BITWISE_OR~3458^LOGICAL_OR~3460 top^LOGICAL_AND~1641^LOGICAL_AND~3456
11 1

.names top^LOGICAL_AND~1641^LOGICAL_AND~3456 top^LOGICAL_AND~1643^BITWISE_OR~3452^LOGICAL_OR~3454
1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~2310^LOGICAL_NOT~2311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~909 top^MULTI_PORT_MUX~2310^MUX_2~2850
1-1- 1
-1-1 1

.names top^MULTI_PORT_MUX~2310^MUX_2~2850 top^LOGICAL_AND~2312^BITWISE_OR~2847^LOGICAL_OR~2849
1 1

.names top^LOGICAL_AND~2312^BITWISE_OR~2846^LOGICAL_OR~2848 top^LOGICAL_AND~2312^BITWISE_OR~2847^LOGICAL_OR~2849 top^LOGICAL_AND~2312^LOGICAL_AND~2845
11 1

.names top^LOGICAL_AND~2312^LOGICAL_AND~2845 top^LOGICAL_AND~1626^BITWISE_OR~2831^LOGICAL_OR~2833
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^LOGICAL_AND~3464 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~894^LOGICAL_NOT~900
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3514 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3498
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3498 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3499 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3500 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3501 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_AND~3497
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_AND~3497 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^BITWISE_OR~3492^LOGICAL_OR~3494
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^BITWISE_OR~3492^LOGICAL_OR~3494 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^BITWISE_OR~3493^LOGICAL_OR~3495 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^LOGICAL_AND~3491
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^LOGICAL_AND~3491 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^BITWISE_OR~3488^LOGICAL_OR~3490
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^BITWISE_OR~3487^LOGICAL_OR~3489 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^BITWISE_OR~3488^LOGICAL_OR~3490 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^LOGICAL_AND~3486
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^LOGICAL_AND~3486 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^BITWISE_OR~3482^LOGICAL_OR~3484
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^BITWISE_OR~3482^LOGICAL_OR~3484 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^BITWISE_OR~3483^LOGICAL_OR~3485 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^LOGICAL_AND~3481
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^LOGICAL_AND~3481 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~901^LOGICAL_NOT~908
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3525
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3525 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3526 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3527 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3528 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_AND~3524
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_AND~3524 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~837^BITWISE_OR~3519^LOGICAL_OR~3521
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~837^BITWISE_OR~3519^LOGICAL_OR~3521 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~837^BITWISE_OR~3520^LOGICAL_OR~3522 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~837^LOGICAL_AND~3518
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3536
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3536 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3537 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3538 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3539 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_AND~3535
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_AND~3535 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~840^BITWISE_OR~3530^LOGICAL_OR~3532
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~840^BITWISE_OR~3530^LOGICAL_OR~3532 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~840^BITWISE_OR~3531^LOGICAL_OR~3533 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~840^LOGICAL_AND~3529
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4505 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3551
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3551 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3552 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3553 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3554 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_AND~3550
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_AND~3550 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^BITWISE_OR~3545^LOGICAL_OR~3547
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^BITWISE_OR~3545^LOGICAL_OR~3547 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^BITWISE_OR~3546^LOGICAL_OR~3548 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^LOGICAL_AND~3544
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^LOGICAL_AND~3544 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~847^LOGICAL_NOT~850 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~851^MUX_2~3540 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~847^MUX_2~3543
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~845^LOGICAL_NOT~846 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~847^MUX_2~3543 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~845^MUX_2~3542
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~843 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~842^LOGICAL_NOT~844 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~845^MUX_2~3542 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~842^MUX_2~3541
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~842^MUX_2~3541 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~853 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~853 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~836
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~836 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~837^BITWISE_OR~3520^LOGICAL_OR~3522
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~853 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~840^BITWISE_OR~3531^LOGICAL_OR~3533
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~851^LOGICAL_NOT~852 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~853 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~851^MUX_2~3540
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^LOGICAL_AND~3544 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~847^LOGICAL_NOT~850
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^ADDER_FUNC~4509 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3596
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3596 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3597 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3598 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3599 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_AND~3595
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_AND~3595 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^BITWISE_OR~3590^LOGICAL_OR~3592
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^BITWISE_OR~3590^LOGICAL_OR~3592 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^BITWISE_OR~3591^LOGICAL_OR~3593 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^LOGICAL_AND~3589
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^LOGICAL_AND~3589 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~859^LOGICAL_NOT~862 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~863^MUX_2~3555 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~859^MUX_2~3588
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~857^LOGICAL_NOT~858 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~859^MUX_2~3588 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~857^MUX_2~3587
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~855 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~854^LOGICAL_NOT~856 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~857^MUX_2~3587 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~854^MUX_2~3586
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~854^MUX_2~3586 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^LOGICAL_AND~3600 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~863^LOGICAL_NOT~866 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~863^MUX_2~3555
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^BITWISE_OR~3572^LOGICAL_OR~3574
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^BITWISE_OR~3571^LOGICAL_OR~3573 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^BITWISE_OR~3572^LOGICAL_OR~3574 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^LOGICAL_AND~3570
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^LOGICAL_AND~3570 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^BITWISE_OR~3567^LOGICAL_OR~3569
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^BITWISE_OR~3566^LOGICAL_OR~3568 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^BITWISE_OR~3567^LOGICAL_OR~3569 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^LOGICAL_AND~3565
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^LOGICAL_AND~3565 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^BITWISE_OR~3561^LOGICAL_OR~3563
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^BITWISE_OR~3561^LOGICAL_OR~3563 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^BITWISE_OR~3562^LOGICAL_OR~3564 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^LOGICAL_AND~3560
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^LOGICAL_AND~3560 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~873^LOGICAL_NOT~879 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~880^MUX_2~3556 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~873^MUX_2~3559
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~871^LOGICAL_NOT~872 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~873^MUX_2~3559 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~871^MUX_2~3558
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~869 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~868^LOGICAL_NOT~870 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~871^MUX_2~3558 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~868^MUX_2~3557
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~868^MUX_2~3557 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^LOGICAL_AND~3575 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~880^LOGICAL_NOT~887 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~880^MUX_2~3556
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^LOGICAL_AND~3560 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~873^LOGICAL_NOT~879
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~882
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_OR~3618 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~882 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~883^LOGICAL_OR~3585
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~883^LOGICAL_OR~3585 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^BITWISE_OR~3582^LOGICAL_OR~3584
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^BITWISE_OR~3581^LOGICAL_OR~3583 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^BITWISE_OR~3582^LOGICAL_OR~3584 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^LOGICAL_AND~3580
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^LOGICAL_AND~3580 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^BITWISE_OR~3576^LOGICAL_OR~3578
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^BITWISE_OR~3576^LOGICAL_OR~3578 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^BITWISE_OR~3577^LOGICAL_OR~3579 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^LOGICAL_AND~3575
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^LOGICAL_AND~3575 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~880^LOGICAL_NOT~887
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~867 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~903
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~903 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~904^BITWISE_OR~3493^LOGICAL_OR~3495
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^LOGICAL_AND~3589 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~859^LOGICAL_NOT~862
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3607
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3607 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3608 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3609 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3610 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_OR~3606
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_OR~3606 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^BITWISE_OR~3601^LOGICAL_OR~3603
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^BITWISE_OR~3601^LOGICAL_OR~3603 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^BITWISE_OR~3602^LOGICAL_OR~3604 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^LOGICAL_AND~3600
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^LOGICAL_AND~3600 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~863^LOGICAL_NOT~866
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4505 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3613
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3613 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3614 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3615 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3616 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_AND~3612
1111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_AND~3612 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~875^BITWISE_OR~3571^LOGICAL_OR~3573
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4505 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3619
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3619 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3620 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3621 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3622 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_OR~3618
1--- 1
-1-- 1
--1- 1
---1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~0 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~0\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~0

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~0 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~0 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3293
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~1 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~1\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~1 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~1 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3294
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~2 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~2\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~2

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~2 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~2 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3295
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~3 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~3\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~3 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~3 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3296
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~4 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~4\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~4

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~4 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~4 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3297
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~5 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~5\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~5

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~5 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~5 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3298
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~6 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~6\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~6

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~6 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~6 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3299
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~7 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~7\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~7

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~7 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~7 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3300
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~8 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~8\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~8

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~8 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~8 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3301
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~9 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~9\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~9

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~9 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~9 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3302
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~10 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~10\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~10

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~10 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~10 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3303
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~11 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~11\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~11

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~11 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~11 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3304
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~12 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~12\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~12

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~12 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~12 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3305
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~13 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~13\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~13

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~13 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~13 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3306
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~14 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~14\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~14

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~14 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~14 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3307
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~15 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~15\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~15

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~15 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~15 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3308
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~16 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~16\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~16

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~16 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~16 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3309
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~17 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~17\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~17

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~17 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~17 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3310
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~18 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~18\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~18

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~18 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~18 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3311
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~19 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~19\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~19

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~19 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~19 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3312
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~20 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~20\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~20

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~20 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~20 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3313
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~21 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~21\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~21

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~21 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~21 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3314
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~22 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~22\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~22

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~22 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~22 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3315
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~23 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~23\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~23

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~23 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~23 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3316
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~24 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~24\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~24

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~24 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~24 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3317
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~25 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~25\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~25

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~25 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~25 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3318
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~26 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~26\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~26

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~26 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~26 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3319
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~27 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~27\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~27

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~27 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~27 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3320
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~28 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~28\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~28

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~28 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~28 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3321
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~29 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~29\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~29

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~29 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~29 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3322
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~30 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~30\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~30

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~30 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~30 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3323
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~31 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~31\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~31

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~31 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~31 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3324
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~32 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~32\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~32

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~32 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~32 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3325
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~33 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~33\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~33

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~33 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~33 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3326
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~34 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~34\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~34

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~34 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~34 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3327
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~35 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~35\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~35

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~35 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~35 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3328
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~36 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~36\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~36

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~36 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~36 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3329
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~37 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~37\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~37

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~37 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~37 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3330
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~38 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~38\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~38

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~38 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~38 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3331
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~39 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~39\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~39

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~39 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~39 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3332
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~40 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~40\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~40

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~40 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~40 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3333
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~41 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~41\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~41

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~41 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~41 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3334
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~42 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~42\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~42

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~42 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~42 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3335
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~43 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~43\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~43

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~43 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~43 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3336
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~44 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~44\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~44

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~44 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~44 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3337
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~45 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~45\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~45

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~45 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~45 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3338
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~46 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~46\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~46

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~46 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~46 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3339
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~47 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~47\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~47

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~47 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~47 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3340
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~48 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~48\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~48

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~48 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~48 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3341
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~49 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~49\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~49

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~49 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~49 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3342
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~50 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~50\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~50

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~50 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~50 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3343
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~51 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~51\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~51

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~51 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~51 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3344
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~52 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~52\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~52

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~52 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~52 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3345
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~53 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~53\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~53

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~53 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~53 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3346
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~54 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~54\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~54

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~54 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~54 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3347
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~55 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~55\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~55

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~55 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~55 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3348
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~56 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~56\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~56

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~56 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~56 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3349
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~57 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~57\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~57

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~57 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~57 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3350
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~58 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~58\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~58

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~58 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~58 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3351
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~59 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~59\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~59

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~59 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~59 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3352
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~60 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~60\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~60

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~60 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~60 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3353
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~61 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~61\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~61

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~61 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~61 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3354
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~62 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~62\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~62

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~62 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~62 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3355
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~63 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~63\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~63

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~63 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~63 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3356
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~64 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~64\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~64

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~64 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~64 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3357
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~65 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~65\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~65

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~65 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~65 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3358
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~66 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~66\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~66

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~66 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~66 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3359
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~67 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~67\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~67

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~67 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~67 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3360
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~68 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~68\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~68

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~68 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~68 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3361
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~69 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~69\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~69

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~69 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~69 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3362
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~70 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~70\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~70

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~70 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~70 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3363
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~71 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~71\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~71

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~71 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~71 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3364
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~72 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~72\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~72

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~72 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~72 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3365
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~73 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~73\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~73

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~73 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~73 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3366
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~74 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~74\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~74

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~74 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~74 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3367
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~75 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~75\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~75 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~75 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3368
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~76 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~76\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~76 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~76 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3369
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~77 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~77\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~77

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~77 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~77 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3370
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~78 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~78\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~78

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~78 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~78 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3371
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~79 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~79\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~79

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~79 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~79 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3372
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~80 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~80\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~80

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~80 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~80 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3373
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~81 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~81\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~81

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~81 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~81 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3374
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~82 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~82\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~82

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~82 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~82 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3375
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~83 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~83\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~83

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~83 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~83 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3376
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~84 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~84\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~84

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~84 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~84 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3377
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~85 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~85\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~85

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~85 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~85 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3378
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~86 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~86\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~86

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~86 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~86 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3379
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~87 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~87\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~87

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~87 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~87 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3380
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~88 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~88\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~88

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~88 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~88 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3381
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~89 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~89\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~89

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~89 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~89 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3382
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~90 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~90\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~90

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~90 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~90 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3383
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~91 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~91\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~91

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~91 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~91 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3384
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~92 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~92\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~92

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~92 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~92 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3385
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~93 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~93\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~93

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~93 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~93 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3386
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~94 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~94\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~94

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~94 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~94 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3387
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~95 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~95\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~95

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~95 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~95 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3388
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~96 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~96\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~96

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~96 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~96 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3389
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~97 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~97\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~97

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~97 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~97 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3390
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~98 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~98\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~98

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~98 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~98 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3391
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~99 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~99\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~99

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~99 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~99 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3392
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~100 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~100\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~100

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~100 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~100 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3393
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~101 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~101\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~101

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~101 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~101 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3394
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~102 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~102\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~102

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~102 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~102 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3395
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~103 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~103\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~103

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~103 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~103 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3396
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~104 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~104\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~104

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~104 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~104 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3397
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~105 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~105\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~105

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~105 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~105 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3398
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~106 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~106\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~106

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~106 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~106 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3399
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~107 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~107\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~107

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~107 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~107 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3400
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~108 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~108\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~108

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~108 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~108 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3401
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~109 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~109\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~109

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~109 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~109 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3402
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~110 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~110\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~110

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~110 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~110 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3403
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~111 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~111\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~111

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~111 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~111 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3404
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~112 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~112\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~112

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~112 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~112 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3405
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~113 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~113\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~113

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~113 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~113 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3406
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~114 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~114\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~114

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~114 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~114 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3407
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~115 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~115\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~115

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~115 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~115 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3408
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~116 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~116\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~116

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~116 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~116 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3409
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~117 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~117\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~117

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~117 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~117 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3410
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~118 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~118\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~118

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~118 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~118 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3411
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~119 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~119\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~119

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~119 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~119 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3412
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~120 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~120\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~120

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~120 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~120 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3413
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~121 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~121\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~121

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~121 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~121 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3414
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~122 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~122\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~122

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~122 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~122 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3415
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~123 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~123\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~123

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~123 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~123 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3416
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~124 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~124\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~124

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~124 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~124 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3417
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~125 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~125\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~125

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~125 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~125 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3418
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~126 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~126\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~126

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~126 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~126 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3419
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~127 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~127\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~127

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~127 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~127 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3420
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~128 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~128\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~128

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~128 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~128 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3421
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~129 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~129\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~129

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~129 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~129 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3422
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~130 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~130\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~130

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~130 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~130 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3423
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~131 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~131\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~131

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~131 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~131 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3424
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~132 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~132\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~132

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~132 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~132 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3425
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~133 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~133\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~133

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~133 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~133 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3426
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~134 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~134\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~134

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~134 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~134 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3427
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~135 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~135\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~135

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~135 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~135 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3428
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~136 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~136\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~136

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~136 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~136 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3429
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~137 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~137\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~137

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~137 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~137 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3430
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~138 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~138\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~138

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~138 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~138 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3431
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~139 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~139\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~139 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~139 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3432
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~140 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~140\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~140

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~140 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~140 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3433
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~141 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~141\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~141 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~141 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3434
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~142 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~142\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~142

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~142 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~142 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3435
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~143 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~143\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~143

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~143 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~143 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3436
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~144 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~144\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~144

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~144 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~144 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3437
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~145 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~145\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~145

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~145 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~145 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3438
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~146 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~146\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~146

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~146 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~146 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3439
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~147 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~147\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~147

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~147 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~147 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3440
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~148 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~148\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~148

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~148 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~148 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3441
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~149 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~149\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~149

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~149 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~149 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3442
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~150 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~150\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~150

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~150 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~150 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3443
1-1- 1
-1-1 1


.subckt dual_port_ram clk=top^CLK\
 addr1[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826\
 addr1[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827\
 addr1[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828\
 addr1[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805\
 addr2[1]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806\
 addr2[2]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807\
 addr2[3]=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808\
 addr2[4]=unconn addr2[5]=unconn addr2[6]=unconn addr2[7]=unconn\
 addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn addr2[11]=unconn\
 addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn we1=top^EN_iport1_put\
 we2=gnd data1=top^iport1_put~151 data2=gnd\
 out1=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~151\
 out2=top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~151

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out1~151 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1.dual_port_ram+ram1^out2~151 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3444
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3444 top^LOGICAL_NOT~1658
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^MUX_2~3444 top^LOGICAL_NOT~1829
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^ADDER_FUNC~4575 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~826 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^CARRY_FUNC~3515
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^CARRY_FUNC~3515 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3516
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3516 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3510
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^LOGICAL_NOT~825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3510 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3632
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^LOGICAL_NOT~823 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3632 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3628
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^LOGICAL_NOT~821 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3628 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3624
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3624 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3526
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3537
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4473 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3552
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^ADDER_FUNC~4489 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3597
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3608
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4473 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3614
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4473 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3620
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-1^ADDER_FUNC~3516 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~827 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^CARRY_FUNC~3511
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^CARRY_FUNC~3511 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3512
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3512 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3506
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^LOGICAL_NOT~825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3506 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3633
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^LOGICAL_NOT~823 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3633 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3629
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^LOGICAL_NOT~821 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3629 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3625
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3625 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3527
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3538
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4469 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3553
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^ADDER_FUNC~4485 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3598
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3609
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4469 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3615
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4469 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3621
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3512 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~828 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^CARRY_FUNC~3507
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^CARRY_FUNC~3507 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3508
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3508 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3502
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^LOGICAL_NOT~825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3502 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3634
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^LOGICAL_NOT~823 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^MUX_2~3634 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3630
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^LOGICAL_NOT~821 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^MUX_2~3630 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3626
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^MUX_2~3626 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~835^LOGICAL_XNOR~3523^LOGICAL_XNOR~3528
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~839^LOGICAL_XNOR~3534^LOGICAL_XNOR~3539
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4465 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~848^LOGICAL_XNOR~3549^LOGICAL_XNOR~3554
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^ADDER_FUNC~4481 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~860^LOGICAL_XNOR~3594^LOGICAL_XNOR~3599
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~864^LOGICAL_XOR~3605^LOGICAL_XOR~3610
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4465 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~874^LOGICAL_XNOR~3611^LOGICAL_XNOR~3616
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4465 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~881^LOGICAL_XOR~3617^LOGICAL_XOR~3622
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3508 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~829 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^CARRY_FUNC~3503
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^CARRY_FUNC~3503 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3504
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3504 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-5^ADDER_FUNC~3446
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3504 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-5^CARRY_FUNC~3447
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-5^CARRY_FUNC~3447 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-5^ADDER_FUNC~3448
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3502 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3480
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-4^ADDER_FUNC~3502 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3501
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3506 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3479
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-3^ADDER_FUNC~3506 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3500
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3510 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^NOT_EQUAL~895^LOGICAL_XOR~3475^LOGICAL_XOR~3478
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-2^ADDER_FUNC~3510 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_EQUAL~902^LOGICAL_XNOR~3496^LOGICAL_XNOR~3499
00 1
11 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~824^LOGICAL_NOT~825
0 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~851^LOGICAL_NOT~852
0 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~865^BITWISE_OR~3602^LOGICAL_OR~3604
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~877
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~877 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~878^BITWISE_OR~3562^LOGICAL_OR~3564
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~884^BITWISE_OR~3581^LOGICAL_OR~3583
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~898
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~898 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~899^BITWISE_OR~3466^LOGICAL_OR~3468
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~905^BITWISE_OR~3487^LOGICAL_OR~3489
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^BITWISE_OR~3884^LOGICAL_OR~3886
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^BITWISE_OR~3884^LOGICAL_OR~3886 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^BITWISE_OR~3885^LOGICAL_OR~3887 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^ADDER_FUNC~3685 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3693 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3878
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3878 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3873
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3873 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3868
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3868 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 re top^CLK 3

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3638 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3637
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3637 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3639 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3641 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3643 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3645 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3636
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3653 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3652
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3652 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3654 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3656 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3658 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3660 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3651
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3651 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~913
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^ADDER_FUNC~4571 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^ADDER_FUNC~3685
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^ADDER_FUNC~4567 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^ADDER_FUNC~3714
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^ADDER_FUNC~3714 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3693
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3737
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3737 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3738 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3739 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3740 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3741 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_AND~3736
11111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_AND~3736 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3743 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_OR~3734
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_OR~3734 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^BITWISE_OR~3729^LOGICAL_OR~3731
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^BITWISE_OR~3728^LOGICAL_OR~3730 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^BITWISE_OR~3729^LOGICAL_OR~3731 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^LOGICAL_AND~3727
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^LOGICAL_AND~3727 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^BITWISE_OR~3723^LOGICAL_OR~3725
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^BITWISE_OR~3723^LOGICAL_OR~3725 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^BITWISE_OR~3724^LOGICAL_OR~3726 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^LOGICAL_AND~3722
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^LOGICAL_AND~3722 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~943^LOGICAL_NOT~948 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~949^MUX_2~3718 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~943^MUX_2~3721
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~941^LOGICAL_NOT~942 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~943^MUX_2~3721 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~941^MUX_2~3720
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~939 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~938^LOGICAL_NOT~940 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~941^MUX_2~3720 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~938^MUX_2~3719
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~938^MUX_2~3719 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~955 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^LOGICAL_AND~3757 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~949^LOGICAL_NOT~954 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~955 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~949^MUX_2~3718
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^LOGICAL_AND~3722 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~943^LOGICAL_NOT~948
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3772
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3772 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3773 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3774 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3775 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3776 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_AND~3771
11111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_AND~3771 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3778 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_OR~3769
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_OR~3769 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^BITWISE_OR~3764^LOGICAL_OR~3766
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^BITWISE_OR~3763^LOGICAL_OR~3765 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^BITWISE_OR~3764^LOGICAL_OR~3766 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^LOGICAL_AND~3762
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^LOGICAL_AND~3762 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^BITWISE_OR~3758^LOGICAL_OR~3760
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^BITWISE_OR~3758^LOGICAL_OR~3760 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^BITWISE_OR~3759^LOGICAL_OR~3761 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^LOGICAL_AND~3757
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^LOGICAL_AND~3757 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~949^LOGICAL_NOT~954
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3811
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3811 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3812 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3813 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3814 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3815 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_AND~3810
11111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_AND~3810 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3817 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_OR~3808
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_OR~3808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^BITWISE_OR~3803^LOGICAL_OR~3805
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^BITWISE_OR~3802^LOGICAL_OR~3804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^BITWISE_OR~3803^LOGICAL_OR~3805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^LOGICAL_AND~3801
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^LOGICAL_AND~3801 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^BITWISE_OR~3797^LOGICAL_OR~3799
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^BITWISE_OR~3797^LOGICAL_OR~3799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^BITWISE_OR~3798^LOGICAL_OR~3800 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^LOGICAL_AND~3796
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^LOGICAL_AND~3796 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~961^LOGICAL_NOT~966 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~967^MUX_2~3792 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~961^MUX_2~3795
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~959^LOGICAL_NOT~960 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~961^MUX_2~3795 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~959^MUX_2~3794
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~957 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~956^LOGICAL_NOT~958 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~959^MUX_2~3794 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~956^MUX_2~3793
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~956^MUX_2~3793 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~973 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^LOGICAL_AND~3831 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~967^LOGICAL_NOT~972 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~973 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~967^MUX_2~3792
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^LOGICAL_AND~3796 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~961^LOGICAL_NOT~966
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3846
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3846 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3847 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3848 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3849 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3850 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_AND~3845
11111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_AND~3845 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3852 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_OR~3843
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_OR~3843 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^BITWISE_OR~3838^LOGICAL_OR~3840
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^BITWISE_OR~3837^LOGICAL_OR~3839 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^BITWISE_OR~3838^LOGICAL_OR~3840 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^LOGICAL_AND~3836
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^LOGICAL_AND~3836 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^BITWISE_OR~3832^LOGICAL_OR~3834
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^BITWISE_OR~3832^LOGICAL_OR~3834 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^BITWISE_OR~3833^LOGICAL_OR~3835 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^LOGICAL_AND~3831
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^LOGICAL_AND~3831 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~967^LOGICAL_NOT~972
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^ADDER_FUNC~4571 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^CARRY_FUNC~3686
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^CARRY_FUNC~3686 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^ADDER_FUNC~3687
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^ADDER_FUNC~3687 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^ADDER_FUNC~3681
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^ADDER_FUNC~3681 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3694 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3879
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3879 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3874
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3874 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3869
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3869 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 re top^CLK 3

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3640 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3639
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3655 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3654
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^ADDER_FUNC~3716 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^ADDER_FUNC~3710
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^ADDER_FUNC~3710 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3694
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3738
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3773
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3812
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3847
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3646
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3646 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3640 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3638
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3661
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3661 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3655 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3653
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-1^ADDER_FUNC~3687 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^CARRY_FUNC~3682
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^CARRY_FUNC~3682 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^ADDER_FUNC~3683
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^ADDER_FUNC~3683 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^ADDER_FUNC~3677
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^ADDER_FUNC~3677 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3695 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3880
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3880 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3875
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3875 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3870
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3870 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 re top^CLK 3

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3642 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3641
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3657 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3656
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~915^LOGICAL_OR~3866
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^ADDER_FUNC~3712 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^ADDER_FUNC~3706
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^ADDER_FUNC~3706 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3695
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3739
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3774
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3813
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3848
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3647
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3647 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3642 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3640
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3662
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3662 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3657 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3655
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-2^ADDER_FUNC~3683 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^CARRY_FUNC~3678
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^CARRY_FUNC~3678 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^ADDER_FUNC~3679
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^ADDER_FUNC~3679 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^ADDER_FUNC~3673
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^ADDER_FUNC~3673 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3696 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3881
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3881 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3876
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3876 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3871
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3871 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 re top^CLK 3

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3643
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3659 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3658
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^BITWISE_OR~915^LOGICAL_OR~3867
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^ADDER_FUNC~3708 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^ADDER_FUNC~3702
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^ADDER_FUNC~3702 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3696
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3740
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3775
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3814
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3849
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3648
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3648 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3644 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3642
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3663
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3663 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3659 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3657
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-3^ADDER_FUNC~3679 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^CARRY_FUNC~3674
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^CARRY_FUNC~3674 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^ADDER_FUNC~3675
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^ADDER_FUNC~3675 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^ADDER_FUNC~3669
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^ADDER_FUNC~3669 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3697 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3882
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^MUX_2~3882 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3877
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^MUX_2~3877 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3872
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^MUX_2~3872 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 re top^CLK 3

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^GT~3645
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^GT~3660
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^ADDER_FUNC~3704 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^ADDER_FUNC~3698
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^ADDER_FUNC~3698 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^MUX_2~3697
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^LOGICAL_EQUAL~3732^LOGICAL_XNOR~3735^LOGICAL_XNOR~3741
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LOGICAL_EQUAL~3767^LOGICAL_XNOR~3770^LOGICAL_XNOR~3776
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^LOGICAL_EQUAL~3806^LOGICAL_XNOR~3809^LOGICAL_XNOR~3815
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LOGICAL_EQUAL~3841^LOGICAL_XNOR~3844^LOGICAL_XNOR~3850
00 1
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3649
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_XOR~3635^LOGICAL_XOR~3649 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~910^LOGICAL_OR~3644
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3664
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_XOR~3650^LOGICAL_XOR~3664 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LT~912^LOGICAL_OR~3659
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-4^ADDER_FUNC~3675 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^CARRY_FUNC~3670
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^CARRY_FUNC~3670 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^ADDER_FUNC~3671
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^ADDER_FUNC~3671 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-6^ADDER_FUNC~3665
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-5^ADDER_FUNC~3671 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-6^CARRY_FUNC~3666
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-6^CARRY_FUNC~3666 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-6^ADDER_FUNC~3667
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^ADDER_FUNC~3704 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^CARRY_FUNC~3699
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^CARRY_FUNC~3699 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^ADDER_FUNC~3700
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^ADDER_FUNC~3700 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-6^ADDER_FUNC~3689
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-5^ADDER_FUNC~3700 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-6^CARRY_FUNC~3690
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-6^CARRY_FUNC~3690 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-6^ADDER_FUNC~3691
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3752
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3744 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3746 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3748 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3750 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3752 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3743
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3756
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3756 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3751
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3755 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3751 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3749
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3754 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3749 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3747
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3753 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3747 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3745
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3745 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3744
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3747 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3746
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3749 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3748
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_OR~3751 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^GT~3750
100 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3787
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3779 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3781 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3783 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3785 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3787 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3778
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3791
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3791 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3786
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3790 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3786 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3784
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3789 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3784 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3782
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3788 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3782 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3780
1- 1
-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3780 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3779
100 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3782 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3781
100 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3784 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3783
100 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_OR~3786 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^GT~3785
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3826
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3818 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3822 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3824 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3826 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3817
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3830
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3830 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3825
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3829 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3823
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3828 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3823 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3821
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3827 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3821 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3819
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3819 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3818
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3821 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3820
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3823 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3822
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_OR~3825 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^GT~3824
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3861
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3853 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3855 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3857 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3859 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3861 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3852
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~937 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3865
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3865 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3860
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3864 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3860 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3858
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3863 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3858 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3856
1- 1
-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3862 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3856 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3854
1- 1
-1 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3854 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3853
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3856 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3855
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3858 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3857
100 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_OR~3860 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^GT~3859
100 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^ADDER_FUNC~3708 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^CARRY_FUNC~3703
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^CARRY_FUNC~3703 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-4^ADDER_FUNC~3704
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3755
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3790
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3829
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~936 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3864
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^ADDER_FUNC~3712 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^CARRY_FUNC~3707
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^CARRY_FUNC~3707 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-3^ADDER_FUNC~3708
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3754
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3789
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3828
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~935 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3863
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^ADDER_FUNC~3716 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^CARRY_FUNC~3711
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^CARRY_FUNC~3711 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-2^ADDER_FUNC~3712
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~944^GT~3733^LOGICAL_XOR~3742^LOGICAL_XOR~3753
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~950^LT~3768^LOGICAL_XOR~3777^LOGICAL_XOR~3788
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^GTE~962^GT~3807^LOGICAL_XOR~3816^LOGICAL_XOR~3827
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~934 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LTE~968^LT~3842^LOGICAL_XOR~3851^LOGICAL_XOR~3862
01 1
10 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^ADDER_FUNC~4567 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~933 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^CARRY_FUNC~3715
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^CARRY_FUNC~3715 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-1^ADDER_FUNC~3716
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^LOGICAL_AND~3883 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~923^LOGICAL_NOT~926
0 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~929
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~929 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^BITWISE_OR~3889^LOGICAL_OR~3891
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^BITWISE_OR~3889^LOGICAL_OR~3891 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^BITWISE_OR~3890^LOGICAL_OR~3892 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888
11 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^LOGICAL_AND~3888 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~928^LOGICAL_NOT~931
0 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~946
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~946 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~947^BITWISE_OR~3724^LOGICAL_OR~3726
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~951^BITWISE_OR~3763^LOGICAL_OR~3765
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~964
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~964 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~965^BITWISE_OR~3798^LOGICAL_OR~3800
1 1

.names top^LOGICAL_OR~2148^LOGICAL_OR~3893 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~969^BITWISE_OR~3837^LOGICAL_OR~3839
1 1

.names top^FF_NODE~2324 top^MULTI_PORT_MUX~2310^LOGICAL_NOT~2311
0 1

.names top^LOGICAL_OR~1825^LOGICAL_OR~3907 top^MULTI_PORT_MUX~2319^LOGICAL_NOT~2320
0 1

.names top^LOGICAL_AND~1648^LOGICAL_AND~4374 top^LOGICAL_OR~1833^BITWISE_OR~2659^LOGICAL_OR~2661
1 1

.names top^LOGICAL_AND~1648^LOGICAL_AND~4374 top^LOGICAL_OR~2148^BITWISE_OR~3895^LOGICAL_OR~3897
1 1

.names top^LOGICAL_AND~1648^LOGICAL_AND~4374 top^LOGICAL_OR~2307^BITWISE_OR~4371^LOGICAL_OR~4373
1 1

.names top^LOGICAL_OR~2307^BITWISE_OR~4370^LOGICAL_OR~4372 top^LOGICAL_OR~2307^BITWISE_OR~4371^LOGICAL_OR~4373 top^LOGICAL_OR~2307^LOGICAL_OR~4369
1- 1
-1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^LOGICAL_NOT~1292 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3995 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4107
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^LOGICAL_NOT~1290 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4107 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4103
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^LOGICAL_NOT~1288 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4103 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4099
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4099 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^ADDER_FUNC~4563 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3995
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3995 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3937
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3937 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3938 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3939 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3940 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_AND~3936
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_AND~3936 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^BITWISE_OR~3931^LOGICAL_OR~3933
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^BITWISE_OR~3931^LOGICAL_OR~3933 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^BITWISE_OR~3932^LOGICAL_OR~3934 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^LOGICAL_AND~3930
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^LOGICAL_AND~3930 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1335^LOGICAL_NOT~1338 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1339^MUX_2~3926 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1335^MUX_2~3929
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1333^LOGICAL_NOT~1334 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1335^MUX_2~3929 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1333^MUX_2~3928
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1331 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1330^LOGICAL_NOT~1332 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1333^MUX_2~3928 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1330^MUX_2~3927
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1330^MUX_2~3927 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1341 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1341 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1324
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1324 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1325^BITWISE_OR~3918^LOGICAL_OR~3920
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1325^BITWISE_OR~3917^LOGICAL_OR~3919 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1325^BITWISE_OR~3918^LOGICAL_OR~3920 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1325^LOGICAL_AND~3916
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1341 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1328^BITWISE_OR~3923^LOGICAL_OR~3925
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1328^BITWISE_OR~3922^LOGICAL_OR~3924 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1328^BITWISE_OR~3923^LOGICAL_OR~3925 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1328^LOGICAL_AND~3921
11 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1339^LOGICAL_NOT~1340 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1341 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1339^MUX_2~3926
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^LOGICAL_AND~3930 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1335^LOGICAL_NOT~1338
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3995 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3962
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3962 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3963 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3964 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3965 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_AND~3961
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_AND~3961 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^BITWISE_OR~3956^LOGICAL_OR~3958
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^BITWISE_OR~3956^LOGICAL_OR~3958 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^BITWISE_OR~3957^LOGICAL_OR~3959 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^LOGICAL_AND~3955
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^LOGICAL_AND~3955 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^BITWISE_OR~3952^LOGICAL_OR~3954
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^BITWISE_OR~3951^LOGICAL_OR~3953 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^BITWISE_OR~3952^LOGICAL_OR~3954 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^LOGICAL_AND~3950
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^LOGICAL_AND~3950 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^BITWISE_OR~3946^LOGICAL_OR~3948
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^BITWISE_OR~3946^LOGICAL_OR~3948 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^BITWISE_OR~3947^LOGICAL_OR~3949 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^LOGICAL_AND~3945
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^LOGICAL_AND~3945 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1361^LOGICAL_NOT~1367 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1368^MUX_2~3941 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1361^MUX_2~3944
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1359^LOGICAL_NOT~1360 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1361^MUX_2~3944 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1359^MUX_2~3943
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1357 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1356^LOGICAL_NOT~1358 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1359^MUX_2~3943 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1356^MUX_2~3942
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1356^MUX_2~3942 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^LOGICAL_AND~3966 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1368^LOGICAL_NOT~1375 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1368^MUX_2~3941
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 top^LOGICAL_AND~1634^BITWISE_OR~2842^LOGICAL_OR~2844
1 1

.names top^LOGICAL_AND~1634^BITWISE_OR~2841^LOGICAL_OR~2843 top^LOGICAL_AND~1634^BITWISE_OR~2842^LOGICAL_OR~2844 top^LOGICAL_AND~1634^LOGICAL_AND~2840
11 1

.names top^LOGICAL_AND~1634^LOGICAL_AND~2840 top^LOGICAL_AND~1636^BITWISE_OR~2836^LOGICAL_OR~2838
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 top^LOGICAL_AND~1641^BITWISE_OR~3458^LOGICAL_OR~3460
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1376 top^LOGICAL_AND~2312^BITWISE_OR~2846^LOGICAL_OR~2848
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^LOGICAL_AND~3945 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1361^LOGICAL_NOT~1367
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3995 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3979
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3979 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3980 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3981 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3982 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_OR~3978
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_OR~3978 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1370 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1371^LOGICAL_OR~3976
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1371^LOGICAL_OR~3976 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^BITWISE_OR~3973^LOGICAL_OR~3975
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^BITWISE_OR~3972^LOGICAL_OR~3974 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^BITWISE_OR~3973^LOGICAL_OR~3975 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^LOGICAL_AND~3971
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^LOGICAL_AND~3971 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^BITWISE_OR~3967^LOGICAL_OR~3969
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^BITWISE_OR~3967^LOGICAL_OR~3969 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^BITWISE_OR~3968^LOGICAL_OR~3970 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^LOGICAL_AND~3966
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^LOGICAL_AND~3966 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1368^LOGICAL_NOT~1375
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^ADDER_FUNC~4559 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^ADDER_FUNC~4060
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^ADDER_FUNC~4060 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4044
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4044 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4045 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4046 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4047 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_AND~4043
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_AND~4043 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^BITWISE_OR~4038^LOGICAL_OR~4040
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^BITWISE_OR~4038^LOGICAL_OR~4040 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^BITWISE_OR~4039^LOGICAL_OR~4041 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^LOGICAL_AND~4037
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^LOGICAL_AND~4037 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1347^LOGICAL_NOT~1350 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1351^MUX_2~4003 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1347^MUX_2~4036
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1345^LOGICAL_NOT~1346 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1347^MUX_2~4036 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1345^MUX_2~4035
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1343 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1342^LOGICAL_NOT~1344 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1345^MUX_2~4035 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1342^MUX_2~4034
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1342^MUX_2~4034 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^LOGICAL_AND~4076 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1351^LOGICAL_NOT~1354 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1351^MUX_2~4003
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1363^BITWISE_OR~3957^LOGICAL_OR~3959
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1370
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_OR~4088 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1384^LOGICAL_OR~4018
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1384^LOGICAL_OR~4018 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^BITWISE_OR~4015^LOGICAL_OR~4017
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^BITWISE_OR~4014^LOGICAL_OR~4016 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^BITWISE_OR~4015^LOGICAL_OR~4017 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^LOGICAL_AND~4013
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^LOGICAL_AND~4013 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^BITWISE_OR~4009^LOGICAL_OR~4011
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^BITWISE_OR~4009^LOGICAL_OR~4011 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^BITWISE_OR~4010^LOGICAL_OR~4012 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^LOGICAL_AND~4008
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^LOGICAL_AND~4008 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1382^LOGICAL_NOT~1388 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1389^MUX_2~4004 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1382^MUX_2~4007
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1380^LOGICAL_NOT~1381 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1382^MUX_2~4007 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1380^MUX_2~4006
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1378 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1377^LOGICAL_NOT~1379 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1380^MUX_2~4006 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1377^MUX_2~4005
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1377^MUX_2~4005 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^LOGICAL_AND~4019 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1389^LOGICAL_NOT~1396 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1389^MUX_2~4004
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^LOGICAL_AND~4008 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1382^LOGICAL_NOT~1388
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1391
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1391 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^BITWISE_OR~4031^LOGICAL_OR~4033
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^BITWISE_OR~4030^LOGICAL_OR~4032 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^BITWISE_OR~4031^LOGICAL_OR~4033 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^LOGICAL_AND~4029
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^LOGICAL_AND~4029 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^BITWISE_OR~4026^LOGICAL_OR~4028
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^BITWISE_OR~4025^LOGICAL_OR~4027 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^BITWISE_OR~4026^LOGICAL_OR~4028 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^LOGICAL_AND~4024
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^LOGICAL_AND~4024 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^BITWISE_OR~4020^LOGICAL_OR~4022
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^BITWISE_OR~4020^LOGICAL_OR~4022 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^BITWISE_OR~4021^LOGICAL_OR~4023 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^LOGICAL_AND~4019
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^LOGICAL_AND~4019 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1389^LOGICAL_NOT~1396
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^LOGICAL_AND~4037 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1347^LOGICAL_NOT~1350
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4066
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4066 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4067 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4068 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4069 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_AND~4065
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_AND~4065 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1325^BITWISE_OR~3917^LOGICAL_OR~3919
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4072
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4072 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4073 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4074 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4075 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_AND~4071
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_AND~4071 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1328^BITWISE_OR~3922^LOGICAL_OR~3924
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4083
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4083 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4084 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4085 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4086 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_OR~4082
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_OR~4082 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^BITWISE_OR~4077^LOGICAL_OR~4079
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^BITWISE_OR~4077^LOGICAL_OR~4079 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^BITWISE_OR~4078^LOGICAL_OR~4080 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^LOGICAL_AND~4076
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^LOGICAL_AND~4076 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1351^LOGICAL_NOT~1354
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4541 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4089
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4089 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4090 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4091 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4092 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_OR~4088
1--- 1
-1-- 1
--1- 1
---1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4541 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4095
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4095 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4096 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4097 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4098 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_AND~4094
1111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_AND~4094 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1392^BITWISE_OR~4030^LOGICAL_OR~4032
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^ADDER_FUNC~4563 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^CARRY_FUNC~3996
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^CARRY_FUNC~3996 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3997
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3997 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3991
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^LOGICAL_NOT~1292 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3991 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4108
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^LOGICAL_NOT~1290 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4108 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4104
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^LOGICAL_NOT~1288 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4104 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4100
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4100 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^ADDER_FUNC~4062 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^ADDER_FUNC~4056
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^ADDER_FUNC~4056 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4045
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4067
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4073
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4084
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4525 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4090
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4525 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4096
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-1^ADDER_FUNC~3997 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^CARRY_FUNC~3992
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^CARRY_FUNC~3992 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3993
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3993 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3987
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^LOGICAL_NOT~1292 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3987 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4109
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^LOGICAL_NOT~1290 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4109 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4105
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^LOGICAL_NOT~1288 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4105 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4101
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4101 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^ADDER_FUNC~4058 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^ADDER_FUNC~4052
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^ADDER_FUNC~4052 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4046
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4068
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4074
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4085
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4521 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4091
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4521 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4097
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3993 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^CARRY_FUNC~3988
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^CARRY_FUNC~3988 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3989
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3989 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3983
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^LOGICAL_NOT~1292 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3983 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4110
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^LOGICAL_NOT~1290 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^MUX_2~4110 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4106
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^LOGICAL_NOT~1288 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^MUX_2~4106 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4102
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^MUX_2~4102 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^ADDER_FUNC~4054 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^ADDER_FUNC~4048
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^ADDER_FUNC~4048 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1348^LOGICAL_XNOR~4042^LOGICAL_XNOR~4047
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1323^LOGICAL_XNOR~4064^LOGICAL_XNOR~4069
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1327^LOGICAL_XNOR~4070^LOGICAL_XNOR~4075
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1352^LOGICAL_XOR~4081^LOGICAL_XOR~4086
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4517 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1383^LOGICAL_XOR~4087^LOGICAL_XOR~4092
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4517 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1390^LOGICAL_XNOR~4093^LOGICAL_XNOR~4098
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3989 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^CARRY_FUNC~3984
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^CARRY_FUNC~3984 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3985
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3985 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-5^ADDER_FUNC~3912
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3985 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-5^CARRY_FUNC~3913
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-5^CARRY_FUNC~3913 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-5^ADDER_FUNC~3914
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^ADDER_FUNC~4054 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1296 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^CARRY_FUNC~4049
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^CARRY_FUNC~4049 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^ADDER_FUNC~4050
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^ADDER_FUNC~4050 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-5^ADDER_FUNC~3999
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-4^ADDER_FUNC~4050 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-5^CARRY_FUNC~4000
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-5^CARRY_FUNC~4000 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-5^ADDER_FUNC~4001
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3983 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3940
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3983 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3965
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-4^ADDER_FUNC~3983 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3982
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^ADDER_FUNC~4058 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1295 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^CARRY_FUNC~4053
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^CARRY_FUNC~4053 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-3^ADDER_FUNC~4054
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3987 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3939
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3987 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3964
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-3^ADDER_FUNC~3987 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3981
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^ADDER_FUNC~4062 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1294 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^CARRY_FUNC~4057
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^CARRY_FUNC~4057 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-2^ADDER_FUNC~4058
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3991 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1336^LOGICAL_XNOR~3935^LOGICAL_XNOR~3938
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3991 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_EQUAL~1362^LOGICAL_XNOR~3960^LOGICAL_XNOR~3963
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-2^ADDER_FUNC~3991 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^NOT_EQUAL~1369^LOGICAL_XOR~3977^LOGICAL_XOR~3980
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^ADDER_FUNC~4559 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1293 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^CARRY_FUNC~4061
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^CARRY_FUNC~4061 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-1^ADDER_FUNC~4062
001 1
010 1
100 1
111 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1291^LOGICAL_NOT~1292
0 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1337^BITWISE_OR~3932^LOGICAL_OR~3934
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1349^BITWISE_OR~4039^LOGICAL_OR~4041
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1364^BITWISE_OR~3951^LOGICAL_OR~3953
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1373
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1373 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1374^BITWISE_OR~3968^LOGICAL_OR~3970
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1385^BITWISE_OR~4014^LOGICAL_OR~4016
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1394
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1394 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1395^BITWISE_OR~4021^LOGICAL_OR~4023
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1412
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1412 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^BITWISE_OR~4361^LOGICAL_OR~4363
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^BITWISE_OR~4360^LOGICAL_OR~4362 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^BITWISE_OR~4361^LOGICAL_OR~4363 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^ADDER_FUNC~4161 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4169 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4354
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4354 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4349
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4349 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4344
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4344 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 re top^CLK 3

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4114 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4113
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4113 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4115 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4117 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4119 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4121 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4112
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4129 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4128
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4128 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4130 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4132 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4134 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4136 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4127
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4127 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1401
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^ADDER_FUNC~4551 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^ADDER_FUNC~4161
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^ADDER_FUNC~4547 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^ADDER_FUNC~4190
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^ADDER_FUNC~4190 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4169
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4213
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4213 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4214 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4215 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4216 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4217 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_AND~4212
11111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_AND~4212 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4219 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_OR~4210
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_OR~4210 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^BITWISE_OR~4205^LOGICAL_OR~4207
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^BITWISE_OR~4204^LOGICAL_OR~4206 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^BITWISE_OR~4205^LOGICAL_OR~4207 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^LOGICAL_AND~4203
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^LOGICAL_AND~4203 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^BITWISE_OR~4199^LOGICAL_OR~4201
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^BITWISE_OR~4199^LOGICAL_OR~4201 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^BITWISE_OR~4200^LOGICAL_OR~4202 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^LOGICAL_AND~4198
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^LOGICAL_AND~4198 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1431^LOGICAL_NOT~1436 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1437^MUX_2~4194 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1431^MUX_2~4197
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1429^LOGICAL_NOT~1430 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1431^MUX_2~4197 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1429^MUX_2~4196
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1427 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1426^LOGICAL_NOT~1428 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1429^MUX_2~4196 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1426^MUX_2~4195
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1426^MUX_2~4195 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1443 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^LOGICAL_AND~4233 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1437^LOGICAL_NOT~1442 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1443 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1437^MUX_2~4194
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^LOGICAL_AND~4198 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1431^LOGICAL_NOT~1436
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4248
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4248 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4249 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4250 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4251 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4252 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_AND~4247
11111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_AND~4247 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4254 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_OR~4245
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_OR~4245 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^BITWISE_OR~4240^LOGICAL_OR~4242
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^BITWISE_OR~4239^LOGICAL_OR~4241 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^BITWISE_OR~4240^LOGICAL_OR~4242 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^LOGICAL_AND~4238
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^LOGICAL_AND~4238 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^BITWISE_OR~4234^LOGICAL_OR~4236
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^BITWISE_OR~4234^LOGICAL_OR~4236 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^BITWISE_OR~4235^LOGICAL_OR~4237 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^LOGICAL_AND~4233
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^LOGICAL_AND~4233 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1437^LOGICAL_NOT~1442
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4287
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4288 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4289 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4290 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4291 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_AND~4286
11111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_AND~4286 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4293 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_OR~4284
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_OR~4284 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^BITWISE_OR~4279^LOGICAL_OR~4281
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^BITWISE_OR~4278^LOGICAL_OR~4280 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^BITWISE_OR~4279^LOGICAL_OR~4281 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^LOGICAL_AND~4277
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^LOGICAL_AND~4277 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^BITWISE_OR~4273^LOGICAL_OR~4275
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^BITWISE_OR~4273^LOGICAL_OR~4275 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^BITWISE_OR~4274^LOGICAL_OR~4276 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^LOGICAL_AND~4272
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^LOGICAL_AND~4272 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1449^LOGICAL_NOT~1454 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1455^MUX_2~4268 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1449^MUX_2~4271
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1447^LOGICAL_NOT~1448 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1449^MUX_2~4271 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1447^MUX_2~4270
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1445 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1444^LOGICAL_NOT~1446 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1447^MUX_2~4270 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1444^MUX_2~4269
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1444^MUX_2~4269 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1461 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^LOGICAL_AND~4307 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1455^LOGICAL_NOT~1460 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1461 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1455^MUX_2~4268
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^LOGICAL_AND~4272 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1449^LOGICAL_NOT~1454
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4322
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4322 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4323 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4324 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4325 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4326 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_AND~4321
11111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_AND~4321 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4328 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_OR~4319
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_OR~4319 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^BITWISE_OR~4314^LOGICAL_OR~4316
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^BITWISE_OR~4313^LOGICAL_OR~4315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^BITWISE_OR~4314^LOGICAL_OR~4316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^LOGICAL_AND~4312
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^LOGICAL_AND~4312 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^BITWISE_OR~4308^LOGICAL_OR~4310
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^BITWISE_OR~4308^LOGICAL_OR~4310 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^BITWISE_OR~4309^LOGICAL_OR~4311 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^LOGICAL_AND~4307
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^LOGICAL_AND~4307 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1455^LOGICAL_NOT~1460
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^ADDER_FUNC~4551 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^CARRY_FUNC~4162
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^CARRY_FUNC~4162 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^ADDER_FUNC~4163
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^ADDER_FUNC~4163 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^ADDER_FUNC~4157
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^ADDER_FUNC~4157 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4170 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4355
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4355 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4350
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4350 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4345
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4345 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 re top^CLK 3

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4116 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4115
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4131 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4130
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^ADDER_FUNC~4192 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^ADDER_FUNC~4186
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^ADDER_FUNC~4186 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4170
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4214
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4249
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4288
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4323
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4122
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4122 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4116 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4114
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4137
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4137 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4131 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4129
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-1^ADDER_FUNC~4163 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^CARRY_FUNC~4158
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^CARRY_FUNC~4158 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^ADDER_FUNC~4159
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^ADDER_FUNC~4159 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^ADDER_FUNC~4153
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^ADDER_FUNC~4153 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4171 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4356
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4356 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4351
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4351 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4346
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4346 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 re top^CLK 3

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4118 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4117
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4133 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4132
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1403^LOGICAL_OR~4342
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^ADDER_FUNC~4188 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^ADDER_FUNC~4182
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^ADDER_FUNC~4182 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4171
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4215
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4250
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4289
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4324
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4123
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4123 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4118 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4116
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4138
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4138 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4133 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4131
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-2^ADDER_FUNC~4159 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^CARRY_FUNC~4154
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^CARRY_FUNC~4154 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^ADDER_FUNC~4155
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^ADDER_FUNC~4155 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^ADDER_FUNC~4149
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^ADDER_FUNC~4149 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4172 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4357
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4357 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4352
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4352 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4347
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4347 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 re top^CLK 3

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4120 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4119
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4135 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4134
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^BITWISE_OR~1403^LOGICAL_OR~4343
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^ADDER_FUNC~4184 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^ADDER_FUNC~4178
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^ADDER_FUNC~4178 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4172
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4216
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4251
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4290
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4325
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4124
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4124 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4120 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4118
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4139
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4139 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4135 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4133
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-3^ADDER_FUNC~4155 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^CARRY_FUNC~4150
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^CARRY_FUNC~4150 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^ADDER_FUNC~4151
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^ADDER_FUNC~4151 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^ADDER_FUNC~4145
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^ADDER_FUNC~4145 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4173 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4358
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^MUX_2~4358 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4353
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^MUX_2~4353 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4348
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^MUX_2~4348 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 re top^CLK 3

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^GT~4121
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^GT~4136
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^ADDER_FUNC~4180 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^ADDER_FUNC~4174
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^ADDER_FUNC~4174 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^MUX_2~4173
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^LOGICAL_EQUAL~4208^LOGICAL_XNOR~4211^LOGICAL_XNOR~4217
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LOGICAL_EQUAL~4243^LOGICAL_XNOR~4246^LOGICAL_XNOR~4252
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^LOGICAL_EQUAL~4282^LOGICAL_XNOR~4285^LOGICAL_XNOR~4291
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LOGICAL_EQUAL~4317^LOGICAL_XNOR~4320^LOGICAL_XNOR~4326
00 1
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4125
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_XOR~4111^LOGICAL_XOR~4125 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1398^LOGICAL_OR~4120
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4140
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_XOR~4126^LOGICAL_XOR~4140 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LT~1400^LOGICAL_OR~4135
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-4^ADDER_FUNC~4151 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^CARRY_FUNC~4146
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^CARRY_FUNC~4146 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^ADDER_FUNC~4147
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^ADDER_FUNC~4147 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-6^ADDER_FUNC~4141
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-5^ADDER_FUNC~4147 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-6^CARRY_FUNC~4142
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-6^CARRY_FUNC~4142 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-6^ADDER_FUNC~4143
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^ADDER_FUNC~4180 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^CARRY_FUNC~4175
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^CARRY_FUNC~4175 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^ADDER_FUNC~4176
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^ADDER_FUNC~4176 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-6^ADDER_FUNC~4165
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-5^ADDER_FUNC~4176 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-6^CARRY_FUNC~4166
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-6^CARRY_FUNC~4166 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-6^ADDER_FUNC~4167
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4228
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4220 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4222 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4224 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4226 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4228 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4219
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4232
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4232 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4227
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4231 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4227 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4225
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4230 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4225 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4223
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4229 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4223 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4221
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4221 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4220
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4223 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4222
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4225 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4224
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_OR~4227 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^GT~4226
100 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4263
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4255 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4257 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4259 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4261 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4263 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4254
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4267
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4267 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4262
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4266 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4262 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4260
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4265 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4260 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4258
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4264 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4258 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4256
1- 1
-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4256 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4255
100 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4258 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4257
100 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4260 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4259
100 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_OR~4262 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^GT~4261
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4302
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4294 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4296 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4298 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4300 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4302 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4293
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4306
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4306 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4301
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4305 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4301 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4299
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4304 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4299 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4297
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4303 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4297 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4295
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4295 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4294
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4297 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4296
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4299 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4298
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_OR~4301 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^GT~4300
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4337
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4329 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4331 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4333 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4335 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4337 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4328
1---- 1
-1--- 1
--1-- 1
---1- 1
----1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1425 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4341
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4341 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4336
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4340 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4336 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4334
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4339 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4334 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4332
1- 1
-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4338 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4332 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4330
1- 1
-1 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4330 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4329
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4332 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4331
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4334 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4333
100 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_OR~4336 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^GT~4335
100 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^ADDER_FUNC~4184 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^CARRY_FUNC~4179
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^CARRY_FUNC~4179 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-4^ADDER_FUNC~4180
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4231
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4266
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4305
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1424 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4340
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^ADDER_FUNC~4188 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^CARRY_FUNC~4183
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^CARRY_FUNC~4183 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-3^ADDER_FUNC~4184
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4230
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4265
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4304
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1423 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4339
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^ADDER_FUNC~4192 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^CARRY_FUNC~4187
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^CARRY_FUNC~4187 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-2^ADDER_FUNC~4188
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1432^GT~4209^LOGICAL_XOR~4218^LOGICAL_XOR~4229
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1438^LT~4244^LOGICAL_XOR~4253^LOGICAL_XOR~4264
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^GTE~1450^GT~4283^LOGICAL_XOR~4292^LOGICAL_XOR~4303
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1422 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LTE~1456^LT~4318^LOGICAL_XOR~4327^LOGICAL_XOR~4338
01 1
10 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^ADDER_FUNC~4547 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1421 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^CARRY_FUNC~4191
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^CARRY_FUNC~4191 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-1^ADDER_FUNC~4192
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^LOGICAL_AND~4359 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1411^LOGICAL_NOT~1414
0 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^BITWISE_OR~4366^LOGICAL_OR~4368
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^BITWISE_OR~4365^LOGICAL_OR~4367 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^BITWISE_OR~4366^LOGICAL_OR~4368 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364
11 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^LOGICAL_AND~4364 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1416^LOGICAL_NOT~1419
0 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1433^BITWISE_OR~4204^LOGICAL_OR~4206
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1440
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1440 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1441^BITWISE_OR~4235^LOGICAL_OR~4237
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1451^BITWISE_OR~4278^LOGICAL_OR~4280
1 1

.names top^LOGICAL_OR~2307^LOGICAL_OR~4369 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1458
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1458 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1459^BITWISE_OR~4309^LOGICAL_OR~4311
1 1

.names top^LOGICAL_AND~1639^LOGICAL_AND~4394 top^LOGICAL_OR~1820^BITWISE_OR~2649^LOGICAL_OR~2651
1 1

.names top^LOGICAL_AND~1639^LOGICAL_AND~4394 top^LOGICAL_OR~1824^BITWISE_OR~4386^LOGICAL_OR~4388
1 1

.names top^LOGICAL_OR~1824^BITWISE_OR~4385^LOGICAL_OR~4387 top^LOGICAL_OR~1824^BITWISE_OR~4386^LOGICAL_OR~4388 top^LOGICAL_OR~1824^LOGICAL_OR~4384
1- 1
-1 1

.names top^LOGICAL_OR~1824^LOGICAL_OR~4384 top^LOGICAL_OR~1825^BITWISE_OR~3908^LOGICAL_OR~3910
1 1

.names top^LOGICAL_AND~1639^LOGICAL_AND~4394 top^LOGICAL_OR~1989^BITWISE_OR~3285^LOGICAL_OR~3287
1 1

.names top^LOGICAL_AND~1639^LOGICAL_AND~4394 top^LOGICAL_OR~2306^BITWISE_OR~4391^LOGICAL_OR~4393
1 1

.names top^LOGICAL_OR~2306^BITWISE_OR~4390^LOGICAL_OR~4392 top^LOGICAL_OR~2306^BITWISE_OR~4391^LOGICAL_OR~4393 top^LOGICAL_OR~2306^LOGICAL_OR~4389
1- 1
-1 1

.names top^LOGICAL_OR~2306^LOGICAL_OR~4389 top^LOGICAL_OR~2307^BITWISE_OR~4370^LOGICAL_OR~4372
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_NOT~1647
0 1

.names top^LOGICAL_NOT~1647 top^LOGICAL_AND~1648^BITWISE_OR~4376^LOGICAL_OR~4378
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~1650^BITWISE_OR~2329^LOGICAL_OR~2331
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~1653^BITWISE_OR~2336^LOGICAL_OR~2338
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~1819^BITWISE_OR~2653^LOGICAL_OR~2655
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_OR~1824^BITWISE_OR~4385^LOGICAL_OR~4387
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~1832^BITWISE_OR~2663^LOGICAL_OR~2665
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~1988^BITWISE_OR~3289^LOGICAL_OR~3291
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_AND~2147^BITWISE_OR~3899^LOGICAL_OR~3901
1 1

.names top^LOGICAL_AND~1631^LOGICAL_AND~4399 top^LOGICAL_OR~2306^BITWISE_OR~4390^LOGICAL_OR~4392
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~421 top^LOGICAL_AND~1634^BITWISE_OR~2841^LOGICAL_OR~2843
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~411^LOGICAL_AND~2854 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~406^LOGICAL_NOT~412
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~379 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~415
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~415 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~416^BITWISE_OR~2883^LOGICAL_OR~2885
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^LOGICAL_AND~2979 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~371^LOGICAL_NOT~374
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^ADDER_FUNC~4603 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^CARRY_FUNC~4454
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^CARRY_FUNC~4454 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4455
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4455 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4421
001 1
010 1
100 1
111 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^LOGICAL_NOT~316 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4421 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4450
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^LOGICAL_NOT~314 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4450 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4446
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^LOGICAL_NOT~312 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4446 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4442
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4442 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^ADDER_FUNC~4459 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^ADDER_FUNC~4437
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-1^ADDER_FUNC~4455 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^CARRY_FUNC~4422
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^CARRY_FUNC~4422 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4423
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4423 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4417
001 1
010 1
100 1
111 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^LOGICAL_NOT~316 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4417 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4451
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^LOGICAL_NOT~314 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4451 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4447
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^LOGICAL_NOT~312 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4447 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4443
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4443 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^ADDER_FUNC~4439 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^ADDER_FUNC~4433
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-2^ADDER_FUNC~4423 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^CARRY_FUNC~4418
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^CARRY_FUNC~4418 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4419
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4419 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4413
001 1
010 1
100 1
111 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^LOGICAL_NOT~316 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4413 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4452
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^LOGICAL_NOT~314 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^MUX_2~4452 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4448
1-1- 1
-1-1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^LOGICAL_NOT~312 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^MUX_2~4448 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4444
1-1- 1
-1-1 1

.latch top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^MUX_2~4444 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 re top^CLK 3

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^ADDER_FUNC~4435 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^ADDER_FUNC~4429
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-3^ADDER_FUNC~4419 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^CARRY_FUNC~4414
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^CARRY_FUNC~4414 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4415
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4415 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-5^ADDER_FUNC~4409
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-4^ADDER_FUNC~4415 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-5^CARRY_FUNC~4410
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-5^CARRY_FUNC~4410 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-5^ADDER_FUNC~4411
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^ADDER_FUNC~4435 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~320 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^CARRY_FUNC~4430
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^CARRY_FUNC~4430 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^ADDER_FUNC~4431
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^ADDER_FUNC~4431 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-5^ADDER_FUNC~4425
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-4^ADDER_FUNC~4431 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-5^CARRY_FUNC~4426
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-5^CARRY_FUNC~4426 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-5^ADDER_FUNC~4427
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^ADDER_FUNC~4439 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~319 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^CARRY_FUNC~4434
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^CARRY_FUNC~4434 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-3^ADDER_FUNC~4435
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^ADDER_FUNC~4459 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~318 vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^CARRY_FUNC~4438
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^CARRY_FUNC~4438 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-2^ADDER_FUNC~4439
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^ADDER_FUNC~4599 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~317 gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^CARRY_FUNC~4458
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^CARRY_FUNC~4458 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-1^ADDER_FUNC~4459
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^LOGICAL_NOT~800 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4497 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4493
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4493 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 re top^CLK 3

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^LOGICAL_NOT~804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4505 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4501
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^LOGICAL_NOT~802 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4501 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4497
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^ADDER_FUNC~4583 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4505
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^ADDER_FUNC~4579 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^ADDER_FUNC~4509
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^ADDER_FUNC~4583 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^CARRY_FUNC~4506
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^CARRY_FUNC~4506 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4507
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4507 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4473
001 1
010 1
100 1
111 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^LOGICAL_NOT~804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4473 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4502
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^LOGICAL_NOT~802 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4502 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4498
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^LOGICAL_NOT~800 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4498 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4494
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4494 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^ADDER_FUNC~4511 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^ADDER_FUNC~4489
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-1^ADDER_FUNC~4507 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^CARRY_FUNC~4474
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^CARRY_FUNC~4474 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4475
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4475 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4469
001 1
010 1
100 1
111 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^LOGICAL_NOT~804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4469 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4503
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^LOGICAL_NOT~802 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4503 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4499
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^LOGICAL_NOT~800 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4499 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4495
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4495 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^ADDER_FUNC~4491 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^ADDER_FUNC~4485
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-2^ADDER_FUNC~4475 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^CARRY_FUNC~4470
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^CARRY_FUNC~4470 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4471
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4471 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4465
001 1
010 1
100 1
111 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^LOGICAL_NOT~804 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4465 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4504
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^LOGICAL_NOT~802 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^MUX_2~4504 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4500
1-1- 1
-1-1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^LOGICAL_NOT~800 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^MUX_2~4500 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4496
1-1- 1
-1-1 1

.latch top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^MUX_2~4496 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 re top^CLK 3

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^ADDER_FUNC~4487 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^ADDER_FUNC~4481
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-3^ADDER_FUNC~4471 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^CARRY_FUNC~4466
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^CARRY_FUNC~4466 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4467
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4467 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-5^ADDER_FUNC~4461
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-4^ADDER_FUNC~4467 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-5^CARRY_FUNC~4462
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-5^CARRY_FUNC~4462 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-5^ADDER_FUNC~4463
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^ADDER_FUNC~4487 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~808 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^CARRY_FUNC~4482
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^CARRY_FUNC~4482 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^ADDER_FUNC~4483
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^ADDER_FUNC~4483 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-5^ADDER_FUNC~4477
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-4^ADDER_FUNC~4483 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-5^CARRY_FUNC~4478
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-5^CARRY_FUNC~4478 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-5^ADDER_FUNC~4479
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^ADDER_FUNC~4491 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~807 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^CARRY_FUNC~4486
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^CARRY_FUNC~4486 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-3^ADDER_FUNC~4487
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^ADDER_FUNC~4511 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~806 vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^CARRY_FUNC~4490
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^CARRY_FUNC~4490 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-2^ADDER_FUNC~4491
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^ADDER_FUNC~4579 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~805 gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^CARRY_FUNC~4510
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^CARRY_FUNC~4510 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-1^ADDER_FUNC~4511
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^LOGICAL_NOT~1309 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4533 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4529
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4529 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 re top^CLK 3

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^LOGICAL_NOT~1313 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4541 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4537
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^LOGICAL_NOT~1311 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4537 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4533
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^ADDER_FUNC~4555 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4541
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^ADDER_FUNC~4555 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1314 vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^CARRY_FUNC~4542
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^CARRY_FUNC~4542 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4543
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4543 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4525
001 1
010 1
100 1
111 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^LOGICAL_NOT~1313 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4525 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4538
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^LOGICAL_NOT~1311 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4538 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4534
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^LOGICAL_NOT~1309 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4534 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4530
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4530 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-1^ADDER_FUNC~4543 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1315 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^CARRY_FUNC~4526
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^CARRY_FUNC~4526 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4527
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4527 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4521
001 1
010 1
100 1
111 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^LOGICAL_NOT~1313 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4521 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4539
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^LOGICAL_NOT~1311 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4539 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4535
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^LOGICAL_NOT~1309 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4535 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4531
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4531 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-2^ADDER_FUNC~4527 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1316 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^CARRY_FUNC~4522
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^CARRY_FUNC~4522 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4523
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4523 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4517
001 1
010 1
100 1
111 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^LOGICAL_NOT~1313 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4517 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4540
1-1- 1
-1-1 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^LOGICAL_NOT~1311 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^MUX_2~4540 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4536
1-1- 1
-1-1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^LOGICAL_NOT~1309 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^MUX_2~4536 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4532
1-1- 1
-1-1 1

.latch top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^MUX_2~4532 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 re top^CLK 3

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-3^ADDER_FUNC~4523 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1317 gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^CARRY_FUNC~4518
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^CARRY_FUNC~4518 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4519
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4519 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-5^ADDER_FUNC~4513
001 1
010 1
100 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-4^ADDER_FUNC~4519 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-5^CARRY_FUNC~4514
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-5^CARRY_FUNC~4514 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-5^ADDER_FUNC~4515
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^ADDER_FUNC~4545
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^ADDER_FUNC~4549
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^ADDER_FUNC~4553
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^ADDER_FUNC~4557
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^ADDER_FUNC~4561
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^ADDER_FUNC~4565
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^ADDER_FUNC~4569
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^ADDER_FUNC~4573
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^ADDER_FUNC~4577
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^ADDER_FUNC~4581
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^ADDER_FUNC~4585
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^ADDER_FUNC~4589
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^ADDER_FUNC~4593
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^ADDER_FUNC~4597
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^ADDER_FUNC~4601
001 1
010 1
100 1
111 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~313^LOGICAL_NOT~314
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~334^LOGICAL_NOT~335
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~357^LOGICAL_NOT~358
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~369^LOGICAL_NOT~370
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~383^LOGICAL_NOT~384
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~404^LOGICAL_NOT~405
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~433^LOGICAL_NOT~434
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~453^LOGICAL_NOT~454
0 1

.names gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~471^LOGICAL_NOT~472
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~801^LOGICAL_NOT~802
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~822^LOGICAL_NOT~823
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~845^LOGICAL_NOT~846
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~857^LOGICAL_NOT~858
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~871^LOGICAL_NOT~872
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~892^LOGICAL_NOT~893
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~921^LOGICAL_NOT~922
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~941^LOGICAL_NOT~942
0 1

.names gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~959^LOGICAL_NOT~960
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1289^LOGICAL_NOT~1290
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1310^LOGICAL_NOT~1311
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1333^LOGICAL_NOT~1334
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1345^LOGICAL_NOT~1346
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1359^LOGICAL_NOT~1360
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1380^LOGICAL_NOT~1381
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1409^LOGICAL_NOT~1410
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1429^LOGICAL_NOT~1430
0 1

.names gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1447^LOGICAL_NOT~1448
0 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^CARRY_FUNC~4546
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^CARRY_FUNC~4546 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1420-0^ADDER_FUNC~4547
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^CARRY_FUNC~4550
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^CARRY_FUNC~4550 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1415-0^ADDER_FUNC~4551
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^CARRY_FUNC~4554
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^CARRY_FUNC~4554 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1318-0^ADDER_FUNC~4555
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^CARRY_FUNC~4558
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^CARRY_FUNC~4558 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1302-0^ADDER_FUNC~4559
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^CARRY_FUNC~4562
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^CARRY_FUNC~4562 gnd gnd top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^ADD~1297-0^ADDER_FUNC~4563
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^CARRY_FUNC~4566
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^CARRY_FUNC~4566 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~932-0^ADDER_FUNC~4567
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^CARRY_FUNC~4570
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^CARRY_FUNC~4570 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~927-0^ADDER_FUNC~4571
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^CARRY_FUNC~4574
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^CARRY_FUNC~4574 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~830-0^ADDER_FUNC~4575
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^CARRY_FUNC~4578
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^CARRY_FUNC~4578 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~814-0^ADDER_FUNC~4579
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^CARRY_FUNC~4582
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^CARRY_FUNC~4582 gnd gnd top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^ADD~809-0^ADDER_FUNC~4583
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^CARRY_FUNC~4586
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^CARRY_FUNC~4586 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~444-0^ADDER_FUNC~4587
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^CARRY_FUNC~4590
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^CARRY_FUNC~4590 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~439-0^ADDER_FUNC~4591
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^CARRY_FUNC~4594
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^CARRY_FUNC~4594 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~342-0^ADDER_FUNC~4595
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^CARRY_FUNC~4598
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^CARRY_FUNC~4598 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~326-0^ADDER_FUNC~4599
001 1
010 1
100 1
111 1

.names unconn gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^CARRY_FUNC~4602
011 1
101 1
110 1
111 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^CARRY_FUNC~4602 gnd gnd top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^ADD~321-0^ADDER_FUNC~4603
001 1
010 1
100 1
111 1

.names vcc top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~155^LOGICAL_NOT~156
0 1

.names vcc top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~643^LOGICAL_NOT~644
0 1

.names vcc top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^LOGICAL_NOT~1132
0 1

.names top^RST_N top^LOGICAL_NOT~2315
0 1

.names top^LOGICAL_NOT~2315 top^MULTI_PORT_MUX~2314^LOGICAL_NOT~2316
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~311 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~310^LOGICAL_NOT~312
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~332 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~331^LOGICAL_NOT~333
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~355
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~355 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~354^LOGICAL_NOT~356
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~367
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~367 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~366^LOGICAL_NOT~368
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~381
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~381 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~380^LOGICAL_NOT~382
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~402
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~402 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~401^LOGICAL_NOT~403
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~431 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~430^LOGICAL_NOT~432
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~451
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~451 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~450^LOGICAL_NOT~452
0 1

.names top^RST_N top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~469
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~469 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~468^LOGICAL_NOT~470
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~799 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~798^LOGICAL_NOT~800
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~820 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~819^LOGICAL_NOT~821
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~843
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~843 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~842^LOGICAL_NOT~844
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~855
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~855 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~854^LOGICAL_NOT~856
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~869
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~869 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~868^LOGICAL_NOT~870
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~890
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~890 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~889^LOGICAL_NOT~891
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~919 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~918^LOGICAL_NOT~920
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~939
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~939 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~938^LOGICAL_NOT~940
0 1

.names top^RST_N top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~957
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~957 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~956^LOGICAL_NOT~958
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1287 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1286^LOGICAL_NOT~1288
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1308 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1307^LOGICAL_NOT~1309
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1331
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1331 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1330^LOGICAL_NOT~1332
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1343
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1343 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1342^LOGICAL_NOT~1344
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1357
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1357 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1356^LOGICAL_NOT~1358
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1378
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1378 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1377^LOGICAL_NOT~1379
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1407 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1406^LOGICAL_NOT~1408
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1427
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1427 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1426^LOGICAL_NOT~1428
0 1

.names top^RST_N top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1445
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1445 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1444^LOGICAL_NOT~1446
0 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^MULTI_PORT_MUX~315^LOGICAL_NOT~316
0 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~361^BITWISE_OR~2936^LOGICAL_OR~2938
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~373^BITWISE_OR~2981^LOGICAL_OR~2983
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~388^BITWISE_OR~2956^LOGICAL_OR~2958
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~397
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~397 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~398^BITWISE_OR~2967^LOGICAL_OR~2969
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~409^BITWISE_OR~2860^LOGICAL_OR~2862
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~418
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~418 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~419^BITWISE_OR~2873^LOGICAL_OR~2875
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~436
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~436 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~437^BITWISE_OR~3275^LOGICAL_OR~3277
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~442^BITWISE_OR~3280^LOGICAL_OR~3282
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~457^BITWISE_OR~3118^LOGICAL_OR~3120
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~464
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~464 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~465^BITWISE_OR~3149^LOGICAL_OR~3151
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~475^BITWISE_OR~3192^LOGICAL_OR~3194
1 1

.names top^EN_iport0_put top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~482
0 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_NOT~482 top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^LOGICAL_AND~483^BITWISE_OR~3223^LOGICAL_OR~3225
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^MULTI_PORT_MUX~803^LOGICAL_NOT~804
0 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~849^BITWISE_OR~3546^LOGICAL_OR~3548
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~861^BITWISE_OR~3591^LOGICAL_OR~3593
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~876^BITWISE_OR~3566^LOGICAL_OR~3568
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~885
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~885 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~886^BITWISE_OR~3577^LOGICAL_OR~3579
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~897^BITWISE_OR~3470^LOGICAL_OR~3472
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~906
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~906 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~907^BITWISE_OR~3483^LOGICAL_OR~3485
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~924
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~924 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~925^BITWISE_OR~3885^LOGICAL_OR~3887
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~930^BITWISE_OR~3890^LOGICAL_OR~3892
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~945^BITWISE_OR~3728^LOGICAL_OR~3730
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~952
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~952 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~953^BITWISE_OR~3759^LOGICAL_OR~3761
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~963^BITWISE_OR~3802^LOGICAL_OR~3804
1 1

.names top^EN_iport1_put top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~970
0 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_NOT~970 top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^LOGICAL_AND~971^BITWISE_OR~3833^LOGICAL_OR~3835
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1312^LOGICAL_NOT~1313
0 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1339^LOGICAL_NOT~1340
0 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1353^BITWISE_OR~4078^LOGICAL_OR~4080
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1365
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1365 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1366^BITWISE_OR~3947^LOGICAL_OR~3949
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1372^BITWISE_OR~3972^LOGICAL_OR~3974
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1386
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1386 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1387^BITWISE_OR~4010^LOGICAL_OR~4012
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1393^BITWISE_OR~4025^LOGICAL_OR~4027
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1413^BITWISE_OR~4360^LOGICAL_OR~4362
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1417
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1417 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1418^BITWISE_OR~4365^LOGICAL_OR~4367
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1434
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1434 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1435^BITWISE_OR~4200^LOGICAL_OR~4202
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1439^BITWISE_OR~4239^LOGICAL_OR~4241
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1452
0 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_NOT~1452 top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1453^BITWISE_OR~4274^LOGICAL_OR~4276
1 1

.names top^EN_oport_get top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^LOGICAL_AND~1457^BITWISE_OR~4313^LOGICAL_OR~4315
1 1

.names top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1^FF_NODE~400 top^RDY_iport0_put
1 1

.names top.arSRLFIFO_b+fi1.generic_fifo_sc_b+fifo_1^FF_NODE~888 top^RDY_iport1_put
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2341 top^oport_get~0
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2342 top^oport_get~1
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2343 top^oport_get~2
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2344 top^oport_get~3
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2345 top^oport_get~4
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2346 top^oport_get~5
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2347 top^oport_get~6
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2348 top^oport_get~7
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2349 top^oport_get~8
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2350 top^oport_get~9
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2351 top^oport_get~10
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2352 top^oport_get~11
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2353 top^oport_get~12
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2354 top^oport_get~13
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2355 top^oport_get~14
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2356 top^oport_get~15
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2357 top^oport_get~16
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2358 top^oport_get~17
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2359 top^oport_get~18
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2360 top^oport_get~19
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2361 top^oport_get~20
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2362 top^oport_get~21
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2363 top^oport_get~22
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2364 top^oport_get~23
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2365 top^oport_get~24
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2366 top^oport_get~25
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2367 top^oport_get~26
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2368 top^oport_get~27
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2369 top^oport_get~28
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2370 top^oport_get~29
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2371 top^oport_get~30
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2372 top^oport_get~31
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2373 top^oport_get~32
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2374 top^oport_get~33
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2375 top^oport_get~34
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2376 top^oport_get~35
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2377 top^oport_get~36
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2378 top^oport_get~37
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2379 top^oport_get~38
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2380 top^oport_get~39
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2381 top^oport_get~40
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2382 top^oport_get~41
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2383 top^oport_get~42
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2384 top^oport_get~43
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2385 top^oport_get~44
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2386 top^oport_get~45
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2387 top^oport_get~46
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2388 top^oport_get~47
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2389 top^oport_get~48
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2390 top^oport_get~49
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2391 top^oport_get~50
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2392 top^oport_get~51
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2393 top^oport_get~52
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2394 top^oport_get~53
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2395 top^oport_get~54
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2396 top^oport_get~55
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2397 top^oport_get~56
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2398 top^oport_get~57
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2399 top^oport_get~58
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2400 top^oport_get~59
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2401 top^oport_get~60
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2402 top^oport_get~61
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2403 top^oport_get~62
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2404 top^oport_get~63
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2405 top^oport_get~64
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2406 top^oport_get~65
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2407 top^oport_get~66
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2408 top^oport_get~67
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2409 top^oport_get~68
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2410 top^oport_get~69
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2411 top^oport_get~70
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2412 top^oport_get~71
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2413 top^oport_get~72
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2414 top^oport_get~73
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2415 top^oport_get~74
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2416 top^oport_get~75
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2417 top^oport_get~76
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2418 top^oport_get~77
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2419 top^oport_get~78
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2420 top^oport_get~79
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2421 top^oport_get~80
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2422 top^oport_get~81
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2423 top^oport_get~82
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2424 top^oport_get~83
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2425 top^oport_get~84
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2426 top^oport_get~85
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2427 top^oport_get~86
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2428 top^oport_get~87
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2429 top^oport_get~88
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2430 top^oport_get~89
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2431 top^oport_get~90
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2432 top^oport_get~91
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2433 top^oport_get~92
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2434 top^oport_get~93
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2435 top^oport_get~94
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2436 top^oport_get~95
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2437 top^oport_get~96
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2438 top^oport_get~97
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2439 top^oport_get~98
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2440 top^oport_get~99
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2441 top^oport_get~100
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2442 top^oport_get~101
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2443 top^oport_get~102
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2444 top^oport_get~103
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2445 top^oport_get~104
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2446 top^oport_get~105
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2447 top^oport_get~106
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2448 top^oport_get~107
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2449 top^oport_get~108
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2450 top^oport_get~109
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2451 top^oport_get~110
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2452 top^oport_get~111
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2453 top^oport_get~112
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2454 top^oport_get~113
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2455 top^oport_get~114
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2456 top^oport_get~115
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2457 top^oport_get~116
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2458 top^oport_get~117
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2459 top^oport_get~118
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2460 top^oport_get~119
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2461 top^oport_get~120
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2462 top^oport_get~121
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2463 top^oport_get~122
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2464 top^oport_get~123
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2465 top^oport_get~124
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2466 top^oport_get~125
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2467 top^oport_get~126
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2468 top^oport_get~127
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2469 top^oport_get~128
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2470 top^oport_get~129
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2471 top^oport_get~130
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2472 top^oport_get~131
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2473 top^oport_get~132
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2474 top^oport_get~133
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2475 top^oport_get~134
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2476 top^oport_get~135
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2477 top^oport_get~136
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2478 top^oport_get~137
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2479 top^oport_get~138
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2480 top^oport_get~139
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2481 top^oport_get~140
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2482 top^oport_get~141
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2483 top^oport_get~142
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2484 top^oport_get~143
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2485 top^oport_get~144
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2486 top^oport_get~145
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2487 top^oport_get~146
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2488 top^oport_get~147
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2489 top^oport_get~148
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2490 top^oport_get~149
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2491 top^oport_get~150
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2492 top^oport_get~151
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^MULTI_PORT_MUX~1131^MUX_2~2493 top^oport_get~152
1 1

.names top.arSRLFIFO_c+fo.generic_fifo_sc_c+fifo_1^FF_NODE~1397 top^RDY_oport_get
1 1

.end


.model dual_port_ram
.inputs clk data2 data1 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] addr2[5] \
 addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] addr2[11] addr2[12] addr2[13] \
 addr2[14] addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] addr1[6] \
 addr1[7] addr1[8] addr1[9] addr1[10] addr1[11] addr1[12] addr1[13] addr1[14] \
 we2 we1
.outputs out2 out1
.blackbox
.end

