// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _do_convolution_HH_
#define _do_convolution_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct do_convolution : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > data_out_address0;
    sc_out< sc_logic > data_out_ce0;
    sc_out< sc_logic > data_out_we0;
    sc_out< sc_lv<32> > data_out_d0;
    sc_out< sc_lv<5> > data_in_address0;
    sc_out< sc_logic > data_in_ce0;
    sc_in< sc_lv<32> > data_in_q0;
    sc_out< sc_lv<5> > data_in_address1;
    sc_out< sc_logic > data_in_ce1;
    sc_in< sc_lv<32> > data_in_q1;
    sc_out< sc_lv<4> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<32> > kernel_q0;
    sc_out< sc_lv<4> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<32> > kernel_q1;


    // Module declarations
    do_convolution(sc_module_name name);
    SC_HAS_PROCESS(do_convolution);

    ~do_convolution();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_276;
    sc_signal< sc_lv<3> > y_assign_1_reg_287;
    sc_signal< sc_lv<3> > x_assign_1_reg_298;
    sc_signal< sc_lv<32> > reg_309;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_974;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > tmp_i4_mid2_reg_1015;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > reg_313;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_341_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_974_pp0_iter1_reg;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_347_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_978;
    sc_signal< sc_lv<3> > x_assign_1_mid2_fu_359_p3;
    sc_signal< sc_lv<3> > x_assign_1_mid2_reg_983;
    sc_signal< sc_lv<3> > tmp_mid2_fu_367_p3;
    sc_signal< sc_lv<3> > tmp_mid2_reg_989;
    sc_signal< sc_lv<6> > tmp_5_fu_399_p2;
    sc_signal< sc_lv<6> > tmp_5_reg_996;
    sc_signal< sc_lv<1> > tmp_i_mid2_fu_411_p3;
    sc_signal< sc_lv<1> > tmp_i_mid2_reg_1001;
    sc_signal< sc_lv<3> > tmp_2_2_mid2_fu_425_p3;
    sc_signal< sc_lv<3> > tmp_2_2_mid2_reg_1009;
    sc_signal< sc_lv<1> > tmp_i4_mid2_fu_439_p3;
    sc_signal< sc_lv<1> > tmp_i4_mid2_reg_1015_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_453_p1;
    sc_signal< sc_lv<6> > tmp_6_cast_reg_1023;
    sc_signal< sc_lv<6> > tmp_6_0_1_cast_fu_468_p1;
    sc_signal< sc_lv<6> > tmp_6_0_1_cast_reg_1034;
    sc_signal< sc_lv<6> > tmp_3_fu_503_p2;
    sc_signal< sc_lv<6> > tmp_3_reg_1045;
    sc_signal< sc_lv<1> > tmp_9_i_fu_509_p2;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1051;
    sc_signal< sc_lv<1> > or_cond1_i_fu_514_p2;
    sc_signal< sc_lv<1> > or_cond1_i_reg_1058;
    sc_signal< sc_lv<32> > window_0_0_1_3_fu_529_p3;
    sc_signal< sc_lv<32> > window_0_0_1_3_reg_1068;
    sc_signal< sc_lv<32> > window_0_1_1_4_fu_537_p3;
    sc_signal< sc_lv<32> > window_0_1_1_4_reg_1073;
    sc_signal< sc_lv<3> > x_fu_544_p2;
    sc_signal< sc_lv<3> > x_reg_1078;
    sc_signal< sc_lv<6> > tmp_6_0_2_cast_fu_549_p1;
    sc_signal< sc_lv<6> > tmp_6_0_2_cast_reg_1084;
    sc_signal< sc_lv<6> > tmp_6_fu_599_p2;
    sc_signal< sc_lv<6> > tmp_6_reg_1095;
    sc_signal< sc_lv<64> > tmp_12_cast_fu_608_p1;
    sc_signal< sc_lv<64> > tmp_12_cast_reg_1100;
    sc_signal< sc_lv<6> > tmp_11_fu_613_p2;
    sc_signal< sc_lv<6> > tmp_11_reg_1110;
    sc_signal< sc_lv<1> > tmp_1_i4_fu_618_p2;
    sc_signal< sc_lv<1> > tmp_1_i4_reg_1115;
    sc_signal< sc_lv<1> > p_i_fu_623_p2;
    sc_signal< sc_lv<1> > p_i_reg_1122;
    sc_signal< sc_lv<6> > tmp_14_fu_637_p2;
    sc_signal< sc_lv<6> > tmp_14_reg_1132;
    sc_signal< sc_lv<32> > window_0_2_1_5_fu_642_p3;
    sc_signal< sc_lv<32> > window_0_2_1_5_reg_1137;
    sc_signal< sc_lv<32> > window_1_0_1_6_fu_650_p3;
    sc_signal< sc_lv<32> > window_1_0_1_6_reg_1142;
    sc_signal< sc_lv<32> > tmp_7_i_fu_657_p2;
    sc_signal< sc_lv<32> > tmp_7_i_reg_1147;
    sc_signal< sc_lv<32> > tmp_7_0_1_i_fu_662_p2;
    sc_signal< sc_lv<32> > tmp_7_0_1_i_reg_1152;
    sc_signal< sc_lv<32> > window_1_1_reg_1167;
    sc_signal< sc_lv<32> > window_1_2_1_7_fu_688_p3;
    sc_signal< sc_lv<32> > window_1_2_1_7_reg_1172;
    sc_signal< sc_lv<32> > result_2_0_1_i_fu_706_p3;
    sc_signal< sc_lv<32> > result_2_0_1_i_reg_1177;
    sc_signal< sc_lv<32> > tmp_7_0_2_i_fu_713_p2;
    sc_signal< sc_lv<32> > tmp_7_0_2_i_reg_1183;
    sc_signal< sc_lv<32> > tmp_7_1_i_fu_718_p2;
    sc_signal< sc_lv<32> > tmp_7_1_i_reg_1188;
    sc_signal< sc_lv<1> > or_cond1_i1_fu_738_p2;
    sc_signal< sc_lv<1> > or_cond1_i1_reg_1198;
    sc_signal< sc_lv<32> > window_2_0_1_8_fu_742_p3;
    sc_signal< sc_lv<32> > window_2_0_1_8_reg_1203;
    sc_signal< sc_lv<32> > window_2_1_1_9_fu_750_p3;
    sc_signal< sc_lv<32> > window_2_1_1_9_reg_1208;
    sc_signal< sc_lv<32> > result_2_0_2_i_fu_761_p3;
    sc_signal< sc_lv<32> > result_2_0_2_i_reg_1213;
    sc_signal< sc_lv<32> > tmp_7_1_1_i_fu_767_p2;
    sc_signal< sc_lv<32> > tmp_7_1_1_i_reg_1219;
    sc_signal< sc_lv<32> > tmp_7_1_2_i_fu_772_p2;
    sc_signal< sc_lv<32> > tmp_7_1_2_i_reg_1224;
    sc_signal< sc_lv<1> > p_i1_fu_790_p2;
    sc_signal< sc_lv<1> > p_i1_reg_1229;
    sc_signal< sc_lv<32> > window_2_2_1_10_fu_794_p3;
    sc_signal< sc_lv<32> > window_2_2_1_10_reg_1234;
    sc_signal< sc_lv<32> > result_2_1_2_i_fu_822_p3;
    sc_signal< sc_lv<32> > result_2_1_2_i_reg_1239;
    sc_signal< sc_lv<32> > tmp_7_2_i_fu_829_p2;
    sc_signal< sc_lv<32> > tmp_7_2_i_reg_1246;
    sc_signal< sc_lv<32> > tmp_7_2_1_i_fu_834_p2;
    sc_signal< sc_lv<32> > tmp_7_2_1_i_reg_1251;
    sc_signal< sc_lv<32> > result_2_2_1_i_fu_859_p3;
    sc_signal< sc_lv<32> > result_2_2_1_i_reg_1256;
    sc_signal< sc_lv<32> > tmp_7_2_2_i_fu_865_p2;
    sc_signal< sc_lv<32> > tmp_7_2_2_i_reg_1262;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten_phi_fu_280_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_y_assign_1_phi_fu_291_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_x_assign_1_phi_fu_302_p4;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_463_p1;
    sc_signal< sc_lv<64> > tmp_13_cast_fu_478_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_524_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_558_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_632_p1;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_680_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_14_cast_fu_684_p1;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_734_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > window_0_0_1_fu_74;
    sc_signal< sc_lv<32> > window_0_1_1_fu_78;
    sc_signal< sc_lv<32> > window_0_2_1_fu_82;
    sc_signal< sc_lv<32> > window_1_0_1_fu_86;
    sc_signal< sc_lv<32> > window_1_2_1_fu_90;
    sc_signal< sc_lv<32> > window_2_0_1_fu_94;
    sc_signal< sc_lv<32> > window_2_1_1_fu_98;
    sc_signal< sc_lv<32> > window_2_2_1_fu_102;
    sc_signal< sc_lv<3> > y_fu_329_p2;
    sc_signal< sc_lv<1> > exitcond_fu_353_p2;
    sc_signal< sc_lv<3> > y_assign_fu_317_p2;
    sc_signal< sc_lv<3> > tmp_4_mid2_v_fu_375_p3;
    sc_signal< sc_lv<5> > tmp_4_fu_387_p3;
    sc_signal< sc_lv<6> > p_shl1_cast_fu_395_p1;
    sc_signal< sc_lv<6> > tmp_4_mid2_cast_fu_383_p1;
    sc_signal< sc_lv<1> > tmp_i_mid1_fu_405_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_323_p2;
    sc_signal< sc_lv<3> > y_assign_2_mid1_fu_419_p2;
    sc_signal< sc_lv<1> > tmp_i4_mid1_fu_433_p2;
    sc_signal< sc_lv<1> > tmp_i4_fu_335_p2;
    sc_signal< sc_lv<3> > x_assign_fu_447_p2;
    sc_signal< sc_lv<6> > tmp_9_fu_457_p2;
    sc_signal< sc_lv<6> > tmp_10_fu_472_p2;
    sc_signal< sc_lv<5> > tmp_fu_492_p3;
    sc_signal< sc_lv<6> > p_shl2_cast_fu_499_p1;
    sc_signal< sc_lv<6> > tmp_mid2_cast_fu_489_p1;
    sc_signal< sc_lv<6> > tmp_s_fu_519_p2;
    sc_signal< sc_lv<6> > tmp_12_fu_553_p2;
    sc_signal< sc_lv<5> > tmp_1_fu_582_p3;
    sc_signal< sc_lv<6> > p_shl_cast_fu_589_p1;
    sc_signal< sc_lv<6> > tmp_2_2_mid2_cast_fu_579_p1;
    sc_signal< sc_lv<6> > tmp_8_fu_593_p2;
    sc_signal< sc_lv<6> > tmp_7_fu_604_p2;
    sc_signal< sc_lv<6> > tmp_13_fu_628_p2;
    sc_signal< sc_lv<32> > result_2_i_fu_695_p3;
    sc_signal< sc_lv<32> > result_3_0_1_i_fu_701_p2;
    sc_signal< sc_lv<32> > result_3_0_2_i_fu_757_p2;
    sc_signal< sc_lv<32> > result_3_1_i_fu_802_p2;
    sc_signal< sc_lv<32> > result_2_1_i_fu_806_p3;
    sc_signal< sc_lv<32> > result_3_1_1_i_fu_812_p2;
    sc_signal< sc_lv<32> > result_3_1_2_i_fu_817_p2;
    sc_signal< sc_lv<32> > result_3_2_i_fu_844_p2;
    sc_signal< sc_lv<32> > result_2_2_i_fu_848_p3;
    sc_signal< sc_lv<32> > result_3_2_1_i_fu_854_p2;
    sc_signal< sc_lv<32> > result_3_2_2_i_fu_870_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_280_p4();
    void thread_ap_phi_mux_x_assign_1_phi_fu_302_p4();
    void thread_ap_phi_mux_y_assign_1_phi_fu_291_p4();
    void thread_ap_ready();
    void thread_data_in_address0();
    void thread_data_in_address1();
    void thread_data_in_ce0();
    void thread_data_in_ce1();
    void thread_data_out_address0();
    void thread_data_out_ce0();
    void thread_data_out_d0();
    void thread_data_out_we0();
    void thread_exitcond_flatten_fu_341_p2();
    void thread_exitcond_fu_353_p2();
    void thread_indvar_flatten_next_fu_347_p2();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_or_cond1_i1_fu_738_p2();
    void thread_or_cond1_i_fu_514_p2();
    void thread_p_i1_fu_790_p2();
    void thread_p_i_fu_623_p2();
    void thread_p_shl1_cast_fu_395_p1();
    void thread_p_shl2_cast_fu_499_p1();
    void thread_p_shl_cast_fu_589_p1();
    void thread_result_2_0_1_i_fu_706_p3();
    void thread_result_2_0_2_i_fu_761_p3();
    void thread_result_2_1_2_i_fu_822_p3();
    void thread_result_2_1_i_fu_806_p3();
    void thread_result_2_2_1_i_fu_859_p3();
    void thread_result_2_2_i_fu_848_p3();
    void thread_result_2_i_fu_695_p3();
    void thread_result_3_0_1_i_fu_701_p2();
    void thread_result_3_0_2_i_fu_757_p2();
    void thread_result_3_1_1_i_fu_812_p2();
    void thread_result_3_1_2_i_fu_817_p2();
    void thread_result_3_1_i_fu_802_p2();
    void thread_result_3_2_1_i_fu_854_p2();
    void thread_result_3_2_2_i_fu_870_p2();
    void thread_result_3_2_i_fu_844_p2();
    void thread_tmp_10_cast_fu_524_p1();
    void thread_tmp_10_fu_472_p2();
    void thread_tmp_11_cast_fu_680_p1();
    void thread_tmp_11_fu_613_p2();
    void thread_tmp_12_cast_fu_608_p1();
    void thread_tmp_12_fu_553_p2();
    void thread_tmp_13_cast_fu_478_p1();
    void thread_tmp_13_fu_628_p2();
    void thread_tmp_14_cast_fu_684_p1();
    void thread_tmp_14_fu_637_p2();
    void thread_tmp_15_cast_fu_558_p1();
    void thread_tmp_16_cast_fu_632_p1();
    void thread_tmp_17_cast_fu_734_p1();
    void thread_tmp_1_fu_582_p3();
    void thread_tmp_1_i4_fu_618_p2();
    void thread_tmp_2_2_mid2_cast_fu_579_p1();
    void thread_tmp_2_2_mid2_fu_425_p3();
    void thread_tmp_3_fu_503_p2();
    void thread_tmp_4_fu_387_p3();
    void thread_tmp_4_mid2_cast_fu_383_p1();
    void thread_tmp_4_mid2_v_fu_375_p3();
    void thread_tmp_5_fu_399_p2();
    void thread_tmp_6_0_1_cast_fu_468_p1();
    void thread_tmp_6_0_2_cast_fu_549_p1();
    void thread_tmp_6_cast_fu_453_p1();
    void thread_tmp_6_fu_599_p2();
    void thread_tmp_7_0_1_i_fu_662_p2();
    void thread_tmp_7_0_2_i_fu_713_p2();
    void thread_tmp_7_1_1_i_fu_767_p2();
    void thread_tmp_7_1_2_i_fu_772_p2();
    void thread_tmp_7_1_i_fu_718_p2();
    void thread_tmp_7_2_1_i_fu_834_p2();
    void thread_tmp_7_2_2_i_fu_865_p2();
    void thread_tmp_7_2_i_fu_829_p2();
    void thread_tmp_7_fu_604_p2();
    void thread_tmp_7_i_fu_657_p2();
    void thread_tmp_8_fu_593_p2();
    void thread_tmp_9_cast_fu_463_p1();
    void thread_tmp_9_fu_457_p2();
    void thread_tmp_9_i_fu_509_p2();
    void thread_tmp_fu_492_p3();
    void thread_tmp_i4_fu_335_p2();
    void thread_tmp_i4_mid1_fu_433_p2();
    void thread_tmp_i4_mid2_fu_439_p3();
    void thread_tmp_i_fu_323_p2();
    void thread_tmp_i_mid1_fu_405_p2();
    void thread_tmp_i_mid2_fu_411_p3();
    void thread_tmp_mid2_cast_fu_489_p1();
    void thread_tmp_mid2_fu_367_p3();
    void thread_tmp_s_fu_519_p2();
    void thread_window_0_0_1_3_fu_529_p3();
    void thread_window_0_1_1_4_fu_537_p3();
    void thread_window_0_2_1_5_fu_642_p3();
    void thread_window_1_0_1_6_fu_650_p3();
    void thread_window_1_2_1_7_fu_688_p3();
    void thread_window_2_0_1_8_fu_742_p3();
    void thread_window_2_1_1_9_fu_750_p3();
    void thread_window_2_2_1_10_fu_794_p3();
    void thread_x_assign_1_mid2_fu_359_p3();
    void thread_x_assign_fu_447_p2();
    void thread_x_fu_544_p2();
    void thread_y_assign_2_mid1_fu_419_p2();
    void thread_y_assign_fu_317_p2();
    void thread_y_fu_329_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
