{"sha": "fda5d5e6e040d23e7e751a491097090b8f5ff58a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmRhNWQ1ZTZlMDQwZDIzZTdlNzUxYTQ5MTA5NzA5MGI4ZjVmZjU4YQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2018-10-20T20:41:10Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2018-10-20T20:41:10Z"}, "message": "i386: Enable AVX512 memory broadcast for FP div\n\nMany AVX512 vector operations can broadcast from a scalar memory source.\nThis patch enables memory broadcast for FP div operations.\n\ngcc/\n\n\tPR target/72782\n\t* config/i386/sse.md (*<avx512>_div<mode>3<mask_name>_bcst): New.\n\ngcc/testsuite/\n\n\tPR target/72782\n\t* gcc.target/i386/avx512f-div-df-zmm-1.c: New test.\n\t* gcc.target/i386/avx512f-div-sf-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-div-sf-zmm-2.c: Likewise.\n\t* gcc.target/i386/avx512f-div-sf-zmm-3.c: Likewise.\n\t* gcc.target/i386/avx512f-div-sf-zmm-4.c: Likewise.\n\t* gcc.target/i386/avx512f-div-sf-zmm-5.c: Likewise.\n\t* gcc.target/i386/avx512vl-div-sf-xmm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-div-sf-ymm-1.c: Likewise.\n\nFrom-SVN: r265345", "tree": {"sha": "f21739a7d53f96d5b4ff0024e083bdc602a49375", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f21739a7d53f96d5b4ff0024e083bdc602a49375"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fda5d5e6e040d23e7e751a491097090b8f5ff58a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fda5d5e6e040d23e7e751a491097090b8f5ff58a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fda5d5e6e040d23e7e751a491097090b8f5ff58a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fda5d5e6e040d23e7e751a491097090b8f5ff58a/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f65c0c735ee8abb8669193571a491fb407bac11d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f65c0c735ee8abb8669193571a491fb407bac11d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f65c0c735ee8abb8669193571a491fb407bac11d"}], "stats": {"total": 125, "additions": 125, "deletions": 0}, "files": [{"sha": "d5b092b526e5feec0b4bb1f12379984ad8792cff", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -1,3 +1,8 @@\n+2018-10-20  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* config/i386/sse.md (*<avx512>_div<mode>3<mask_name>_bcst): New.\n+\n 2018-10-20  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR middle-end/87647"}, {"sha": "1b41aa5088bc62bb9418c70d55d3ec1a97871df4", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -1812,6 +1812,18 @@\n    (set_attr \"prefix\" \"<mask_prefix3>\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n+(define_insn \"*<avx512>_div<mode>3<mask_name>_bcst\"\n+  [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=v\")\n+\t(div:VF_AVX512\n+\t  (match_operand:VF_AVX512 1 \"register_operand\" \"v\")\n+\t  (vec_duplicate:VF_AVX512\n+\t     (match_operand:<ssescalarmode> 2 \"memory_operand\" \"m\"))))]\n+  \"TARGET_AVX512F && <mask_mode512bit_condition>\"\n+  \"vdiv<ssemodesuffix>\\t{%2<avx512bcst>, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2<<avx512bcst>>}\"\n+  [(set_attr \"prefix\" \"evex\")\n+    (set_attr \"type\" \"ssediv\")\n+   (set_attr \"mode\" \"<MODE>\")])\n+\n (define_insn \"<sse>_rcp<mode>2\"\n   [(set (match_operand:VF1_128_256 0 \"register_operand\" \"=x\")\n \t(unspec:VF1_128_256"}, {"sha": "82a722ea949b87ebb2a0563339c63868e6d3e303", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -1,3 +1,15 @@\n+2018-10-20  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* gcc.target/i386/avx512f-div-df-zmm-1.c: New test.\n+\t* gcc.target/i386/avx512f-div-sf-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-div-sf-zmm-2.c: Likewise.\n+\t* gcc.target/i386/avx512f-div-sf-zmm-3.c: Likewise.\n+\t* gcc.target/i386/avx512f-div-sf-zmm-4.c: Likewise.\n+\t* gcc.target/i386/avx512f-div-sf-zmm-5.c: Likewise.\n+\t* gcc.target/i386/avx512vl-div-sf-xmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-div-sf-ymm-1.c: Likewise.\n+\n 2018-10-20  Marek Polacek  <polacek@redhat.com>\n \n \t* g++.dg/*.C: Use target c++17 instead of explicit dg-options."}, {"sha": "7c40112bbcce14560af651ed641655132e390946", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-df-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-df-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-df-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-df-zmm-1.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vdivpd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastsd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512d\n+#define vec 512\n+#define op div\n+#define suffix pd\n+#define SCALAR double\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "b131929eebad8cfc7745e53c6e61f16b58f7b849", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-sf-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-1.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "373e3c63c0368f96ace0cef1b90da2e75818161c", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-sf-zmm-2.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-2.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-2.h\""}, {"sha": "84e78198175a691e3df5db3399ebf166ee1cd953", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-sf-zmm-3.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-3.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-3.h\""}, {"sha": "44a34566a938648daeabc7d4a1f48cefeb3859c9", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-sf-zmm-4.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-4.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[ \\\\t\\]+%zmm\\[0-9\\]+, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-4.h\""}, {"sha": "81cf6b293d2a530ea5c0c8531bacc02cedf6e3a6", "filename": "gcc/testsuite/gcc.target/i386/avx512f-div-sf-zmm-5.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-div-sf-zmm-5.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-6.h\""}, {"sha": "c7fb7a733ae6373f4ac2be7aeff06212c8823697", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-div-sf-xmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-xmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-xmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-xmm-1.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %xmm\\[0-9\\]+, %xmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%xmm\\[0-9\\]+\" } } */\n+\n+#define type __m128\n+#define vec\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "536bc917abc3d5f749e4c7741e125d6ef21ed6cc", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-div-sf-ymm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-ymm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fda5d5e6e040d23e7e751a491097090b8f5ff58a/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-ymm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-div-sf-ymm-1.c?ref=fda5d5e6e040d23e7e751a491097090b8f5ff58a", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vdivps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %ymm\\[0-9\\]+, %ymm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%ymm\\[0-9\\]+\" } } */\n+\n+#define type __m256\n+#define vec 256\n+#define op div\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}]}