Analysis & Synthesis report for VGA
Wed Oct 08 21:20:22 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component
  7. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated
  8. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p
  9. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p
 10. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram
 11. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 12. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 13. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 14. Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 15. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 16. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 17. Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 18. Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 19. Parameter Settings for User Entity Instance: Top-level Entity: |top_level
 20. Parameter Settings for User Entity Instance: adc_pll:adc_pll_u|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: i2c_pll:i2c_pll_u|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: mic_load:u_mic_load
 23. Parameter Settings for User Entity Instance: decimate:u_decim
 24. Parameter Settings for User Entity Instance: decimate:u_decim|low_pass_conv:u_decimation_filter
 25. Parameter Settings for User Entity Instance: snr_calculator:u_snr
 26. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator
 27. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft
 28. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component
 29. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window
 30. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst
 31. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1
 32. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1
 33. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB1
 34. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2
 35. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB2
 36. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Twiddle:TW
 37. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU
 38. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2
 39. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Butterfly:BF1
 40. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB1
 41. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Butterfly:BF2
 42. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB2
 43. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Twiddle:TW
 44. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Multiply:MU
 45. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3
 46. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Butterfly:BF1
 47. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB1
 48. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Butterfly:BF2
 49. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB2
 50. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Twiddle:TW
 51. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Multiply:MU
 52. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4
 53. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Butterfly:BF1
 54. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB1
 55. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Butterfly:BF2
 56. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB2
 57. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Twiddle:TW
 58. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Multiply:MU
 59. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5
 60. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Butterfly:BF1
 61. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB1
 62. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Butterfly:BF2
 63. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB2
 64. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Twiddle:TW
 65. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Multiply:MU
 66. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_mag_sq:u_mag_spec
 67. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux
 68. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low
 69. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_mid
 70. Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_high
 71. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll
 72. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
 73. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0
 74. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 75. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller
 76. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001
 79. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller_001"
 82. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 83. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller"
 84. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 85. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"
 86. Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll"
 87. Port Connectivity Checks: "vga:u_vga|vga_face:vga_face_0"
 88. Port Connectivity Checks: "vga:u_vga"
 89. Port Connectivity Checks: "display:u_snr_display"
 90. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_high"
 91. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_mid"
 92. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"
 93. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"
 94. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_mag_sq:u_mag_spec"
 95. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Multiply:MU"
 96. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Twiddle:TW"
 97. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Twiddle:TW"
 98. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Twiddle:TW"
 99. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Twiddle:TW"
100. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Twiddle:TW"
101. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst"
102. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window"
103. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo"
104. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"
105. Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator"
106. Port Connectivity Checks: "snr_calculator:u_snr"
107. Port Connectivity Checks: "decimate:u_decim|low_pass_conv:u_decimation_filter"
108. Port Connectivity Checks: "decimate:u_decim"
109. Port Connectivity Checks: "set_audio_encoder:set_codec_de2_115|i2c_master:u1"
110. Port Connectivity Checks: "i2c_pll:i2c_pll_u"
111. Port Connectivity Checks: "adc_pll:adc_pll_u"
112. Analysis & Synthesis Messages
113. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Oct 08 21:20:22 2025           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; VGA                                         ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; VGA                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga                                            ; vga.qsys        ;
; Altera ; altera_reset_controller ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller     ; vga.qsys        ;
; Altera ; altera_reset_controller ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller_001 ; vga.qsys        ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_level ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DE1_SOC        ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_pll:adc_pll_u|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=adc_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1152                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 3125                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; adc_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_pll:i2c_pll_u|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=i2c_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 2500                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; i2c_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mic_load:u_mic_load ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimate:u_decim ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; W               ; 16    ; Signed Integer                      ;
; DECIMATE_FACTOR ; 4     ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decimate:u_decim|low_pass_conv:u_decimation_filter ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                         ;
; W_FRAC         ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snr_calculator:u_snr ;
+------------------+-------+----------------------------------------+
; Parameter Name   ; Value ; Type                                   ;
+------------------+-------+----------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                         ;
; SNR_WIDTH        ; 8     ; Signed Integer                         ;
; SIG_SHIFT        ; 6     ; Signed Integer                         ;
; NOISE_SHIFT      ; 12    ; Signed Integer                         ;
; DISP_SCALE_SHIFT ; 0     ; Signed Integer                         ;
; BPM_WIDTH        ; 16    ; Signed Integer                         ;
; BPM_MAX          ; 200   ; Signed Integer                         ;
+------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                              ;
; NSamples       ; 1024  ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                              ;
; NSamples       ; 1024  ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                  ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                  ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_t4k1  ; Untyped                                                                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window ;
+------------------+-------------------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value             ; Type                                                                          ;
+------------------+-------------------+-------------------------------------------------------------------------------+
; W                ; 16                ; Signed Integer                                                                ;
; N                ; 1024              ; Signed Integer                                                                ;
; FRAC             ; 15                ; Signed Integer                                                                ;
; COEFF_FILE       ; hanning_coeff.mem ; String                                                                        ;
; OUT_WIDE         ; 1                 ; Unsigned Binary                                                               ;
; MAX_SAMPLE_INDEX ; 9                 ; Signed Integer                                                                ;
+------------------+-------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                       ;
; M              ; 1024  ; Signed Integer                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 512   ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 256   ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Twiddle:TW ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                       ;
; M              ; 256   ; Signed Integer                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Butterfly:BF1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 128   ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Butterfly:BF2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 64    ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Twiddle:TW ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Multiply:MU ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                       ;
; M              ; 64    ; Signed Integer                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Butterfly:BF1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 32    ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Butterfly:BF2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Twiddle:TW ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Multiply:MU ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                       ;
; M              ; 16    ; Signed Integer                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Butterfly:BF1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Butterfly:BF2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Twiddle:TW ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Multiply:MU ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                       ;
; M              ; 4     ; Signed Integer                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Butterfly:BF1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Butterfly:BF2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; RH             ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DEPTH          ; 1     ; Signed Integer                                                                                       ;
; WIDTH          ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Twiddle:TW ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Multiply:MU ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|fft_mag_sq:u_mag_spec ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux ;
+-----------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------------+
; N                     ; 1024  ; Signed Integer                                                                     ;
; W                     ; 64    ; Signed Integer                                                                     ;
; BIN_LENGTH            ; 10    ; Signed Integer                                                                     ;
; MAX_FLUX_LENGTH       ; 70    ; Signed Integer                                                                     ;
; PREV_FRAMES_SPEC_FLUX ; 32    ; Signed Integer                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; N                ; 32    ; Signed Integer                                                                       ;
; W                ; 70    ; Signed Integer                                                                       ;
; MIN_BPM          ; 40    ; Signed Integer                                                                       ;
; MAX_BPM          ; 240   ; Signed Integer                                                                       ;
; LOWER_LAG        ; 2400  ; Signed Integer                                                                       ;
; UPPER_LAG        ; 12000 ; Signed Integer                                                                       ;
; LAG_RANGE        ; 9601  ; Signed Integer                                                                       ;
; LAG_WIDTH        ; 14    ; Signed Integer                                                                       ;
; SAMPLE_RATE      ; 12000 ; Signed Integer                                                                       ;
; FRAME_SIZE       ; 1024  ; Signed Integer                                                                       ;
; STRIDE           ; 1     ; Signed Integer                                                                       ;
; CORR_W           ; 18    ; Signed Integer                                                                       ;
; REFINE_FRAC_BITS ; 3     ; Signed Integer                                                                       ;
; SMOOTH_SHIFT     ; 3     ; Signed Integer                                                                       ;
; LOCK_PCT_SHIFT   ; 5     ; Signed Integer                                                                       ;
; SLEW_MAX_BPM     ; 4     ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_mid ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; N                ; 32    ; Signed Integer                                                                       ;
; W                ; 70    ; Signed Integer                                                                       ;
; MIN_BPM          ; 40    ; Signed Integer                                                                       ;
; MAX_BPM          ; 240   ; Signed Integer                                                                       ;
; LOWER_LAG        ; 2400  ; Signed Integer                                                                       ;
; UPPER_LAG        ; 12000 ; Signed Integer                                                                       ;
; LAG_RANGE        ; 9601  ; Signed Integer                                                                       ;
; LAG_WIDTH        ; 14    ; Signed Integer                                                                       ;
; SAMPLE_RATE      ; 12000 ; Signed Integer                                                                       ;
; FRAME_SIZE       ; 1024  ; Signed Integer                                                                       ;
; STRIDE           ; 1     ; Signed Integer                                                                       ;
; CORR_W           ; 18    ; Signed Integer                                                                       ;
; REFINE_FRAC_BITS ; 3     ; Signed Integer                                                                       ;
; SMOOTH_SHIFT     ; 3     ; Signed Integer                                                                       ;
; LOCK_PCT_SHIFT   ; 5     ; Signed Integer                                                                       ;
; SLEW_MAX_BPM     ; 4     ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_high ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; N                ; 32    ; Signed Integer                                                                        ;
; W                ; 70    ; Signed Integer                                                                        ;
; MIN_BPM          ; 40    ; Signed Integer                                                                        ;
; MAX_BPM          ; 240   ; Signed Integer                                                                        ;
; LOWER_LAG        ; 2400  ; Signed Integer                                                                        ;
; UPPER_LAG        ; 12000 ; Signed Integer                                                                        ;
; LAG_RANGE        ; 9601  ; Signed Integer                                                                        ;
; LAG_WIDTH        ; 14    ; Signed Integer                                                                        ;
; SAMPLE_RATE      ; 12000 ; Signed Integer                                                                        ;
; FRAME_SIZE       ; 1024  ; Signed Integer                                                                        ;
; STRIDE           ; 1     ; Signed Integer                                                                        ;
; CORR_W           ; 18    ; Signed Integer                                                                        ;
; REFINE_FRAC_BITS ; 3     ; Signed Integer                                                                        ;
; SMOOTH_SHIFT     ; 3     ; Signed Integer                                                                        ;
; LOCK_PCT_SHIFT   ; 5     ; Signed Integer                                                                        ;
; SLEW_MAX_BPM     ; 4     ; Signed Integer                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll ;
+----------------+------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                            ;
+----------------+------------+---------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                  ;
; OUTCLK0_DIV    ; 2          ; Signed Integer                                                                  ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                  ;
; OUTCLK1_DIV    ; 2          ; Signed Integer                                                                  ;
; OUTCLK2_MULT   ; 2          ; Signed Integer                                                                  ;
; OUTCLK2_DIV    ; 3          ; Signed Integer                                                                  ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                  ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                          ;
+----------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                      ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                   ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                   ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                            ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                            ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                   ;
; M                             ; 0                 ; Untyped                                                                                   ;
; N                             ; 1                 ; Untyped                                                                                   ;
; M2                            ; 1                 ; Untyped                                                                                   ;
; N2                            ; 1                 ; Untyped                                                                                   ;
; SS                            ; 1                 ; Untyped                                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; CBXI_PARAMETER                ; altpll_8fb2       ; Untyped                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                            ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                              ;
+-------------------------+------------+-------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                    ;
; DW                      ; 29         ; Signed Integer                                                    ;
; R_UI                    ; 29         ; Signed Integer                                                    ;
; R_LI                    ; 22         ; Signed Integer                                                    ;
; G_UI                    ; 19         ; Signed Integer                                                    ;
; G_LI                    ; 12         ; Signed Integer                                                    ;
; B_UI                    ; 9          ; Signed Integer                                                    ;
; B_LI                    ; 2          ; Signed Integer                                                    ;
; H_ACTIVE                ; 640        ; Signed Integer                                                    ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                    ;
; H_SYNC                  ; 96         ; Signed Integer                                                    ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                    ;
; H_TOTAL                 ; 800        ; Signed Integer                                                    ;
; V_ACTIVE                ; 480        ; Signed Integer                                                    ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                    ;
; V_SYNC                  ; 2          ; Signed Integer                                                    ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                    ;
; V_TOTAL                 ; 525        ; Signed Integer                                                    ;
; LW                      ; 10         ; Signed Integer                                                    ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                   ;
; PW                      ; 10         ; Signed Integer                                                    ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                   ;
+-------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                           ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                 ;
; PW                      ; 10         ; Signed Integer                                                                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                ;
; LW                      ; 10         ; Signed Integer                                                                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll" ;
+---------+--------+----------+----------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                        ;
+---------+--------+----------+----------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                         ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                         ;
+---------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_face:vga_face_0"                                                                                                                            ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; final_bpm_estimate ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; switch             ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga"                                                                    ;
+--------------------+---------+------------------+--------------------------------------------------------+
; Port               ; Type    ; Severity         ; Details                                                ;
+--------------------+---------+------------------+--------------------------------------------------------+
; final_bpm_estimate ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; switch             ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; reset_reset_n      ; Input   ; Info             ; Stuck at VCC                                           ;
+--------------------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:u_snr_display"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; value[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; display2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_high"                                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flux_in   ; Input  ; Warning  ; Input port expression (74 bits) is wider than the input port (70 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bpm_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_mid"                                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flux_in   ; Input  ; Warning  ; Input port expression (74 bits) is wider than the input port (70 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bpm_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"                                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flux_in   ; Input  ; Warning  ; Input port expression (74 bits) is wider than the input port (70 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bpm_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"                                                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flux_value ; Output ; Warning  ; Output or bidir port (70 bits) is smaller than the port expression (74 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; flux_low   ; Output ; Warning  ; Output or bidir port (70 bits) is smaller than the port expression (74 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; flux_mid   ; Output ; Warning  ; Output or bidir port (70 bits) is smaller than the port expression (74 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; flux_high  ; Output ; Warning  ; Output or bidir port (70 bits) is smaller than the port expression (74 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; flux_accum ; Output ; Warning  ; Output or bidir port (70 bits) is wider than the port expression (43 bits) it drives; bit(s) "flux_accum[69..43]" have no fanouts                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_mag_sq:u_mag_spec"                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_real ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "fft_real[63..32]" will be connected to GND. ;
; fft_imag ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "fft_imag[63..32]" will be connected to GND. ;
; mag_sq   ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (64 bits) it drives; bit(s) "mag_sq[127..64]" have no fanouts                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Multiply:MU"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m_re ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_im ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|Twiddle:TW"                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tw_re ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; tw_im ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|Twiddle:TW"                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tw_re ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; tw_im ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|Twiddle:TW"                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tw_re ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; tw_im ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|Twiddle:TW"                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tw_re ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; tw_im ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Twiddle:TW"                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tw_re ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; tw_im ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; di_im ; Input ; Info     ; Stuck at GND                                          ;
+-------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window"                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_in_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; frame_done      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo"  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_input_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; audio_input_data  ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "audio_input_data[16..16]" will be connected to GND. ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bpm_estimator_top_level:u_bpm_estimator"                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; beat_pulse        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; beat_strength     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
; beat_strength[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; fft_input         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; windowed_sample   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; fft_real_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; mag_sq            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; flux_value        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; mag_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; fft_input_valid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snr_calculator:u_snr"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; audio_input_ready ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; signal_rms        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; noise_rms         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; output_ready      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bpm_in            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bpm_valid_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bpm_out           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; bpm_valid_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; snr_db_delta      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimate:u_decim|low_pass_conv:u_decimation_filter"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; x_data[15..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y_data[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimate:u_decim"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; x_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "set_audio_encoder:set_codec_de2_115|i2c_master:u1"                                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; read_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_pll:i2c_pll_u"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_pll:adc_pll_u"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 08 21:19:56 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "vga.qsys"
Info (12250): 2025.10.08.21:20:10 Progress: Loading Rory2/vga.qsys
Info (12250): 2025.10.08.21:20:11 Progress: Reading input file
Info (12250): 2025.10.08.21:20:11 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2025.10.08.21:20:11 Progress: Parameterizing module clk_0
Info (12250): 2025.10.08.21:20:11 Progress: Adding vga_face_0 [vga_face 1.0]
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing module vga_face_0
Info (12250): 2025.10.08.21:20:12 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing module video_pll_0
Info (12250): 2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_0
Info (12250): 2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_1 [altera_up_avalon_video_rgb_resampler 18.0]
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_1
Info (12250): 2025.10.08.21:20:12 Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing module video_vga_controller_0
Info (12250): 2025.10.08.21:20:12 Progress: Building connections
Info (12250): 2025.10.08.21:20:12 Progress: Parameterizing connections
Info (12250): 2025.10.08.21:20:12 Progress: Validating
Info (12250): 2025.10.08.21:20:13 Progress: Done reading input file
Info (12250): Vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Vga: Generating vga "vga" for QUARTUS_SYNTH
Info (12250): Vga_face_0: "vga" instantiated vga_face "vga_face_0"
Info (12250): Video_pll_0: "vga" instantiated altera_up_avalon_video_pll "video_pll_0"
Info (12250): Video_vga_controller_0: Starting Generation of VGA Controller
Info (12250): Video_vga_controller_0: "vga" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info (12250): Rst_controller: "vga" instantiated altera_reset_controller "rst_controller"
Info (12250): Video_pll: "video_pll_0" instantiated altera_up_altpll "video_pll"
Info (12250): Reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Vga: Done "vga" with 7 modules, 10 files
Info (12249): Finished elaborating Platform Designer system entity "vga.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file twiddle.sv
    Info (12023): Found entity 1: Twiddle File: C:/Users/penel/OneDrive/Desktop/Rory2/Twiddle.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file spectral_flux.sv
    Info (12023): Found entity 1: spectral_flux File: C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file snr_calc.sv
    Info (12023): Found entity 1: snr_calculator File: C:/Users/penel/OneDrive/Desktop/Rory2/snr_calc.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/penel/OneDrive/Desktop/Rory2/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file set_audio_encoder.sv
    Info (12023): Found entity 1: set_audio_encoder File: C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdfunit.sv
    Info (12023): Found entity 1: SdfUnit File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file multiply.sv
    Info (12023): Found entity 1: Multiply File: C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mic_load.sv
    Info (12023): Found entity 1: mic_load File: C:/Users/penel/OneDrive/Desktop/Rory2/mic_load.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_conv.sv
    Info (12023): Found entity 1: low_pass_conv File: C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2c_pll.v
    Info (12023): Found entity 1: i2c_pll File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master.sv
    Info (12023): Found entity 1: i2c_master File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hanning_window.sv
    Info (12023): Found entity 1: hanning_window File: C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fft_mag_sq.sv
    Info (12023): Found entity 1: fft_mag_sq File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_mag_sq.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fft_input_butter.sv
    Info (12023): Found entity 1: fft_input_buffer File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft.sv
    Info (12023): Found entity 1: FFT File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delaybuffer.sv
    Info (12023): Found entity 1: DelayBuffer File: C:/Users/penel/OneDrive/Desktop/Rory2/DelayBuffer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file decimator.sv
    Info (12023): Found entity 1: decimate File: C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file butterfly.sv
    Info (12023): Found entity 1: Butterfly File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 4
Warning (10275): Verilog HDL Module Instantiation warning at bpm_estimator_top_level.sv(57): ignored dangling comma in List of Port Connections File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file bpm_estimator_top_level.sv
    Info (12023): Found entity 1: bpm_estimator_top_level File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file autocorrelation.sv
    Info (12023): Found entity 1: autocorrelation File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_pll.v
    Info (12023): Found entity 1: adc_pll File: C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_video_vga_controller_0 File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v
    Info (12023): Found entity 1: vga_video_pll_0 File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/penel/OneDrive/Desktop/Rory2/vga_face.sv Line: 1
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_reset_controller.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_altpll.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_altpll.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_face.sv" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_face.sv
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_pll_0.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_video_pll_0.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_vga_controller_0.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_video_vga_controller_0.v
Info (15248): File "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/vga.v" is a duplicate of already analyzed file "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/vga/vga.v
Warning (10236): Verilog HDL Implicit Net warning at fft_input_butter.sv(43): created implicit net for "audio_clk_rising" File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 43
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "adc_pll" for hierarchy "adc_pll:adc_pll_u" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "adc_pll:adc_pll_u|altpll:altpll_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "adc_pll:adc_pll_u|altpll:altpll_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v Line: 104
Info (12133): Instantiated megafunction "adc_pll:adc_pll_u|altpll:altpll_component" with the following parameter: File: C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1152"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adc_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v
    Info (12023): Found entity 1: adc_pll_altpll File: C:/Users/penel/OneDrive/Desktop/Rory2/db/adc_pll_altpll.v Line: 31
Info (12128): Elaborating entity "adc_pll_altpll" for hierarchy "adc_pll:adc_pll_u|altpll:altpll_component|adc_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "i2c_pll" for hierarchy "i2c_pll:i2c_pll_u" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "i2c_pll:i2c_pll_u|altpll:altpll_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "i2c_pll:i2c_pll_u|altpll:altpll_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v Line: 104
Info (12133): Instantiated megafunction "i2c_pll:i2c_pll_u|altpll:altpll_component" with the following parameter: File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=i2c_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/i2c_pll_altpll.v
    Info (12023): Found entity 1: i2c_pll_altpll File: C:/Users/penel/OneDrive/Desktop/Rory2/db/i2c_pll_altpll.v Line: 31
Info (12128): Elaborating entity "i2c_pll_altpll" for hierarchy "i2c_pll:i2c_pll_u|altpll:altpll_component|i2c_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "set_audio_encoder" for hierarchy "set_audio_encoder:set_codec_de2_115" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 66
Warning (10036): Verilog HDL or VHDL warning at set_audio_encoder.sv(30): object "done" assigned a value but never read File: C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv Line: 30
Warning (10230): Verilog HDL assignment warning at set_audio_encoder.sv(37): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv Line: 37
Info (10264): Verilog HDL Case Statement information at set_audio_encoder.sv(35): all case item expressions in this case statement are onehot File: C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv Line: 35
Info (12128): Elaborating entity "i2c_master" for hierarchy "set_audio_encoder:set_codec_de2_115|i2c_master:u1" File: C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv Line: 11
Warning (10230): Verilog HDL assignment warning at i2c_master.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 28
Info (10264): Verilog HDL Case Statement information at i2c_master.sv(62): all case item expressions in this case statement are onehot File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 62
Warning (10230): Verilog HDL assignment warning at i2c_master.sv(70): truncated value with size 32 to match size of target (3) File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 70
Warning (10034): Output port "read_data" at i2c_master.sv(15) has no driver File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 15
Warning (10034): Output port "read_valid" at i2c_master.sv(16) has no driver File: C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv Line: 16
Info (12128): Elaborating entity "mic_load" for hierarchy "mic_load:u_mic_load" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 80
Info (12128): Elaborating entity "decimate" for hierarchy "decimate:u_decim" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 94
Warning (10230): Verilog HDL assignment warning at decimator.sv(32): truncated value with size 32 to match size of target (2) File: C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv Line: 32
Info (12128): Elaborating entity "low_pass_conv" for hierarchy "decimate:u_decim|low_pass_conv:u_decimation_filter" File: C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at low_pass_conv.sv(61): object "overflow" assigned a value but never read File: C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv Line: 61
Warning (10230): Verilog HDL assignment warning at low_pass_conv.sv(67): truncated value with size 71 to match size of target (70) File: C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv Line: 67
Info (12128): Elaborating entity "snr_calculator" for hierarchy "snr_calculator:u_snr" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 124
Info (12128): Elaborating entity "bpm_estimator_top_level" for hierarchy "bpm_estimator_top_level:u_bpm_estimator" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 204
Warning (10230): Verilog HDL assignment warning at bpm_estimator_top_level.sv(225): truncated value with size 32 to match size of target (16) File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 225
Warning (10034): Output port "beat_pulse" at bpm_estimator_top_level.sv(14) has no driver File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 14
Warning (10034): Output port "beat_strength" at bpm_estimator_top_level.sv(15) has no driver File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 15
Info (12128): Elaborating entity "fft_input_buffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 57
Warning (10036): Verilog HDL or VHDL warning at fft_input_butter.sv(43): object "audio_clk_rising" assigned a value but never read File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 43
Warning (10036): Verilog HDL or VHDL warning at fft_input_butter.sv(24): object "full_rd_q" assigned a value but never read File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 24
Warning (10230): Verilog HDL assignment warning at fft_input_butter.sv(46): truncated value with size 32 to match size of target (11) File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 46
Warning (10230): Verilog HDL assignment warning at fft_input_butter.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 85
Info (12128): Elaborating entity "fifo" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo" File: C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv Line: 29
Info (12128): Elaborating entity "dcfifo" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component" File: C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v Line: 89
Info (12133): Instantiated megafunction "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_t4k1.tdf
    Info (12023): Found entity 1: dcfifo_t4k1 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_t4k1" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/penel/OneDrive/Desktop/Rory2/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf
    Info (12023): Found entity 1: altsyncram_vq41 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/altsyncram_vq41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vq41" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|altsyncram_vq41:fifo_ram" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_t4k1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf Line: 61
Info (12128): Elaborating entity "hanning_window" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 75
Warning (10030): Net "hanning_coeff.data_a" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv Line: 37
Warning (10030): Net "hanning_coeff.waddr_a" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv Line: 37
Warning (10030): Net "hanning_coeff.we_a" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv Line: 37
Info (12128): Elaborating entity "FFT" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 98
Info (12128): Elaborating entity "SdfUnit" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1" File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 43
Warning (10230): Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8) File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 232
Info (12128): Elaborating entity "Butterfly" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 127
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(27): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(28): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(29): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(30): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 135
Info (12128): Elaborating entity "Butterfly" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 184
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(27): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(28): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(29): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.sv(30): truncated value with size 33 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|DelayBuffer:DB2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 192
Info (12128): Elaborating entity "Twiddle" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Twiddle:TW" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 240
Info (12128): Elaborating entity "Multiply" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 257
Warning (10230): Verilog HDL assignment warning at Multiply.sv(25): truncated value with size 64 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv Line: 25
Warning (10230): Verilog HDL assignment warning at Multiply.sv(26): truncated value with size 64 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv Line: 26
Warning (10230): Verilog HDL assignment warning at Multiply.sv(27): truncated value with size 64 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Multiply.sv(28): truncated value with size 64 to match size of target (32) File: C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv Line: 28
Info (12128): Elaborating entity "SdfUnit" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2" File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 54
Warning (10230): Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8) File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2|DelayBuffer:DB2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3" File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 65
Warning (10230): Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8) File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3|DelayBuffer:DB2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4" File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 76
Warning (10230): Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8) File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4|DelayBuffer:DB2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5" File: C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv Line: 87
Warning (10230): Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8) File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB1" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5|DelayBuffer:DB2" File: C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv Line: 192
Info (12128): Elaborating entity "fft_mag_sq" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|fft_mag_sq:u_mag_spec" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 114
Info (12128): Elaborating entity "spectral_flux" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 169
Warning (10230): Verilog HDL assignment warning at spectral_flux.sv(105): truncated value with size 32 to match size of target (10) File: C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv Line: 105
Warning (10230): Verilog HDL assignment warning at spectral_flux.sv(242): truncated value with size 32 to match size of target (5) File: C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv Line: 242
Warning (10230): Verilog HDL assignment warning at spectral_flux.sv(247): truncated value with size 32 to match size of target (1) File: C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv Line: 247
Warning (10230): Verilog HDL assignment warning at spectral_flux.sv(251): truncated value with size 32 to match size of target (5) File: C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv Line: 251
Info (12128): Elaborating entity "autocorrelation" for hierarchy "bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low" File: C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv Line: 190
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(123): truncated value with size 32 to match size of target (6) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 123
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(334): truncated value with size 32 to match size of target (16) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 334
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(335): truncated value with size 32 to match size of target (16) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 335
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(346): truncated value with size 24 to match size of target (16) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 346
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(371): truncated value with size 41 to match size of target (25) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 371
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(375): truncated value with size 25 to match size of target (24) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 375
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(378): truncated value with size 24 to match size of target (16) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 378
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(399): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 399
Warning (10230): Verilog HDL assignment warning at autocorrelation.sv(404): truncated value with size 32 to match size of target (18) File: C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv Line: 404
Info (12128): Elaborating entity "display" for hierarchy "display:u_bpm_display" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 303
Warning (10230): Verilog HDL assignment warning at display.sv(33): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 33
Warning (10270): Verilog HDL Case Statement warning at display.sv(41): incomplete case statement has no default case item File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 41
Warning (10230): Verilog HDL assignment warning at display.sv(71): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 71
Warning (10230): Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 72
Warning (10230): Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 73
Warning (10230): Verilog HDL assignment warning at display.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 74
Info (12128): Elaborating entity "seven_seg" for hierarchy "display:u_bpm_display|seven_seg:u_digit0" File: C:/Users/penel/OneDrive/Desktop/Rory2/display.sv Line: 54
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 336
Info (12128): Elaborating entity "vga_face" for hierarchy "vga:u_vga|vga_face:vga_face_0" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v Line: 39
Warning (10858): Verilog HDL warning at vga_face.sv(26): object wolf_face used but never assigned File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 26
Warning (10858): Verilog HDL warning at vga_face.sv(27): object colour_face used but never assigned File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 27
Warning (10858): Verilog HDL warning at vga_face.sv(28): object p2_face used but never assigned File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 28
Warning (10230): Verilog HDL assignment warning at vga_face.sv(50): truncated value with size 32 to match size of target (10) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 50
Warning (10230): Verilog HDL assignment warning at vga_face.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 51
Warning (10230): Verilog HDL assignment warning at vga_face.sv(56): truncated value with size 32 to match size of target (18) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 56
Warning (10230): Verilog HDL assignment warning at vga_face.sv(93): truncated value with size 32 to match size of target (1) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 93
Warning (10230): Verilog HDL assignment warning at vga_face.sv(126): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 126
Warning (10230): Verilog HDL assignment warning at vga_face.sv(127): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 127
Warning (10230): Verilog HDL assignment warning at vga_face.sv(128): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 128
Warning (10230): Verilog HDL assignment warning at vga_face.sv(141): truncated value with size 32 to match size of target (4) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 141
Warning (10230): Verilog HDL assignment warning at vga_face.sv(150): truncated value with size 32 to match size of target (6) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 150
Warning (10230): Verilog HDL assignment warning at vga_face.sv(214): truncated value with size 32 to match size of target (19) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv Line: 214
Info (12128): Elaborating entity "vga_video_pll_0" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v Line: 46
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf
    Info (12023): Found entity 1: altpll_8fb2 File: C:/Users/penel/OneDrive/Desktop/Rory2/db/altpll_8fb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_8fb2" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v Line: 39
Info (12128): Elaborating entity "vga_video_vga_controller_0" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v Line: 64
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v Line: 127
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Error (12002): Port "final_bpm_estimate" does not exist in macrofunction "u_vga" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 336
Error (12002): Port "switch" does not exist in macrofunction "u_vga" File: C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv Line: 336
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/penel/OneDrive/Desktop/Rory2/output_files/VGA.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 75 warnings
    Error: Peak virtual memory: 5011 megabytes
    Error: Processing ended: Wed Oct 08 21:20:23 2025
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/penel/OneDrive/Desktop/Rory2/output_files/VGA.map.smsg.


