{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 13:41:04 2020 " "Info: Processing started: Thu Aug 27 13:41:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp01Task04 -c Exp01Task04 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exp01Task04 -c Exp01Task04" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exp01Task04.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Exp01Task04.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exp01Task04 " "Info: Found entity 1: Exp01Task04" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Info: Found entity 2: fulladder" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X0 Exp01Task04.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(10): created implicit net for \"X0\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X1 Exp01Task04.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(11): created implicit net for \"X1\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X2 Exp01Task04.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(12): created implicit net for \"X2\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X3 Exp01Task04.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(13): created implicit net for \"X3\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Exp01Task04.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(18): created implicit net for \"Cout\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Cout Exp01Task04.v(1) " "Error (10158): Verilog HDL Module Declaration error at Exp01Task04.v(1): port \"Cout\" is not declared as port" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "C4 Exp01Task04.v(6) " "Error (10206): Verilog HDL Module Declaration error at Exp01Task04.v(6): top module port \"C4\" is not found in the port list" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 27 13:41:04 2020 " "Error: Processing ended: Thu Aug 27 13:41:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
