/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu May 11 03:35:00 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mktop_pipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_68_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_68_haaaaaaaaaaaaaaaaa(68u,
							UWide_literal_68_haaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_539_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       2863311530u,
																							       44739242u };
static tUWide const UWide_literal_539_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(539u,
																					       UWide_literal_539_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_7("  \033[0;31mFAIL\033[0m (%0d)", 23u);
static std::string const __str_literal_5("  \033[0;32mPASS\033[0m", 17u);
static std::string const __str_literal_3("%0d", 3u);
static std::string const __str_literal_4("%c", 2u);
static std::string const __str_literal_6("Cycle count: ", 13u);
static std::string const __str_literal_2("ERROR: %m: mkBRAMAdapter overrun", 32u);
static std::string const __str_literal_1("memlines.vmh", 12u);


/* Constructor */
MOD_mktop_pipelined::MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bram_memory(simHdl,
		     "bram_memory",
		     this,
		     __str_literal_1,
		     (tUInt8)0u,
		     26u,
		     512u,
		     67108864u,
		     (tUInt8)0u,
		     2u),
    INST_bram_serverAdapterA_cnt(simHdl, "bram_serverAdapterA_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_1(simHdl, "bram_serverAdapterA_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_2(simHdl, "bram_serverAdapterA_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_3(simHdl, "bram_serverAdapterA_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_outData_beforeDeq(simHdl,
					       "bram_serverAdapterA_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_beforeEnq(simHdl,
					       "bram_serverAdapterA_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_dequeueing(simHdl,
						"bram_serverAdapterA_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterA_outData_enqw(simHdl,
					  "bram_serverAdapterA_outData_enqw",
					  this,
					  512u,
					  (tUInt8)0u),
    INST_bram_serverAdapterA_outData_ff(simHdl,
					"bram_serverAdapterA_outData_ff",
					this,
					512u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterA_s1(simHdl, "bram_serverAdapterA_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_s1_1(simHdl, "bram_serverAdapterA_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterA_writeWithResp(simHdl,
					   "bram_serverAdapterA_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_bram_serverAdapterB_cnt(simHdl, "bram_serverAdapterB_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_1(simHdl, "bram_serverAdapterB_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_2(simHdl, "bram_serverAdapterB_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_3(simHdl, "bram_serverAdapterB_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_outData_beforeDeq(simHdl,
					       "bram_serverAdapterB_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_beforeEnq(simHdl,
					       "bram_serverAdapterB_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_dequeueing(simHdl,
						"bram_serverAdapterB_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterB_outData_enqw(simHdl,
					  "bram_serverAdapterB_outData_enqw",
					  this,
					  512u,
					  (tUInt8)0u),
    INST_bram_serverAdapterB_outData_ff(simHdl,
					"bram_serverAdapterB_outData_ff",
					this,
					512u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterB_s1(simHdl, "bram_serverAdapterB_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_s1_1(simHdl, "bram_serverAdapterB_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterB_writeWithResp(simHdl,
					   "bram_serverAdapterB_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_cycle_count(simHdl, "cycle_count", this, 32u, 0u, (tUInt8)0u),
    INST_dCache(simHdl, "dCache", this),
    INST_dreq(simHdl, "dreq", this, 68u),
    INST_iCache(simHdl, "iCache", this),
    INST_ireq(simHdl, "ireq", this, 68u),
    INST_mmioreq(simHdl, "mmioreq", this, 68u, 2u, (tUInt8)1u, 0u),
    INST_rv_core(simHdl, "rv_core", this),
    PORT_RST_N((tUInt8)1u),
    DEF_dCache_getToMem___d144(539u),
    DEF_iCache_getToMem___d114(539u),
    DEF_rv_core_getMMIOReq___d165(68u),
    DEF_rv_core_getDReq___d135(68u),
    DEF_rv_core_getIReq___d105(68u),
    DEF_x_wget__h1752(512u),
    DEF_x_first__h1637(512u),
    DEF_x_wget__h404(512u),
    DEF_x_first__h289(512u),
    DEF_v__h2813(512u),
    DEF_v__h1473(512u),
    DEF_mmioreq_first____d182(68u),
    DEF_dreq___d158(68u),
    DEF_ireq___d128(68u),
    DEF_x3__h3439(512u),
    DEF_x3__h3829(512u),
    DEF_v__h3874(512u),
    DEF_x__h502(512u),
    DEF_v__h3488(512u),
    DEF_x__h1850(512u),
    DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140(69u),
    DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110(69u),
    DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131(68u),
    DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161(68u)
{
  symbol_count = 59u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mktop_pipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h2243", SYM_DEF, &DEF_b__h2243, 3u);
  init_symbol(&symbols[1u], "b__h898", SYM_DEF, &DEF_b__h898, 3u);
  init_symbol(&symbols[2u], "bram_memory", SYM_MODULE, &INST_bram_memory);
  init_symbol(&symbols[3u], "bram_serverAdapterA_cnt", SYM_MODULE, &INST_bram_serverAdapterA_cnt);
  init_symbol(&symbols[4u], "bram_serverAdapterA_cnt_1", SYM_MODULE, &INST_bram_serverAdapterA_cnt_1);
  init_symbol(&symbols[5u], "bram_serverAdapterA_cnt_2", SYM_MODULE, &INST_bram_serverAdapterA_cnt_2);
  init_symbol(&symbols[6u], "bram_serverAdapterA_cnt_3", SYM_MODULE, &INST_bram_serverAdapterA_cnt_3);
  init_symbol(&symbols[7u],
	      "bram_serverAdapterA_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeDeq);
  init_symbol(&symbols[8u],
	      "bram_serverAdapterA_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeEnq);
  init_symbol(&symbols[9u],
	      "bram_serverAdapterA_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_dequeueing);
  init_symbol(&symbols[10u],
	      "bram_serverAdapterA_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_enqw);
  init_symbol(&symbols[11u],
	      "bram_serverAdapterA_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_ff);
  init_symbol(&symbols[12u], "bram_serverAdapterA_s1", SYM_MODULE, &INST_bram_serverAdapterA_s1);
  init_symbol(&symbols[13u], "bram_serverAdapterA_s1_1", SYM_MODULE, &INST_bram_serverAdapterA_s1_1);
  init_symbol(&symbols[14u],
	      "bram_serverAdapterA_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_writeWithResp);
  init_symbol(&symbols[15u], "bram_serverAdapterB_cnt", SYM_MODULE, &INST_bram_serverAdapterB_cnt);
  init_symbol(&symbols[16u],
	      "bram_serverAdapterB_cnt_1",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_1);
  init_symbol(&symbols[17u],
	      "bram_serverAdapterB_cnt_2",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_2);
  init_symbol(&symbols[18u],
	      "bram_serverAdapterB_cnt_3",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_3);
  init_symbol(&symbols[19u],
	      "bram_serverAdapterB_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeDeq);
  init_symbol(&symbols[20u],
	      "bram_serverAdapterB_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeEnq);
  init_symbol(&symbols[21u],
	      "bram_serverAdapterB_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_dequeueing);
  init_symbol(&symbols[22u],
	      "bram_serverAdapterB_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_enqw);
  init_symbol(&symbols[23u],
	      "bram_serverAdapterB_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_ff);
  init_symbol(&symbols[24u], "bram_serverAdapterB_s1", SYM_MODULE, &INST_bram_serverAdapterB_s1);
  init_symbol(&symbols[25u], "bram_serverAdapterB_s1_1", SYM_MODULE, &INST_bram_serverAdapterB_s1_1);
  init_symbol(&symbols[26u],
	      "bram_serverAdapterB_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_writeWithResp);
  init_symbol(&symbols[27u], "cycle_count", SYM_MODULE, &INST_cycle_count);
  init_symbol(&symbols[28u], "dCache", SYM_MODULE, &INST_dCache);
  init_symbol(&symbols[29u], "dreq", SYM_MODULE, &INST_dreq);
  init_symbol(&symbols[30u], "iCache", SYM_MODULE, &INST_iCache);
  init_symbol(&symbols[31u], "ireq", SYM_MODULE, &INST_ireq);
  init_symbol(&symbols[32u], "mmioreq", SYM_MODULE, &INST_mmioreq);
  init_symbol(&symbols[33u], "RL_bram_serverAdapterA_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[34u], "RL_bram_serverAdapterA_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[35u], "RL_bram_serverAdapterA_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[36u], "RL_bram_serverAdapterA_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[37u], "RL_bram_serverAdapterA_overRun", SYM_RULE);
  init_symbol(&symbols[38u], "RL_bram_serverAdapterA_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[39u], "RL_bram_serverAdapterA_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[40u], "RL_bram_serverAdapterB_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[41u], "RL_bram_serverAdapterB_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[42u], "RL_bram_serverAdapterB_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[43u], "RL_bram_serverAdapterB_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[44u], "RL_bram_serverAdapterB_overRun", SYM_RULE);
  init_symbol(&symbols[45u], "RL_bram_serverAdapterB_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[46u], "RL_bram_serverAdapterB_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[47u], "RL_dCacheToMem", SYM_RULE);
  init_symbol(&symbols[48u], "RL_iCacheToMem", SYM_RULE);
  init_symbol(&symbols[49u], "RL_memToDCache", SYM_RULE);
  init_symbol(&symbols[50u], "RL_memToICache", SYM_RULE);
  init_symbol(&symbols[51u], "RL_requestD", SYM_RULE);
  init_symbol(&symbols[52u], "RL_requestI", SYM_RULE);
  init_symbol(&symbols[53u], "RL_requestMMIO", SYM_RULE);
  init_symbol(&symbols[54u], "RL_responseD", SYM_RULE);
  init_symbol(&symbols[55u], "RL_responseI", SYM_RULE);
  init_symbol(&symbols[56u], "RL_responseMMIO", SYM_RULE);
  init_symbol(&symbols[57u], "RL_tic", SYM_RULE);
  init_symbol(&symbols[58u], "rv_core", SYM_MODULE, &INST_rv_core);
}


/* Rule actions */

void MOD_mktop_pipelined::RL_bram_serverAdapterA_outData_enqueue()
{
  DEF_x_wget__h404 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x__h502 = DEF_x_wget__h404;
  INST_bram_serverAdapterA_outData_ff.METH_enq(DEF_x__h502);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_outData_dequeue()
{
  INST_bram_serverAdapterA_outData_ff.METH_deq();
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23;
  tUInt8 DEF_b__h905;
  tUInt8 DEF_b__h942;
  tUInt8 DEF_b__h878;
  DEF_b__h878 = INST_bram_serverAdapterA_cnt_3.METH_wget();
  DEF_b__h942 = INST_bram_serverAdapterA_cnt_2.METH_wget();
  DEF_b__h905 = INST_bram_serverAdapterA_cnt_1.METH_wget();
  DEF_b__h898 = INST_bram_serverAdapterA_cnt.METH_read();
  DEF_bram_serverAdapterA_cnt_3_whas____d13 = INST_bram_serverAdapterA_cnt_3.METH_whas();
  DEF_bram_serverAdapterA_cnt_2_whas____d11 = INST_bram_serverAdapterA_cnt_2.METH_whas();
  DEF_bram_serverAdapterA_cnt_1_whas____d10 = INST_bram_serverAdapterA_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23 = DEF_bram_serverAdapterA_cnt_3_whas____d13 ? DEF_b__h878 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h898 + (DEF_bram_serverAdapterA_cnt_1_whas____d10 ? DEF_b__h905 : (tUInt8)0u))) + (DEF_bram_serverAdapterA_cnt_2_whas____d11 ? DEF_b__h942 : (tUInt8)0u));
  INST_bram_serverAdapterA_cnt.METH_write(DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27 = INST_bram_serverAdapterA_s1_1.METH_whas() ? INST_bram_serverAdapterA_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterA_s1.METH_write(DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34;
  tUInt8 DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33;
  tUInt8 DEF_bram_serverAdapterA_writeWithResp_wget____d29;
  DEF_bram_serverAdapterA_writeWithResp_wget____d29 = INST_bram_serverAdapterA_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33 = !((tUInt8)(DEF_bram_serverAdapterA_writeWithResp_wget____d29 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_writeWithResp_wget____d29);
  DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33);
  INST_bram_serverAdapterA_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34);
  if (DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33)
    INST_bram_serverAdapterA_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_moveToOutFIFO()
{
  DEF_v__h1473 = INST_bram_memory.METH_a_read();
  DEF_bram_serverAdapterA_s1___d35 = INST_bram_serverAdapterA_s1.METH_read();
  DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_s1___d35);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_enqw.METH_wset(DEF_v__h1473);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterA_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_outData_enqueue()
{
  DEF_x_wget__h1752 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x__h1850 = DEF_x_wget__h1752;
  INST_bram_serverAdapterB_outData_ff.METH_enq(DEF_x__h1850);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_outData_dequeue()
{
  INST_bram_serverAdapterB_outData_ff.METH_deq();
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73;
  tUInt8 DEF_b__h2250;
  tUInt8 DEF_b__h2287;
  tUInt8 DEF_b__h2223;
  DEF_b__h2223 = INST_bram_serverAdapterB_cnt_3.METH_wget();
  DEF_b__h2287 = INST_bram_serverAdapterB_cnt_2.METH_wget();
  DEF_b__h2250 = INST_bram_serverAdapterB_cnt_1.METH_wget();
  DEF_b__h2243 = INST_bram_serverAdapterB_cnt.METH_read();
  DEF_bram_serverAdapterB_cnt_3_whas____d63 = INST_bram_serverAdapterB_cnt_3.METH_whas();
  DEF_bram_serverAdapterB_cnt_2_whas____d61 = INST_bram_serverAdapterB_cnt_2.METH_whas();
  DEF_bram_serverAdapterB_cnt_1_whas____d60 = INST_bram_serverAdapterB_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73 = DEF_bram_serverAdapterB_cnt_3_whas____d63 ? DEF_b__h2223 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h2243 + (DEF_bram_serverAdapterB_cnt_1_whas____d60 ? DEF_b__h2250 : (tUInt8)0u))) + (DEF_bram_serverAdapterB_cnt_2_whas____d61 ? DEF_b__h2287 : (tUInt8)0u));
  INST_bram_serverAdapterB_cnt.METH_write(DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76 = INST_bram_serverAdapterB_s1_1.METH_whas() ? INST_bram_serverAdapterB_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterB_s1.METH_write(DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83;
  tUInt8 DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82;
  tUInt8 DEF_bram_serverAdapterB_writeWithResp_wget____d78;
  DEF_bram_serverAdapterB_writeWithResp_wget____d78 = INST_bram_serverAdapterB_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82 = !((tUInt8)(DEF_bram_serverAdapterB_writeWithResp_wget____d78 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_writeWithResp_wget____d78);
  DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82);
  INST_bram_serverAdapterB_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83);
  if (DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82)
    INST_bram_serverAdapterB_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_moveToOutFIFO()
{
  DEF_v__h2813 = INST_bram_memory.METH_b_read();
  DEF_bram_serverAdapterB_s1___d84 = INST_bram_serverAdapterB_s1.METH_read();
  DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_s1___d84);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_enqw.METH_wset(DEF_v__h2813);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_pipelined::RL_bram_serverAdapterB_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_pipelined::RL_tic()
{
  tUInt32 DEF_x__h3255;
  DEF__read__h3130 = INST_cycle_count.METH_read();
  DEF_x__h3255 = DEF__read__h3130 + 1u;
  INST_cycle_count.METH_write(DEF_x__h3255);
}

void MOD_mktop_pipelined::RL_requestI()
{
  tUInt8 DEF_write__h3349;
  tUInt8 DEF_e_writeen__h3361;
  tUWide DEF_AVMeth_rv_core_getIReq(68u, false);
  DEF_AVMeth_rv_core_getIReq = INST_rv_core.METH_getIReq();
  DEF_rv_core_getIReq___d105 = DEF_AVMeth_rv_core_getIReq;
  DEF_e_writeen__h3361 = DEF_rv_core_getIReq___d105.get_bits_in_word8(2u, 0u, 4u);
  DEF_write__h3349 = !(DEF_e_writeen__h3361 == (tUInt8)0u);
  DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110.build_concat(137438953471llu & (((((tUInt64)(DEF_e_writeen__h3361)) << 33u) | (((tUInt64)(DEF_write__h3349)) << 32u)) | (tUInt64)(DEF_rv_core_getIReq___d105.get_whole_word(1u))),
									     32u,
									     37u).set_whole_word(DEF_rv_core_getIReq___d105.get_whole_word(0u),
												 0u);
  INST_ireq.METH_write(DEF_rv_core_getIReq___d105);
  INST_iCache.METH_putFromProc(DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110);
}

void MOD_mktop_pipelined::RL_iCacheToMem()
{
  tUInt8 DEF_iCache_getToMem_14_BIT_538_15_CONCAT_0___d118;
  tUInt8 DEF_iCache_getToMem_14_BIT_538___d115;
  tUInt32 DEF_x2__h3438;
  tUWide DEF_AVMeth_iCache_getToMem(539u, false);
  DEF_AVMeth_iCache_getToMem = INST_iCache.METH_getToMem();
  DEF_iCache_getToMem___d114 = DEF_AVMeth_iCache_getToMem;
  wop_primExtractWide(512u, 539u, DEF_iCache_getToMem___d114, 32u, 511u, 32u, 0u, DEF_x3__h3439);
  DEF_x2__h3438 = DEF_iCache_getToMem___d114.get_bits_in_word32(16u, 0u, 26u);
  DEF_iCache_getToMem_14_BIT_538___d115 = DEF_iCache_getToMem___d114.get_bits_in_word8(16u, 26u, 1u);
  DEF_iCache_getToMem_14_BIT_538_15_CONCAT_0___d118 = (tUInt8)3u & (DEF_iCache_getToMem_14_BIT_538___d115 << 1u);
  INST_bram_memory.METH_b_put(DEF_iCache_getToMem_14_BIT_538___d115, DEF_x2__h3438, DEF_x3__h3439);
  INST_bram_serverAdapterB_writeWithResp.METH_wset(DEF_iCache_getToMem_14_BIT_538_15_CONCAT_0___d118);
}

void MOD_mktop_pipelined::RL_memToICache()
{
  DEF_x_wget__h1752 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x_first__h1637 = INST_bram_serverAdapterB_outData_ff.METH_first();
  DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = INST_bram_serverAdapterB_outData_ff.METH_i_notEmpty();
  DEF_x__h1850 = DEF_x_wget__h1752;
  DEF_v__h3488 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 ? DEF_x_first__h1637 : DEF_x__h1850;
  INST_bram_serverAdapterB_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterB_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterB_cnt_2.METH_wset((tUInt8)7u);
  INST_iCache.METH_putFromMem(DEF_v__h3488);
}

void MOD_mktop_pipelined::RL_responseI()
{
  tUInt32 DEF_x__h3660;
  tUInt32 DEF_AVMeth_iCache_getToProc;
  DEF_ireq___d128 = INST_ireq.METH_read();
  DEF_AVMeth_iCache_getToProc = INST_iCache.METH_getToProc();
  DEF_x__h3660 = DEF_AVMeth_iCache_getToProc;
  DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131.set_bits_in_word(DEF_ireq___d128.get_bits_in_word8(2u,
														   0u,
														   4u),
										 2u,
										 0u,
										 4u).build_concat((((tUInt64)(DEF_ireq___d128.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h3660),
												  0u,
												  64u);
  INST_rv_core.METH_getIResp(DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131);
}

void MOD_mktop_pipelined::RL_requestD()
{
  tUInt8 DEF_write__h3749;
  tUInt8 DEF_e_writeen__h3757;
  tUWide DEF_AVMeth_rv_core_getDReq(68u, false);
  DEF_AVMeth_rv_core_getDReq = INST_rv_core.METH_getDReq();
  DEF_rv_core_getDReq___d135 = DEF_AVMeth_rv_core_getDReq;
  DEF_e_writeen__h3757 = DEF_rv_core_getDReq___d135.get_bits_in_word8(2u, 0u, 4u);
  DEF_write__h3749 = !(DEF_e_writeen__h3757 == (tUInt8)0u);
  DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140.build_concat(137438953471llu & (((((tUInt64)(DEF_e_writeen__h3757)) << 33u) | (((tUInt64)(DEF_write__h3749)) << 32u)) | (tUInt64)(DEF_rv_core_getDReq___d135.get_whole_word(1u))),
									     32u,
									     37u).set_whole_word(DEF_rv_core_getDReq___d135.get_whole_word(0u),
												 0u);
  INST_dreq.METH_write(DEF_rv_core_getDReq___d135);
  INST_dCache.METH_putFromProc(DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140);
}

void MOD_mktop_pipelined::RL_dCacheToMem()
{
  tUInt8 DEF_dCache_getToMem_44_BIT_538_45_CONCAT_0___d148;
  tUInt8 DEF_dCache_getToMem_44_BIT_538___d145;
  tUInt32 DEF_x2__h3828;
  tUWide DEF_AVMeth_dCache_getToMem(539u, false);
  DEF_AVMeth_dCache_getToMem = INST_dCache.METH_getToMem();
  DEF_dCache_getToMem___d144 = DEF_AVMeth_dCache_getToMem;
  wop_primExtractWide(512u, 539u, DEF_dCache_getToMem___d144, 32u, 511u, 32u, 0u, DEF_x3__h3829);
  DEF_x2__h3828 = DEF_dCache_getToMem___d144.get_bits_in_word32(16u, 0u, 26u);
  DEF_dCache_getToMem_44_BIT_538___d145 = DEF_dCache_getToMem___d144.get_bits_in_word8(16u, 26u, 1u);
  DEF_dCache_getToMem_44_BIT_538_45_CONCAT_0___d148 = (tUInt8)3u & (DEF_dCache_getToMem_44_BIT_538___d145 << 1u);
  INST_bram_memory.METH_a_put(DEF_dCache_getToMem_44_BIT_538___d145, DEF_x2__h3828, DEF_x3__h3829);
  INST_bram_serverAdapterA_writeWithResp.METH_wset(DEF_dCache_getToMem_44_BIT_538_45_CONCAT_0___d148);
}

void MOD_mktop_pipelined::RL_memToDCache()
{
  DEF_x_wget__h404 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x_first__h289 = INST_bram_serverAdapterA_outData_ff.METH_first();
  DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = INST_bram_serverAdapterA_outData_ff.METH_i_notEmpty();
  DEF_x__h502 = DEF_x_wget__h404;
  DEF_v__h3874 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 ? DEF_x_first__h289 : DEF_x__h502;
  INST_bram_serverAdapterA_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterA_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterA_cnt_2.METH_wset((tUInt8)7u);
  INST_dCache.METH_putFromMem(DEF_v__h3874);
}

void MOD_mktop_pipelined::RL_responseD()
{
  tUInt32 DEF_x__h4046;
  tUInt32 DEF_AVMeth_dCache_getToProc;
  DEF_dreq___d158 = INST_dreq.METH_read();
  DEF_AVMeth_dCache_getToProc = INST_dCache.METH_getToProc();
  DEF_x__h4046 = DEF_AVMeth_dCache_getToProc;
  DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161.set_bits_in_word(DEF_dreq___d158.get_bits_in_word8(2u,
														   0u,
														   4u),
										 2u,
										 0u,
										 4u).build_concat((((tUInt64)(DEF_dreq___d158.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h4046),
												  0u,
												  64u);
  INST_rv_core.METH_getDResp(DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161);
}

void MOD_mktop_pipelined::RL_requestMMIO()
{
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_67_TO_64_66_EQ_0xF__ETC___d170;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d176;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d178;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d172;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_31_TO_0_71_EQ_0___d175;
  tUInt8 DEF_rv_core_getMMIOReq_65_BITS_7_TO_0___d173;
  tUInt32 DEF_rv_core_getMMIOReq_65_BITS_31_TO_0___d171;
  tUInt32 DEF_x__h4132;
  tUWide DEF_AVMeth_rv_core_getMMIOReq(68u, false);
  DEF__read__h3130 = INST_cycle_count.METH_read();
  DEF_AVMeth_rv_core_getMMIOReq = INST_rv_core.METH_getMMIOReq();
  DEF_rv_core_getMMIOReq___d165 = DEF_AVMeth_rv_core_getMMIOReq;
  DEF_x__h4132 = DEF_rv_core_getMMIOReq___d165.get_whole_word(1u);
  DEF_rv_core_getMMIOReq_65_BITS_31_TO_0___d171 = DEF_rv_core_getMMIOReq___d165.get_whole_word(0u);
  DEF_rv_core_getMMIOReq_65_BITS_7_TO_0___d173 = DEF_rv_core_getMMIOReq___d165.get_bits_in_word8(0u,
												 0u,
												 8u);
  DEF_rv_core_getMMIOReq_65_BITS_31_TO_0_71_EQ_0___d175 = DEF_rv_core_getMMIOReq_65_BITS_31_TO_0___d171 == 0u;
  DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174 = DEF_x__h4132 == 4026597368u;
  DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d172 = DEF_x__h4132 == 4026597360u;
  DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d178 = DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174 && !DEF_rv_core_getMMIOReq_65_BITS_31_TO_0_71_EQ_0___d175;
  DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d176 = DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174 && DEF_rv_core_getMMIOReq_65_BITS_31_TO_0_71_EQ_0___d175;
  DEF_rv_core_getMMIOReq_65_BITS_67_TO_64_66_EQ_0xF__ETC___d170 = DEF_rv_core_getMMIOReq___d165.get_bits_in_word8(2u,
														  0u,
														  4u) == (tUInt8)15u && DEF_x__h4132 == 4026597364u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_getMMIOReq_65_BITS_67_TO_64_66_EQ_0xF__ETC___d170)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32",
		    2147483650u,
		    &__str_literal_3,
		    DEF_rv_core_getMMIOReq_65_BITS_31_TO_0___d171);
    if (DEF_rv_core_getMMIOReq_65_BITS_67_TO_64_66_EQ_0xF__ETC___d170)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d172)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,8",
		    2147483650u,
		    &__str_literal_4,
		    DEF_rv_core_getMMIOReq_65_BITS_7_TO_0___d173);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d172)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d176)
      dollar_fdisplay(sim_hdl, this, "32,s", 2147483650u, &__str_literal_5);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d176)
      dollar_fdisplay(sim_hdl, this, "32,s", 2147483650u, &__str_literal_6);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d176)
      dollar_fdisplay(sim_hdl, this, "32,32", 2147483650u, DEF__read__h3130);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d178)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,32",
		      2147483650u,
		      &__str_literal_7,
		      DEF_rv_core_getMMIOReq_65_BITS_31_TO_0___d171);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_getMMIOReq_65_BITS_63_TO_32_68_EQ_0xF0_ETC___d174)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_mmioreq.METH_enq(DEF_rv_core_getMMIOReq___d165);
}

void MOD_mktop_pipelined::RL_responseMMIO()
{
  DEF_mmioreq_first____d182 = INST_mmioreq.METH_first();
  INST_mmioreq.METH_deq();
  INST_rv_core.METH_getMMIOResp(DEF_mmioreq_first____d182);
}


/* Methods */


/* Reset routines */

void MOD_mktop_pipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rv_core.reset_RST_N(ARG_rst_in);
  INST_mmioreq.reset_RST(ARG_rst_in);
  INST_iCache.reset_RST_N(ARG_rst_in);
  INST_dCache.reset_RST_N(ARG_rst_in);
  INST_cycle_count.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_cnt.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_cnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mktop_pipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mktop_pipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bram_memory.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_writeWithResp.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_writeWithResp.dump_state(indent + 2u);
  INST_cycle_count.dump_state(indent + 2u);
  INST_dCache.dump_state(indent + 2u);
  INST_dreq.dump_state(indent + 2u);
  INST_iCache.dump_state(indent + 2u);
  INST_ireq.dump_state(indent + 2u);
  INST_mmioreq.dump_state(indent + 2u);
  INST_rv_core.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mktop_pipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 70u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d26", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h3130", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h2243", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h898", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_1_whas____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_2_whas____d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_3_whas____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_outData_ff_i_notEmpty____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1_5_BIT_0___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1___d35", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_1_whas____d60", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_2_whas____d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_3_whas____d63", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_outData_ff_i_notEmpty____d54", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1_4_BIT_0___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1___d84", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dCache_getToMem___d144", 539u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dreq___d158", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iCache_getToMem___d114", 539u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ireq___d128", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mmioreq_first____d182", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_getDReq___d135", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_getIReq___d105", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_getMMIOReq___d165", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1473", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2813", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3488", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3874", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x3__h3439", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x3__h3829", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1850", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h502", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h1637", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h289", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1752", 512u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h404", 512u);
  num = INST_bram_memory.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_writeWithResp.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_writeWithResp.dump_VCD_defs(num);
  num = INST_cycle_count.dump_VCD_defs(num);
  num = INST_dreq.dump_VCD_defs(num);
  num = INST_ireq.dump_VCD_defs(num);
  num = INST_mmioreq.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_dCache.dump_VCD_defs(l);
    num = INST_iCache.dump_VCD_defs(l);
    num = INST_rv_core.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mktop_pipelined::dump_VCD(tVCDDumpType dt,
				   unsigned int levels,
				   MOD_mktop_pipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mktop_pipelined::vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 539u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 539u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
    vcd_write_x(sim_hdl, num++, 512u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d26) != DEF__0_CONCAT_DONTCARE___d26)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d26, 2u);
	backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      }
      ++num;
      if ((backing.DEF__read__h3130) != DEF__read__h3130)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h3130, 32u);
	backing.DEF__read__h3130 = DEF__read__h3130;
      }
      ++num;
      if ((backing.DEF_b__h2243) != DEF_b__h2243)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h2243, 3u);
	backing.DEF_b__h2243 = DEF_b__h2243;
      }
      ++num;
      if ((backing.DEF_b__h898) != DEF_b__h898)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h898, 3u);
	backing.DEF_b__h898 = DEF_b__h898;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_1_whas____d10) != DEF_bram_serverAdapterA_cnt_1_whas____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
	backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_2_whas____d11) != DEF_bram_serverAdapterA_cnt_2_whas____d11)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
	backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_3_whas____d13) != DEF_bram_serverAdapterA_cnt_3_whas____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
	backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4) != DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
	backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36) != DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
	backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1___d35) != DEF_bram_serverAdapterA_s1___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1___d35, 2u);
	backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_1_whas____d60) != DEF_bram_serverAdapterB_cnt_1_whas____d60)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
	backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_2_whas____d61) != DEF_bram_serverAdapterB_cnt_2_whas____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
	backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_3_whas____d63) != DEF_bram_serverAdapterB_cnt_3_whas____d63)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
	backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54) != DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
	backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85) != DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
	backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1___d84) != DEF_bram_serverAdapterB_s1___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1___d84, 2u);
	backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      }
      ++num;
      if ((backing.DEF_dCache_getToMem___d144) != DEF_dCache_getToMem___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_dCache_getToMem___d144, 539u);
	backing.DEF_dCache_getToMem___d144 = DEF_dCache_getToMem___d144;
      }
      ++num;
      if ((backing.DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161) != DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161)
      {
	vcd_write_val(sim_hdl, num, DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161, 68u);
	backing.DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161 = DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161;
      }
      ++num;
      if ((backing.DEF_dreq___d158) != DEF_dreq___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_dreq___d158, 68u);
	backing.DEF_dreq___d158 = DEF_dreq___d158;
      }
      ++num;
      if ((backing.DEF_iCache_getToMem___d114) != DEF_iCache_getToMem___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_iCache_getToMem___d114, 539u);
	backing.DEF_iCache_getToMem___d114 = DEF_iCache_getToMem___d114;
      }
      ++num;
      if ((backing.DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131) != DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131, 68u);
	backing.DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131 = DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131;
      }
      ++num;
      if ((backing.DEF_ireq___d128) != DEF_ireq___d128)
      {
	vcd_write_val(sim_hdl, num, DEF_ireq___d128, 68u);
	backing.DEF_ireq___d128 = DEF_ireq___d128;
      }
      ++num;
      if ((backing.DEF_mmioreq_first____d182) != DEF_mmioreq_first____d182)
      {
	vcd_write_val(sim_hdl, num, DEF_mmioreq_first____d182, 68u);
	backing.DEF_mmioreq_first____d182 = DEF_mmioreq_first____d182;
      }
      ++num;
      if ((backing.DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140) != DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140, 69u);
	backing.DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140 = DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140;
      }
      ++num;
      if ((backing.DEF_rv_core_getDReq___d135) != DEF_rv_core_getDReq___d135)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_getDReq___d135, 68u);
	backing.DEF_rv_core_getDReq___d135 = DEF_rv_core_getDReq___d135;
      }
      ++num;
      if ((backing.DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110) != DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110, 69u);
	backing.DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110 = DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110;
      }
      ++num;
      if ((backing.DEF_rv_core_getIReq___d105) != DEF_rv_core_getIReq___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_getIReq___d105, 68u);
	backing.DEF_rv_core_getIReq___d105 = DEF_rv_core_getIReq___d105;
      }
      ++num;
      if ((backing.DEF_rv_core_getMMIOReq___d165) != DEF_rv_core_getMMIOReq___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_getMMIOReq___d165, 68u);
	backing.DEF_rv_core_getMMIOReq___d165 = DEF_rv_core_getMMIOReq___d165;
      }
      ++num;
      if ((backing.DEF_v__h1473) != DEF_v__h1473)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1473, 512u);
	backing.DEF_v__h1473 = DEF_v__h1473;
      }
      ++num;
      if ((backing.DEF_v__h2813) != DEF_v__h2813)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2813, 512u);
	backing.DEF_v__h2813 = DEF_v__h2813;
      }
      ++num;
      if ((backing.DEF_v__h3488) != DEF_v__h3488)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3488, 512u);
	backing.DEF_v__h3488 = DEF_v__h3488;
      }
      ++num;
      if ((backing.DEF_v__h3874) != DEF_v__h3874)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3874, 512u);
	backing.DEF_v__h3874 = DEF_v__h3874;
      }
      ++num;
      if ((backing.DEF_x3__h3439) != DEF_x3__h3439)
      {
	vcd_write_val(sim_hdl, num, DEF_x3__h3439, 512u);
	backing.DEF_x3__h3439 = DEF_x3__h3439;
      }
      ++num;
      if ((backing.DEF_x3__h3829) != DEF_x3__h3829)
      {
	vcd_write_val(sim_hdl, num, DEF_x3__h3829, 512u);
	backing.DEF_x3__h3829 = DEF_x3__h3829;
      }
      ++num;
      if ((backing.DEF_x__h1850) != DEF_x__h1850)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1850, 512u);
	backing.DEF_x__h1850 = DEF_x__h1850;
      }
      ++num;
      if ((backing.DEF_x__h502) != DEF_x__h502)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h502, 512u);
	backing.DEF_x__h502 = DEF_x__h502;
      }
      ++num;
      if ((backing.DEF_x_first__h1637) != DEF_x_first__h1637)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h1637, 512u);
	backing.DEF_x_first__h1637 = DEF_x_first__h1637;
      }
      ++num;
      if ((backing.DEF_x_first__h289) != DEF_x_first__h289)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h289, 512u);
	backing.DEF_x_first__h289 = DEF_x_first__h289;
      }
      ++num;
      if ((backing.DEF_x_wget__h1752) != DEF_x_wget__h1752)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1752, 512u);
	backing.DEF_x_wget__h1752 = DEF_x_wget__h1752;
      }
      ++num;
      if ((backing.DEF_x_wget__h404) != DEF_x_wget__h404)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h404, 512u);
	backing.DEF_x_wget__h404 = DEF_x_wget__h404;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d26, 2u);
      backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      vcd_write_val(sim_hdl, num++, DEF__read__h3130, 32u);
      backing.DEF__read__h3130 = DEF__read__h3130;
      vcd_write_val(sim_hdl, num++, DEF_b__h2243, 3u);
      backing.DEF_b__h2243 = DEF_b__h2243;
      vcd_write_val(sim_hdl, num++, DEF_b__h898, 3u);
      backing.DEF_b__h898 = DEF_b__h898;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
      backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
      backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
      backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
      backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
      backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1___d35, 2u);
      backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
      backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
      backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
      backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
      backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
      backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1___d84, 2u);
      backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      vcd_write_val(sim_hdl, num++, DEF_dCache_getToMem___d144, 539u);
      backing.DEF_dCache_getToMem___d144 = DEF_dCache_getToMem___d144;
      vcd_write_val(sim_hdl, num++, DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161, 68u);
      backing.DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161 = DEF_dreq_58_BITS_67_TO_32_59_CONCAT_dCache_getToPr_ETC___d161;
      vcd_write_val(sim_hdl, num++, DEF_dreq___d158, 68u);
      backing.DEF_dreq___d158 = DEF_dreq___d158;
      vcd_write_val(sim_hdl, num++, DEF_iCache_getToMem___d114, 539u);
      backing.DEF_iCache_getToMem___d114 = DEF_iCache_getToMem___d114;
      vcd_write_val(sim_hdl, num++, DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131, 68u);
      backing.DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131 = DEF_ireq_28_BITS_67_TO_32_29_CONCAT_iCache_getToPr_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_ireq___d128, 68u);
      backing.DEF_ireq___d128 = DEF_ireq___d128;
      vcd_write_val(sim_hdl, num++, DEF_mmioreq_first____d182, 68u);
      backing.DEF_mmioreq_first____d182 = DEF_mmioreq_first____d182;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140, 69u);
      backing.DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140 = DEF_rv_core_getDReq_35_BITS_67_TO_64_36_CONCAT_NOT_ETC___d140;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_getDReq___d135, 68u);
      backing.DEF_rv_core_getDReq___d135 = DEF_rv_core_getDReq___d135;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110, 69u);
      backing.DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110 = DEF_rv_core_getIReq_05_BITS_67_TO_64_06_CONCAT_NOT_ETC___d110;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_getIReq___d105, 68u);
      backing.DEF_rv_core_getIReq___d105 = DEF_rv_core_getIReq___d105;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_getMMIOReq___d165, 68u);
      backing.DEF_rv_core_getMMIOReq___d165 = DEF_rv_core_getMMIOReq___d165;
      vcd_write_val(sim_hdl, num++, DEF_v__h1473, 512u);
      backing.DEF_v__h1473 = DEF_v__h1473;
      vcd_write_val(sim_hdl, num++, DEF_v__h2813, 512u);
      backing.DEF_v__h2813 = DEF_v__h2813;
      vcd_write_val(sim_hdl, num++, DEF_v__h3488, 512u);
      backing.DEF_v__h3488 = DEF_v__h3488;
      vcd_write_val(sim_hdl, num++, DEF_v__h3874, 512u);
      backing.DEF_v__h3874 = DEF_v__h3874;
      vcd_write_val(sim_hdl, num++, DEF_x3__h3439, 512u);
      backing.DEF_x3__h3439 = DEF_x3__h3439;
      vcd_write_val(sim_hdl, num++, DEF_x3__h3829, 512u);
      backing.DEF_x3__h3829 = DEF_x3__h3829;
      vcd_write_val(sim_hdl, num++, DEF_x__h1850, 512u);
      backing.DEF_x__h1850 = DEF_x__h1850;
      vcd_write_val(sim_hdl, num++, DEF_x__h502, 512u);
      backing.DEF_x__h502 = DEF_x__h502;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h1637, 512u);
      backing.DEF_x_first__h1637 = DEF_x_first__h1637;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h289, 512u);
      backing.DEF_x_first__h289 = DEF_x_first__h289;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1752, 512u);
      backing.DEF_x_wget__h1752 = DEF_x_wget__h1752;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h404, 512u);
      backing.DEF_x_wget__h404 = DEF_x_wget__h404;
    }
}

void MOD_mktop_pipelined::vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing)
{
  INST_bram_memory.dump_VCD(dt, backing.INST_bram_memory);
  INST_bram_serverAdapterA_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt);
  INST_bram_serverAdapterA_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_1);
  INST_bram_serverAdapterA_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_2);
  INST_bram_serverAdapterA_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_3);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeDeq);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeEnq);
  INST_bram_serverAdapterA_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterA_outData_dequeueing);
  INST_bram_serverAdapterA_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_enqw);
  INST_bram_serverAdapterA_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_ff);
  INST_bram_serverAdapterA_s1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1);
  INST_bram_serverAdapterA_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1_1);
  INST_bram_serverAdapterA_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterA_writeWithResp);
  INST_bram_serverAdapterB_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt);
  INST_bram_serverAdapterB_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_1);
  INST_bram_serverAdapterB_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_2);
  INST_bram_serverAdapterB_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_3);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeDeq);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeEnq);
  INST_bram_serverAdapterB_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterB_outData_dequeueing);
  INST_bram_serverAdapterB_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_enqw);
  INST_bram_serverAdapterB_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_ff);
  INST_bram_serverAdapterB_s1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1);
  INST_bram_serverAdapterB_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1_1);
  INST_bram_serverAdapterB_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterB_writeWithResp);
  INST_cycle_count.dump_VCD(dt, backing.INST_cycle_count);
  INST_dreq.dump_VCD(dt, backing.INST_dreq);
  INST_ireq.dump_VCD(dt, backing.INST_ireq);
  INST_mmioreq.dump_VCD(dt, backing.INST_mmioreq);
}

void MOD_mktop_pipelined::vcd_submodules(tVCDDumpType dt,
					 unsigned int levels,
					 MOD_mktop_pipelined &backing)
{
  INST_dCache.dump_VCD(dt, levels, backing.INST_dCache);
  INST_iCache.dump_VCD(dt, levels, backing.INST_iCache);
  INST_rv_core.dump_VCD(dt, levels, backing.INST_rv_core);
}
