{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 17:03:04 2026 " "Info: Processing started: Sat Jan 31 17:03:04 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[5\] " "Warning: Node \"texts:texts_u0\|bar_x\[5\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[6\] " "Warning: Node \"texts:texts_u0\|bar_x\[6\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[8\] " "Warning: Node \"texts:texts_u0\|bar_x\[8\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~5 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~5\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~6 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~6\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~0 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~0\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~1 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~1\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~3 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~3\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~7 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~7\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~2 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~2\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~4 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~4\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register snake:snake_u0\|body_e\[116\] register finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 51.37 MHz 19.468 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 51.37 MHz between source register \"snake:snake_u0\|body_e\[116\]\" and destination register \"finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]\" (period= 19.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.517 ns + Longest register register " "Info: + Longest register to register delay is 11.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[116\] 1 REG LCFF_X27_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[116\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[116] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.322 ns) 1.577 ns snake:snake_u0\|SNAKE_ON~89 2 COMB LCCOMB_X25_Y10_N16 1 " "Info: 2: + IC(1.255 ns) + CELL(0.322 ns) = 1.577 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { snake:snake_u0|body_e[116] snake:snake_u0|SNAKE_ON~89 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 2.305 ns snake:snake_u0\|SNAKE_ON~91 3 COMB LCCOMB_X25_Y10_N18 1 " "Info: 3: + IC(0.550 ns) + CELL(0.178 ns) = 2.305 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~91'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { snake:snake_u0|SNAKE_ON~89 snake:snake_u0|SNAKE_ON~91 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.545 ns) 4.073 ns snake:snake_u0\|SNAKE_ON~92 4 COMB LCCOMB_X24_Y8_N20 1 " "Info: 4: + IC(1.223 ns) + CELL(0.545 ns) = 4.073 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~92'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { snake:snake_u0|SNAKE_ON~91 snake:snake_u0|SNAKE_ON~92 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.545 ns) 4.925 ns snake:snake_u0\|SNAKE_ON~106 5 COMB LCCOMB_X24_Y8_N24 1 " "Info: 5: + IC(0.307 ns) + CELL(0.545 ns) = 4.925 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { snake:snake_u0|SNAKE_ON~92 snake:snake_u0|SNAKE_ON~106 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.545 ns) 7.361 ns snake:snake_u0\|SNAKE_ON~214 6 COMB LCCOMB_X31_Y14_N10 1 " "Info: 6: + IC(1.891 ns) + CELL(0.545 ns) = 7.361 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~214'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { snake:snake_u0|SNAKE_ON~106 snake:snake_u0|SNAKE_ON~214 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.178 ns) 9.221 ns snake:snake_u0\|SNAKE_ON~215 7 COMB LCCOMB_X15_Y14_N6 2 " "Info: 7: + IC(1.682 ns) + CELL(0.178 ns) = 9.221 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 2; COMB Node = 'snake:snake_u0\|SNAKE_ON~215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.178 ns) 10.247 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~21 8 COMB LCCOMB_X11_Y14_N22 1 " "Info: 8: + IC(0.848 ns) + CELL(0.178 ns) = 10.247 ns; Loc. = LCCOMB_X11_Y14_N22; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 10.714 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~22 9 COMB LCCOMB_X11_Y14_N24 1 " "Info: 9: + IC(0.289 ns) + CELL(0.178 ns) = 10.714 ns; Loc. = LCCOMB_X11_Y14_N24; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.178 ns) 11.421 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~23 10 COMB LCCOMB_X10_Y14_N10 1 " "Info: 10: + IC(0.529 ns) + CELL(0.178 ns) = 11.421 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.517 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 11 REG LCFF_X10_Y14_N11 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 11.517 ns; Loc. = LCFF_X10_Y14_N11; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.943 ns ( 25.55 % ) " "Info: Total cell delay = 2.943 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.574 ns ( 74.45 % ) " "Info: Total interconnect delay = 8.574 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.517 ns" { snake:snake_u0|body_e[116] snake:snake_u0|SNAKE_ON~89 snake:snake_u0|SNAKE_ON~91 snake:snake_u0|SNAKE_ON~92 snake:snake_u0|SNAKE_ON~106 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.517 ns" { snake:snake_u0|body_e[116] {} snake:snake_u0|SNAKE_ON~89 {} snake:snake_u0|SNAKE_ON~91 {} snake:snake_u0|SNAKE_ON~92 {} snake:snake_u0|SNAKE_ON~106 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 1.255ns 0.550ns 1.223ns 0.307ns 1.891ns 1.682ns 0.848ns 0.289ns 0.529ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.712 ns - Smallest " "Info: - Smallest clock skew is -7.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1771 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1771; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 3 REG LCFF_X10_Y14_N11 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X10_Y14_N11; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 10.573 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 10.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.879 ns) 3.168 ns snake:snake_u0\|head_y_register\[5\] 2 REG LCFF_X15_Y10_N3 134 " "Info: 2: + IC(1.263 ns) + CELL(0.879 ns) = 3.168 ns; Loc. = LCFF_X15_Y10_N3; Fanout = 134; REG Node = 'snake:snake_u0\|head_y_register\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.178 ns) 5.473 ns snake:snake_u0\|ITEM_ATE~6 3 COMB LCCOMB_X14_Y9_N2 1 " "Info: 3: + IC(2.127 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.491 ns) 6.266 ns snake:snake_u0\|ITEM_ATE~7 4 COMB LCCOMB_X14_Y9_N16 1 " "Info: 4: + IC(0.302 ns) + CELL(0.491 ns) = 6.266 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 6.892 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X14_Y9_N12 8 " "Info: 5: + IC(0.304 ns) + CELL(0.322 ns) = 6.892 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 8; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 8.980 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G3 126 " "Info: 6: + IC(2.088 ns) + CELL(0.000 ns) = 8.980 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 10.573 ns snake:snake_u0\|body_e\[116\] 7 REG LCFF_X27_Y13_N17 4 " "Info: 7: + IC(0.991 ns) + CELL(0.602 ns) = 10.573 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[116\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[116] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.498 ns ( 33.08 % ) " "Info: Total cell delay = 3.498 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.075 ns ( 66.92 % ) " "Info: Total interconnect delay = 7.075 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[116] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[116] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[116] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[116] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.517 ns" { snake:snake_u0|body_e[116] snake:snake_u0|SNAKE_ON~89 snake:snake_u0|SNAKE_ON~91 snake:snake_u0|SNAKE_ON~92 snake:snake_u0|SNAKE_ON~106 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.517 ns" { snake:snake_u0|body_e[116] {} snake:snake_u0|SNAKE_ON~89 {} snake:snake_u0|SNAKE_ON~91 {} snake:snake_u0|SNAKE_ON~92 {} snake:snake_u0|SNAKE_ON~106 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~21 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~22 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~23 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 1.255ns 0.550ns 1.223ns 0.307ns 1.891ns 1.682ns 0.848ns 0.289ns 0.529ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[116] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[116] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 94 " "Warning: Circuit may not operate. Detected 94 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "snake:snake_u0\|body_e\[107\] snake:snake_u0\|body_e\[108\] CLOCK_50 1.752 ns " "Info: Found hold time violation between source  pin or register \"snake:snake_u0\|body_e\[107\]\" and destination pin or register \"snake:snake_u0\|body_e\[108\]\" for clock \"CLOCK_50\" (Hold time is 1.752 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.523 ns + Largest " "Info: + Largest clock skew is 2.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 10.561 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 10.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.879 ns) 3.168 ns snake:snake_u0\|head_y_register\[5\] 2 REG LCFF_X15_Y10_N3 134 " "Info: 2: + IC(1.263 ns) + CELL(0.879 ns) = 3.168 ns; Loc. = LCFF_X15_Y10_N3; Fanout = 134; REG Node = 'snake:snake_u0\|head_y_register\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.178 ns) 5.473 ns snake:snake_u0\|ITEM_ATE~6 3 COMB LCCOMB_X14_Y9_N2 1 " "Info: 3: + IC(2.127 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.491 ns) 6.266 ns snake:snake_u0\|ITEM_ATE~7 4 COMB LCCOMB_X14_Y9_N16 1 " "Info: 4: + IC(0.302 ns) + CELL(0.491 ns) = 6.266 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 6.892 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X14_Y9_N12 8 " "Info: 5: + IC(0.304 ns) + CELL(0.322 ns) = 6.892 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 8; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 8.980 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G3 126 " "Info: 6: + IC(2.088 ns) + CELL(0.000 ns) = 8.980 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 10.561 ns snake:snake_u0\|body_e\[108\] 7 REG LCFF_X30_Y19_N1 4 " "Info: 7: + IC(0.979 ns) + CELL(0.602 ns) = 10.561 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[108\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[108] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.498 ns ( 33.12 % ) " "Info: Total cell delay = 3.498 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.063 ns ( 66.88 % ) " "Info: Total interconnect delay = 7.063 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[108] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[108] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.038 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 8.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.879 ns) 3.198 ns items:items_u0\|item_y_register\[6\] 2 REG LCFF_X14_Y9_N9 139 " "Info: 2: + IC(1.293 ns) + CELL(0.879 ns) = 3.198 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 139; REG Node = 'items:items_u0\|item_y_register\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { CLOCK_50 items:items_u0|item_y_register[6] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.322 ns) 3.895 ns snake:snake_u0\|ITEM_ATE~3 3 COMB LCCOMB_X14_Y9_N18 1 " "Info: 3: + IC(0.375 ns) + CELL(0.322 ns) = 3.895 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { items:items_u0|item_y_register[6] snake:snake_u0|ITEM_ATE~3 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 4.369 ns snake:snake_u0\|ITEM_ATE 4 COMB LCCOMB_X14_Y9_N12 8 " "Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 4.369 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 8; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 6.457 ns snake:snake_u0\|ITEM_ATE~clkctrl 5 COMB CLKCTRL_G3 126 " "Info: 5: + IC(2.088 ns) + CELL(0.000 ns) = 6.457 ns; Loc. = CLKCTRL_G3; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 8.038 ns snake:snake_u0\|body_e\[107\] 6 REG LCFF_X30_Y19_N17 4 " "Info: 6: + IC(0.979 ns) + CELL(0.602 ns) = 8.038 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[107\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[107] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.007 ns ( 37.41 % ) " "Info: Total cell delay = 3.007 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.031 ns ( 62.59 % ) " "Info: Total interconnect delay = 5.031 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.038 ns" { CLOCK_50 items:items_u0|item_y_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[107] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.038 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[107] {} } { 0.000ns 0.000ns 1.293ns 0.375ns 0.296ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[108] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[108] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.038 ns" { CLOCK_50 items:items_u0|item_y_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[107] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.038 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[107] {} } { 0.000ns 0.000ns 1.293ns 0.375ns 0.296ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.780 ns - Shortest register register " "Info: - Shortest register to register delay is 0.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[107\] 1 REG LCFF_X30_Y19_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[107\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[107] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.413 ns) 0.780 ns snake:snake_u0\|body_e\[108\] 2 REG LCFF_X30_Y19_N1 4 " "Info: 2: + IC(0.367 ns) + CELL(0.413 ns) = 0.780 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[108\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { snake:snake_u0|body_e[107] snake:snake_u0|body_e[108] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 52.95 % ) " "Info: Total cell delay = 0.413 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.367 ns ( 47.05 % ) " "Info: Total interconnect delay = 0.367 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { snake:snake_u0|body_e[107] snake:snake_u0|body_e[108] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.780 ns" { snake:snake_u0|body_e[107] {} snake:snake_u0|body_e[108] {} } { 0.000ns 0.367ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { CLOCK_50 snake:snake_u0|head_y_register[5] snake:snake_u0|ITEM_ATE~6 snake:snake_u0|ITEM_ATE~7 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[108] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { CLOCK_50 {} CLOCK_50~combout {} snake:snake_u0|head_y_register[5] {} snake:snake_u0|ITEM_ATE~6 {} snake:snake_u0|ITEM_ATE~7 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[108] {} } { 0.000ns 0.000ns 1.263ns 2.127ns 0.302ns 0.304ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.491ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.038 ns" { CLOCK_50 items:items_u0|item_y_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[107] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.038 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[107] {} } { 0.000ns 0.000ns 1.293ns 0.375ns 0.296ns 2.088ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { snake:snake_u0|body_e[107] snake:snake_u0|body_e[108] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.780 ns" { snake:snake_u0|body_e[107] {} snake:snake_u0|body_e[108] {} } { 0.000ns 0.367ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button_controller:button_controller_u0\|key_sync\[3\] KEY\[3\] CLOCK_50 3.847 ns register " "Info: tsu for register \"button_controller:button_controller_u0\|key_sync\[3\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 3.847 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.748 ns + Longest pin register " "Info: + Longest pin to register delay is 6.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.461 ns) + CELL(0.413 ns) 6.748 ns button_controller:button_controller_u0\|key_sync\[3\] 2 REG LCFF_X47_Y10_N21 2 " "Info: 2: + IC(5.461 ns) + CELL(0.413 ns) = 6.748 ns; Loc. = LCFF_X47_Y10_N21; Fanout = 2; REG Node = 'button_controller:button_controller_u0\|key_sync\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { KEY[3] button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 19.07 % ) " "Info: Total cell delay = 1.287 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.461 ns ( 80.93 % ) " "Info: Total interconnect delay = 5.461 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { KEY[3] button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|key_sync[3] {} } { 0.000ns 0.000ns 5.461ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1771 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1771; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns button_controller:button_controller_u0\|key_sync\[3\] 3 REG LCFF_X47_Y10_N21 2 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X47_Y10_N21; Fanout = 2; REG Node = 'button_controller:button_controller_u0\|key_sync\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|key_sync[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { KEY[3] button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|key_sync[3] {} } { 0.000ns 0.000ns 5.461ns } { 0.000ns 0.874ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|key_sync[3] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\] 11.777 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\]\" is 11.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.871 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1771 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1771; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 2.871 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\] 3 REG LCFF_X14_Y13_N27 5 " "Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X14_Y13_N27; Fanout = 5; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.70 % ) " "Info: Total cell delay = 1.628 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.243 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.629 ns + Longest register pin " "Info: + Longest register to pin delay is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\] 1 REG LCFF_X14_Y13_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N27; Fanout = 5; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.779 ns) + CELL(2.850 ns) 8.629 ns LEDG\[1\] 2 PIN PIN_U21 0 " "Info: 2: + IC(5.779 ns) + CELL(2.850 ns) = 8.629 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] LEDG[1] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 33.03 % ) " "Info: Total cell delay = 2.850 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.779 ns ( 66.97 % ) " "Info: Total interconnect delay = 5.779 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] LEDG[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] {} LEDG[1] {} } { 0.000ns 5.779ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] LEDG[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[1] {} LEDG[1] {} } { 0.000ns 5.779ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[7\] LEDR\[7\] 6.709 ns Longest " "Info: Longest tpd from source pin \"SW\[7\]\" to destination pin \"LEDR\[7\]\" is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.688 ns) + CELL(2.995 ns) 6.709 ns LEDR\[7\] 2 PIN PIN_U18 0 " "Info: 2: + IC(2.688 ns) + CELL(2.995 ns) = 6.709 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.021 ns ( 59.93 % ) " "Info: Total cell delay = 4.021 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 40.07 % ) " "Info: Total interconnect delay = 2.688 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { SW[7] {} SW[7]~combout {} LEDR[7] {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 1.026ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button_controller:button_controller_u0\|sw_sync\[0\] SW\[0\] CLOCK_50 0.777 ns register " "Info: th for register \"button_controller:button_controller_u0\|sw_sync\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 0.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1771 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1771; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns button_controller:button_controller_u0\|sw_sync\[0\] 3 REG LCFF_X48_Y10_N3 1 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X48_Y10_N3; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|sw_sync\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|sw_sync[0] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.372 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.178 ns) 2.276 ns button_controller:button_controller_u0\|sw_sync\[0\]~feeder 2 COMB LCCOMB_X48_Y10_N2 1 " "Info: 2: + IC(1.072 ns) + CELL(0.178 ns) = 2.276 ns; Loc. = LCCOMB_X48_Y10_N2; Fanout = 1; COMB Node = 'button_controller:button_controller_u0\|sw_sync\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { SW[0] button_controller:button_controller_u0|sw_sync[0]~feeder } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.372 ns button_controller:button_controller_u0\|sw_sync\[0\] 3 REG LCFF_X48_Y10_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.372 ns; Loc. = LCFF_X48_Y10_N3; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|sw_sync\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { button_controller:button_controller_u0|sw_sync[0]~feeder button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 54.81 % ) " "Info: Total cell delay = 1.300 ns ( 54.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 45.19 % ) " "Info: Total interconnect delay = 1.072 ns ( 45.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { SW[0] button_controller:button_controller_u0|sw_sync[0]~feeder button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { SW[0] {} SW[0]~combout {} button_controller:button_controller_u0|sw_sync[0]~feeder {} button_controller:button_controller_u0|sw_sync[0] {} } { 0.000ns 0.000ns 1.072ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|sw_sync[0] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { SW[0] button_controller:button_controller_u0|sw_sync[0]~feeder button_controller:button_controller_u0|sw_sync[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { SW[0] {} SW[0]~combout {} button_controller:button_controller_u0|sw_sync[0]~feeder {} button_controller:button_controller_u0|sw_sync[0] {} } { 0.000ns 0.000ns 1.072ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 17:03:07 2026 " "Info: Processing ended: Sat Jan 31 17:03:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
