$date
	Sat Jun 21 11:04:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_det_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$var integer 32 $ i [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var reg 2 ) state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
bx $
x#
0"
x!
$end
#2000
0#
b0 $
#5000
0!
b0 )
1"
#10000
0"
#15000
b1 )
1"
#20000
0"
#22000
1#
b1 $
#25000
b10 )
1"
#30000
0"
#35000
b11 )
1"
#40000
0"
#42000
0#
b10 $
#45000
1!
b1 )
1"
#50000
0"
#55000
0!
1"
#60000
0"
#62000
1#
b11 $
#65000
b10 )
1"
#70000
0"
#75000
b11 )
1"
#80000
0"
#82000
0#
b100 $
#85000
1!
b1 )
1"
#90000
0"
#95000
0!
1"
#100000
0"
#102000
1#
b101 $
#105000
b10 )
1"
#110000
0"
#115000
b11 )
1"
#120000
0"
#122000
0#
b110 $
#125000
1!
b1 )
1"
#130000
0"
#135000
0!
1"
#140000
0"
#142000
1#
b111 $
#145000
b10 )
1"
#150000
0"
#155000
b11 )
1"
#160000
0"
#162000
0#
b1000 $
#165000
1!
b1 )
1"
#170000
0"
#175000
0!
1"
#180000
0"
#182000
1#
b1001 $
#185000
b10 )
1"
#190000
0"
#195000
b11 )
1"
#200000
0"
#202000
b1010 $
#205000
b0 )
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
#375000
1"
#380000
0"
#385000
1"
#390000
0"
#395000
1"
#400000
0"
#402000
