#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 07 05:39:42 2017
# Process ID: 3724
# Current directory: C:/SHE_0_60_9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4612 C:\SHE_0_60_9\SHE_0_60_9.xpr
# Log file: C:/SHE_0_60_9/vivado.log
# Journal file: C:/SHE_0_60_9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SHE_0_60_9/SHE_0_60_9.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/USUARIO/Desktop/TFG/Zybo/SHE_0_60_9' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/archivos vivado/ip_repo', nor could it be found using path 'C:/Users/USUARIO/Desktop/TFG/Zybo/archivos vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/archivos vivado/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Write_register_m_inst_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 760.340 ; gain = 103.195
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:Modulador_m_instant:1.0 - Modulador_m_instant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:Write_register_m_inst:1.0 - Write_register_m_inst_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 824.234 ; gain = 37.266
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lte_3gpp_mimo_decoder:3.0 lte_3gpp_mimo_decoder_0
WARNING: [IP_Flow 19-2162] IP 'design_1_lte_3gpp_mimo_decoder_0_0' is locked:
* IP 'design_1_lte_3gpp_mimo_decoder_0_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
endgroup
delete_bd_objs [get_bd_cells lte_3gpp_mimo_decoder_0]
delete_bd_objs [get_bd_nets Write_register_m_inst_0_ma] [get_bd_nets Write_register_m_inst_0_Fsw] [get_bd_nets Write_register_m_inst_0_ena] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  c:/SHE_0_60_9 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
</Write_register_m_inst_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_net [get_bd_pins Write_register_m_inst_0/ma] [get_bd_pins Modulador_m_instant_0/ma2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/Fsw] [get_bd_pins Modulador_m_instant_0/Fsw2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ena] [get_bd_pins Modulador_m_instant_0/ena]
ipx::edit_ip_in_project -upgrade true -name Write_register_m_inst_v1_0_project -directory C:/SHE_0_60_9/SHE_0_60_9.tmp/Write_register_m_inst_v1_0_project c:/SHE_0_60_9/ip_repo_modif/Write_register_m_inst_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 872.828 ; gain = 5.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 873.008 ; gain = 5.230
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/she_0_60_9/she_0_60_9.tmp/write_register_m_inst_v1_0_project/Write_register_m_inst_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 07 05:49:24 2017...
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets Write_register_m_inst_0_ma] [get_bd_nets Write_register_m_inst_0_Fsw] [get_bd_nets Write_register_m_inst_0_ena] [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  {c:/SHE_0_60_9 C:/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Write_register_m_inst:1.0'. The one found in IP location 'c:/SHE_0_60_9/ip_repo_modif/Write_register_m_inst_1.0' will take precedence over the same IP in location c:/ip_repo/Write_register_m_inst_1.0
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/SHE_0_60_9/ip_repo_modif/Write_register_m_inst_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.820 ; gain = 0.000
report_ip_status -name ip_status
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 899.090 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
delete_bd_objs [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  c:/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
set_property  ip_repo_paths  {c:/ip_repo C:/SHE_0_60_9} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 900.633 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Write_register_m_inst_v1_0_project -directory C:/SHE_0_60_9/SHE_0_60_9.tmp/Write_register_m_inst_v1_0_project c:/ip_repo/Write_register_m_inst_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 919.379 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SHE_0_60_9'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.379 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\ip_repo\Write_register_m_inst_1.0\xilinx.com_user_Write_register_m_inst_1.0.zip} [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/she_0_60_9/she_0_60_9.tmp/write_register_m_inst_v1_0_project/Write_register_m_inst_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 07 05:55:55 2017...
close_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 955.461 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ip_repo'
delete_bd_objs [get_bd_cells Write_register_m_inst_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
</Write_register_m_inst_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_net [get_bd_pins Write_register_m_inst_0/ma] [get_bd_pins Modulador_m_instant_0/ma2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/Fsw] [get_bd_pins Modulador_m_instant_0/Fsw2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ena] [get_bd_pins Modulador_m_instant_0/ena]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/processing_system7_0_axi_periph/ACLK
/processing_system7_0_axi_periph/S00_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 966.844 ; gain = 11.383
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 966.844 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 986.863 ; gain = 20.020
create_bd_cell: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 986.863 ; gain = 20.020
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</Write_register_m_inst_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 986.863 ; gain = 20.020
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins Modulador_m_instant_0/Clk_inv]
save_bd_design
Wrote  : <C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1081.656 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Modulador_m_instant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Write_register_m_inst_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Aug 07 06:07:42 2017] Launched synth_1...
Run output will be captured here: C:/SHE_0_60_9/SHE_0_60_9.runs/synth_1/runme.log
[Mon Aug 07 06:07:42 2017] Launched impl_1...
Run output will be captured here: C:/SHE_0_60_9/SHE_0_60_9.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:41 ; elapsed = 00:03:20 . Memory (MB): peak = 1102.867 ; gain = 21.211
file copy -force C:/SHE_0_60_9/SHE_0_60_9.runs/impl_1/design_1_wrapper.sysdef C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 07 06:26:51 2017...
