INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/signal_generation_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_generation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/reg_file_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/decode_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/bus_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/unitTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitTest
WARNING: [VRFC 10-1581] illegal format specifier ( for display [../../../../../test_brbs.vh:34]
WARNING: [VRFC 10-1581] illegal format specifier ( for display [../../../../../test_brcs.vh:34]
WARNING: [VRFC 10-1581] illegal format specifier ( for display [../../../../../test_rjmp.vh:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/unitTestCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitTestCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab04_skel/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
