

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1'
================================================================
* Date:           Mon Oct 13 17:12:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1_VITIS_LOOP_92_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    704|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     210|    776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln103_2_fu_143_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln103_fu_210_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln106_fu_258_p2       |         +|   0|  0|  38|          31|           2|
    |add_ln92_fu_191_p2        |         +|   0|  0|  38|          31|           1|
    |add_ln94_2_fu_227_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln94_3_fu_181_p2      |         +|   0|  0|  42|          35|          35|
    |add_ln94_fu_303_p2        |         +|   0|  0|  39|          32|           1|
    |s_12_fu_276_p2            |         +|   0|  0|  39|          32|          32|
    |icmp_ln103_fu_138_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln106_fu_252_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln92_fu_133_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_fu_297_p2       |      icmp|   0|  0|  39|          32|           1|
    |cnt_4_fu_309_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln103_1_fu_283_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln103_2_fu_216_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln103_3_fu_290_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln103_fu_149_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln106_fu_264_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 704|         436|         377|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |c_4_fu_58                         |   9|          2|   31|         62|
    |cnt_fu_46                         |   9|          2|   32|         64|
    |indvar_flatten_fu_62              |   9|          2|   62|        124|
    |r_fu_50                           |   9|          2|   31|         62|
    |s_fu_54                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|  191|        382|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_4_fu_58                         |  31|   0|   31|          0|
    |cnt_fu_46                         |  32|   0|   32|          0|
    |icmp_ln103_reg_379                |   1|   0|    1|          0|
    |icmp_ln103_reg_379_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln92_reg_372                 |   1|   0|    1|          0|
    |icmp_ln92_reg_372_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_62              |  62|   0|   62|          0|
    |r_fu_50                           |  31|   0|   31|          0|
    |s_fu_54                           |  32|   0|   32|          0|
    |trunc_ln94_4_reg_383              |  11|   0|   17|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 210|   0|  216|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1|  return value|
|total_rows      |   in|   32|     ap_none|                                                                    total_rows|        scalar|
|mul_ln250       |   in|   62|     ap_none|                                                                     mul_ln250|        scalar|
|M_e_address0    |  out|   17|   ap_memory|                                                                           M_e|         array|
|M_e_ce0         |  out|    1|   ap_memory|                                                                           M_e|         array|
|M_e_q0          |   in|   32|   ap_memory|                                                                           M_e|         array|
|s_1_out         |  out|   32|      ap_vld|                                                                       s_1_out|       pointer|
|s_1_out_ap_vld  |  out|    1|      ap_vld|                                                                       s_1_out|       pointer|
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [fmm_hls_greedy_potential.cpp:91->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 6 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:254]   --->   Operation 8 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_4 = alloca i32 1" [fmm_hls_greedy_potential.cpp:88->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 9 'alloca' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln250_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln250"   --->   Operation 11 'read' 'mul_ln250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%total_rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_rows"   --->   Operation 12 'read' 'total_rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln88 = store i31 0, i31 %c_4" [fmm_hls_greedy_potential.cpp:88->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 14 'store' 'store_ln88' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln102 = store i32 0, i32 %s" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:254]   --->   Operation 15 'store' 'store_ln102' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln92 = store i31 0, i31 %r" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 16 'store' 'store_ln92' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln91 = store i32 0, i32 %cnt" [fmm_hls_greedy_potential.cpp:91->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 17 'store' 'store_ln91' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_3 = load i31 %r" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 19 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i31 %r_3" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 21 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln92 = icmp_slt  i32 %zext_ln92, i32 %total_rows_read" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 22 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.60ns)   --->   "%icmp_ln103 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln250_read" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 23 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.60ns)   --->   "%add_ln103_2 = add i62 %indvar_flatten_load, i62 1" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 24 'add' 'add_ln103_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %_ZL13column_weightRK6Matrixi.exit.i.i, void %_ZL13num_additionsRK6Matrix.exit.i.exitStub" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 25 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln103 = select i1 %icmp_ln92, i31 %r_3, i31 0" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 26 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i31 %select_ln103" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 27 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln94, i8 0" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = trunc i31 %select_ln103" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 29 'trunc' 'trunc_ln94_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln94_3, i6 0" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 30 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.02ns)   --->   "%add_ln94_3 = add i35 %p_shl, i35 %p_shl8" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 31 'add' 'add_ln94_3' <Predicate = (!icmp_ln103)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = trunc i35 %add_ln94_3" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 32 'trunc' 'trunc_ln94_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.89ns)   --->   "%add_ln92 = add i31 %select_ln103, i31 1" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 33 'add' 'add_ln92' <Predicate = (!icmp_ln103)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%store_ln103 = store i62 %add_ln103_2, i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 34 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.14>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln92 = store i31 %add_ln92, i31 %r" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 35 'store' 'store_ln92' <Predicate = (!icmp_ln103)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c_4_load = load i31 %c_4" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 36 'load' 'c_4_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.89ns)   --->   "%add_ln103 = add i31 %c_4_load, i31 1" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 37 'add' 'add_ln103' <Predicate = (!icmp_ln103 & !icmp_ln92)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln103_2 = select i1 %icmp_ln92, i31 %c_4_load, i31 %add_ln103" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 38 'select' 'select_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln92_2 = trunc i31 %select_ln103_2" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 39 'trunc' 'trunc_ln92_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln94_2 = add i17 %trunc_ln94_4, i17 %trunc_ln92_2" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 40 'add' 'add_ln94_2' <Predicate = (!icmp_ln103)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i17 %add_ln94_2" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 41 'zext' 'zext_ln94' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln94" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 42 'getelementptr' 'M_e_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.41ns)   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 43 'load' 'M_e_load' <Predicate = (!icmp_ln103)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 44 [1/1] (1.14ns)   --->   "%store_ln88 = store i31 %select_ln103_2, i31 %c_4" [fmm_hls_greedy_potential.cpp:88->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 44 'store' 'store_ln88' <Predicate = (!icmp_ln103)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 6.13>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cnt_3 = load i32 %cnt" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 45 'load' 'cnt_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%s_11 = load i32 %s" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 46 'load' 's_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:254]   --->   Operation 47 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %cnt_3" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 48 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln106 = icmp_sgt  i32 %cnt_3, i32 0" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 49 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.89ns)   --->   "%add_ln106 = add i31 %trunc_ln92, i31 2147483647" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 50 'add' 'add_ln106' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node s_12)   --->   "%select_ln106 = select i1 %icmp_ln106, i31 %add_ln106, i31 0" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 51 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node s_12)   --->   "%zext_ln106 = zext i31 %select_ln106" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 52 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.91ns) (out node of the LUT)   --->   "%s_12 = add i32 %zext_ln106, i32 %s_11" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 53 'add' 's_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:254]   --->   Operation 54 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_1_VITIS_LOOP_92_1_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.65ns)   --->   "%select_ln103_1 = select i1 %icmp_ln92, i32 %cnt_3, i32 0" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 56 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:104->fmm_hls_greedy_potential.cpp:254]   --->   Operation 57 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.65ns)   --->   "%select_ln103_3 = select i1 %icmp_ln92, i32 %s_11, i32 %s_12" [fmm_hls_greedy_potential.cpp:103->fmm_hls_greedy_potential.cpp:254]   --->   Operation 58 'select' 'select_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:93->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 59 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 60 [1/2] ( I:2.41ns O:2.41ns )   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 60 'load' 'M_e_load' <Predicate = (!icmp_ln103)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 61 [1/1] (1.91ns)   --->   "%icmp_ln94 = icmp_ne  i32 %M_e_load, i32 0" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 61 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln103)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln94 = add i32 %select_ln103_1, i32 1" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 62 'add' 'add_ln94' <Predicate = (!icmp_ln103)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.65ns)   --->   "%cnt_4 = select i1 %icmp_ln94, i32 %add_ln94, i32 %select_ln103_1" [fmm_hls_greedy_potential.cpp:94->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 63 'select' 'cnt_4' <Predicate = (!icmp_ln103)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.14ns)   --->   "%store_ln102 = store i32 %select_ln103_3, i32 %s" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:254]   --->   Operation 64 'store' 'store_ln102' <Predicate = (!icmp_ln103)> <Delay = 1.14>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%store_ln91 = store i32 %cnt_4, i32 %cnt" [fmm_hls_greedy_potential.cpp:91->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 65 'store' 'store_ln91' <Predicate = (!icmp_ln103)> <Delay = 1.14>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body.i.i.i" [fmm_hls_greedy_potential.cpp:92->fmm_hls_greedy_potential.cpp:105->fmm_hls_greedy_potential.cpp:254]   --->   Operation 66 'br' 'br_ln92' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_1_out, i32 %s_12" [fmm_hls_greedy_potential.cpp:106->fmm_hls_greedy_potential.cpp:254]   --->   Operation 67 'write' 'write_ln106' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln103)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln250]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnt                 (alloca        ) [ 01111]
r                   (alloca        ) [ 01100]
s                   (alloca        ) [ 01111]
c_4                 (alloca        ) [ 01110]
indvar_flatten      (alloca        ) [ 01100]
mul_ln250_read      (read          ) [ 01100]
total_rows_read     (read          ) [ 01100]
store_ln0           (store         ) [ 00000]
store_ln88          (store         ) [ 00000]
store_ln102         (store         ) [ 00000]
store_ln92          (store         ) [ 00000]
store_ln91          (store         ) [ 00000]
br_ln0              (br            ) [ 00000]
r_3                 (load          ) [ 00000]
indvar_flatten_load (load          ) [ 00000]
zext_ln92           (zext          ) [ 00000]
icmp_ln92           (icmp          ) [ 01011]
icmp_ln103          (icmp          ) [ 01111]
add_ln103_2         (add           ) [ 00000]
br_ln103            (br            ) [ 00000]
select_ln103        (select        ) [ 00000]
trunc_ln94          (trunc         ) [ 00000]
p_shl               (bitconcatenate) [ 00000]
trunc_ln94_3        (trunc         ) [ 00000]
p_shl8              (bitconcatenate) [ 00000]
add_ln94_3          (add           ) [ 00000]
trunc_ln94_4        (trunc         ) [ 01010]
add_ln92            (add           ) [ 00000]
store_ln103         (store         ) [ 00000]
store_ln92          (store         ) [ 00000]
c_4_load            (load          ) [ 00000]
add_ln103           (add           ) [ 00000]
select_ln103_2      (select        ) [ 00000]
trunc_ln92_2        (trunc         ) [ 00000]
add_ln94_2          (add           ) [ 00000]
zext_ln94           (zext          ) [ 00000]
M_e_addr            (getelementptr ) [ 01001]
store_ln88          (store         ) [ 00000]
cnt_3               (load          ) [ 00000]
s_11                (load          ) [ 00000]
specpipeline_ln104  (specpipeline  ) [ 00000]
trunc_ln92          (trunc         ) [ 00000]
icmp_ln106          (icmp          ) [ 00000]
add_ln106           (add           ) [ 00000]
select_ln106        (select        ) [ 00000]
zext_ln106          (zext          ) [ 00000]
s_12                (add           ) [ 00000]
specpipeline_ln104  (specpipeline  ) [ 00000]
specloopname_ln0    (specloopname  ) [ 00000]
select_ln103_1      (select        ) [ 00000]
specpipeline_ln104  (specpipeline  ) [ 00000]
select_ln103_3      (select        ) [ 00000]
specpipeline_ln93   (specpipeline  ) [ 00000]
M_e_load            (load          ) [ 00000]
icmp_ln94           (icmp          ) [ 00000]
add_ln94            (add           ) [ 00000]
cnt_4               (select        ) [ 00000]
store_ln102         (store         ) [ 00000]
store_ln91          (store         ) [ 00000]
br_ln92             (br            ) [ 00000]
write_ln106         (write         ) [ 00000]
ret_ln0             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln250">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_103_1_VITIS_LOOP_92_1_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="cnt_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mul_ln250_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="62" slack="0"/>
<pin id="68" dir="0" index="1" bw="62" slack="0"/>
<pin id="69" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln250_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="total_rows_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_rows_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln106_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="M_e_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="17" slack="0"/>
<pin id="89" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln88_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="31" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln102_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln92_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="31" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln91_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="r_3_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="1"/>
<pin id="125" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_3/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="62" slack="1"/>
<pin id="128" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln92_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln92_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln103_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="62" slack="0"/>
<pin id="140" dir="0" index="1" bw="62" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln103_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln103_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="0" index="2" bw="31" slack="0"/>
<pin id="153" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln94_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_shl_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="35" slack="0"/>
<pin id="163" dir="0" index="1" bw="27" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln94_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94_3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_shl8_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="35" slack="0"/>
<pin id="175" dir="0" index="1" bw="29" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln94_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="35" slack="0"/>
<pin id="183" dir="0" index="1" bw="35" slack="0"/>
<pin id="184" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln94_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="35" slack="0"/>
<pin id="189" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94_4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln92_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln103_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="62" slack="0"/>
<pin id="199" dir="0" index="1" bw="62" slack="1"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln92_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="c_4_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="2"/>
<pin id="209" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_4_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln103_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln103_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="0" index="2" bw="31" slack="0"/>
<pin id="220" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln92_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln94_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="1"/>
<pin id="229" dir="0" index="1" bw="17" slack="0"/>
<pin id="230" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln94_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln88_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="0" index="1" bw="31" slack="2"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="cnt_3_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="3"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="s_11_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="3"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_11/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln92_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln106_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln106_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln106_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="31" slack="0"/>
<pin id="267" dir="0" index="2" bw="31" slack="0"/>
<pin id="268" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln106_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="s_12_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_12/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln103_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="2"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln103_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_3/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln94_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln94_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="cnt_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cnt_4/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln102_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="3"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln91_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="3"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="cnt_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="334" class="1005" name="r_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="341" class="1005" name="s_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="348" class="1005" name="c_4_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="62" slack="0"/>
<pin id="357" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="362" class="1005" name="mul_ln250_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="62" slack="1"/>
<pin id="364" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln250_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="total_rows_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_rows_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln92_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln103_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln94_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="1"/>
<pin id="385" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94_4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="M_e_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="17" slack="1"/>
<pin id="390" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="126" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="133" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="123" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="149" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="161" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="173" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="149" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="143" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="191" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="241"><net_src comp="216" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="242" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="248" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="245" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="288"><net_src comp="242" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="245" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="276" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="92" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="283" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="283" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="290" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="309" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="46" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="337"><net_src comp="50" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="344"><net_src comp="54" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="351"><net_src comp="58" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="358"><net_src comp="62" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="365"><net_src comp="66" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="370"><net_src comp="72" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="375"><net_src comp="133" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="382"><net_src comp="138" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="187" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="391"><net_src comp="85" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {}
	Port: s_1_out | {4 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1 : total_rows | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1 : mul_ln250 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1 : M_e | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln88 : 1
		store_ln102 : 1
		store_ln92 : 1
		store_ln91 : 1
	State 2
		zext_ln92 : 1
		icmp_ln92 : 2
		icmp_ln103 : 1
		add_ln103_2 : 1
		br_ln103 : 2
		select_ln103 : 3
		trunc_ln94 : 4
		p_shl : 5
		trunc_ln94_3 : 4
		p_shl8 : 5
		add_ln94_3 : 6
		trunc_ln94_4 : 7
		add_ln92 : 4
		store_ln103 : 2
		store_ln92 : 5
	State 3
		add_ln103 : 1
		select_ln103_2 : 2
		trunc_ln92_2 : 3
		add_ln94_2 : 4
		zext_ln94 : 5
		M_e_addr : 6
		M_e_load : 7
		store_ln88 : 3
	State 4
		trunc_ln92 : 1
		icmp_ln106 : 1
		add_ln106 : 2
		select_ln106 : 3
		zext_ln106 : 4
		s_12 : 5
		select_ln103_1 : 1
		select_ln103_3 : 6
		icmp_ln94 : 1
		add_ln94 : 2
		cnt_4 : 3
		store_ln102 : 7
		store_ln91 : 4
		write_ln106 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln103_2_fu_143     |    0    |    69   |
|          |      add_ln94_3_fu_181     |    0    |    42   |
|          |       add_ln92_fu_191      |    0    |    38   |
|    add   |      add_ln103_fu_210      |    0    |    38   |
|          |      add_ln94_2_fu_227     |    0    |    24   |
|          |      add_ln106_fu_258      |    0    |    38   |
|          |         s_12_fu_276        |    0    |    39   |
|          |       add_ln94_fu_303      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln103_fu_149    |    0    |    31   |
|          |    select_ln103_2_fu_216   |    0    |    31   |
|  select  |     select_ln106_fu_264    |    0    |    31   |
|          |    select_ln103_1_fu_283   |    0    |    32   |
|          |    select_ln103_3_fu_290   |    0    |    32   |
|          |        cnt_4_fu_309        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln92_fu_133      |    0    |    39   |
|   icmp   |      icmp_ln103_fu_138     |    0    |    69   |
|          |      icmp_ln106_fu_252     |    0    |    39   |
|          |      icmp_ln94_fu_297      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   |  mul_ln250_read_read_fu_66 |    0    |    0    |
|          | total_rows_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln106_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln92_fu_129      |    0    |    0    |
|   zext   |      zext_ln94_fu_232      |    0    |    0    |
|          |      zext_ln106_fu_272     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln94_fu_157     |    0    |    0    |
|          |     trunc_ln94_3_fu_169    |    0    |    0    |
|   trunc  |     trunc_ln94_4_fu_187    |    0    |    0    |
|          |     trunc_ln92_2_fu_223    |    0    |    0    |
|          |      trunc_ln92_fu_248     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl_fu_161        |    0    |    0    |
|          |        p_shl8_fu_173       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   702   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    M_e_addr_reg_388   |   17   |
|      c_4_reg_348      |   31   |
|      cnt_reg_327      |   32   |
|   icmp_ln103_reg_379  |    1   |
|   icmp_ln92_reg_372   |    1   |
| indvar_flatten_reg_355|   62   |
| mul_ln250_read_reg_362|   62   |
|       r_reg_334       |   31   |
|       s_reg_341       |   32   |
|total_rows_read_reg_367|   32   |
|  trunc_ln94_4_reg_383 |   17   |
+-----------------------+--------+
|         Total         |   318  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  1.146  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   702  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   318  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   318  |   711  |
+-----------+--------+--------+--------+
