// Seed: 2638679808
module module_0;
  logic id_1 = 1;
  assign module_2.id_2 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd94
) (
    input  wire id_0,
    inout  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri  _id_4,
    output tri0 id_5,
    input  tri  id_6
);
  wire id_8;
  supply0 id_9[id_4 : -1  +  1], id_10, id_11;
  parameter [-1 'b0 : -1] id_12 = 1 | -1'b0;
  assign id_9 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output tri0 id_3[-1 : 1 'b0],
    output supply0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output supply0 id_7
);
  integer id_9;
  nand primCall (id_0, id_2, id_5, id_9);
  module_0 modCall_1 ();
endmodule
