// Seed: 2179510289
module module_0 #(
    parameter id_6 = 32'd93,
    parameter id_8 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_16;
  assign module_1.id_4 = 0;
  case (-1'b0)
    1: assign id_5[1] = -1;
    default:
    logic [(  -1  ==  -1 'h0 )  <  id_8 : -1  -  id_6] id_17;
  endcase
  wire id_18;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_3 = 32'd75,
    parameter id_6 = 32'd88,
    parameter id_7 = 32'd19
) (
    _id_1,
    id_2
);
  inout wire id_2;
  input wire _id_1;
  localparam id_3 = -1;
  genvar id_4;
  assign id_4 = -1;
  wire id_5;
  defparam id_3.id_3 = id_3;
  wire [(  -1 'b0 ==  id_1  )  ==  1 : 1  >  1] _id_6;
  assign id_4 = -1'b0 - "";
  parameter id_7 = id_3 == -1;
  assign id_5 = id_4;
  parameter id_8 = id_3;
  logic id_9, id_10;
  wire [id_7 : -1  -  id_6] id_11;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_11,
      id_11,
      id_9,
      id_3,
      id_5,
      id_7,
      id_8,
      id_2,
      id_4,
      id_5,
      id_5,
      id_11,
      id_11
  );
  assign id_9[1'b0|1'b0 : id_1] = 1 ? id_6 : id_5;
endmodule
