

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_120_1'
================================================================
* Date:           Sat Apr 12 12:19:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.828 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_92_p2    |         +|   0|  0|  12|           4|           1|
    |icmp_ln120_fu_81_p2   |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln122_fu_106_p2  |      icmp|   0|  0|  32|          25|          25|
    |maxLogit_2_fu_112_p3  |    select|   0|  0|  24|           1|          25|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  82|          35|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|    4|          8|
    |i_fu_38                  |   9|          2|    4|          8|
    |maxLogit_1_fu_34         |   9|          2|   25|         50|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   4|   0|    4|          0|
    |maxLogit_1_fu_34         |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|maxLogit               |   in|   25|     ap_none|                               maxLogit|        scalar|
|net_0_address0         |  out|    4|   ap_memory|                                  net_0|         array|
|net_0_ce0              |  out|    1|   ap_memory|                                  net_0|         array|
|net_0_q0               |   in|   25|   ap_memory|                                  net_0|         array|
|maxLogit_1_out         |  out|   25|      ap_vld|                         maxLogit_1_out|       pointer|
|maxLogit_1_out_ap_vld  |  out|    1|      ap_vld|                         maxLogit_1_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

