INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Add2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/And_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/PC_for_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_for_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Shift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/Sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
