.id 0xF057C000
.type MODULE
.name I2C
.descr I2C from Tricore TC27x official public datasheet

.irq	SINGLE_REQ
.irq	BURST_REQ
.irq	ERROR
.irq	PROTOCOL

CLC		0x00
	*MOD_CLC

ID		0x08
	*MOD_ID

RUNCTRL			0x10	RUN Control Register
	RUN		0	1	Enable I2C-bus Interface

ENDDCTRL		0x14	End Data Control Register
	SETRSC	0	1	Set Restart Condition
	SETEND	1	1	Set End of Transmission

FDIVCFG			0x18	Fractional Divider Configuration Register
	DEC		0	11	Decrement Value of Fractional Divider
	INC		16	8	Increment Value of Fractional Divider

FDIVHIGHCFG		0x1C	Fractional Divider High-speed Mode Configuration Register
	DEC		0	11	Decrement Value of Fractional Divider
	INC		16	8	Increment Value of Fractional Divider

ADDRCFG			0x20	Address Configuration Register
	ADR		0	10	I2C-bus Device Address (slave)
	TBAM	16	1	Ten Bit Address Mode
	GCE		17	1	General Call Enable
	MCE		18	1	Master Code Enable
	MnS		19	1	Master / not Slave
	SONA	20	1	Stop on Not-acknowledge
	SOPE	21	1	Stop on Packet End

BUSSTAT			0x24	Bus Status Register
	BS		1	2	Bus Status
	RnW		3	1	Read/not Write

MRPSCTRL		0x2C	Maximum Received Packet Size Control Register
	MRPS	0	14	Maximum Received Packet Size

FIFOCFG			0x28	FIFO Configuration Register
	RXBS	0	2	RX Burst Size
		1_WORD=0
		2_WORD=1
		4_WORD=2
	TXBS	4	2	TX Burst Size
		1_WORD=0
		2_WORD=1
		4_WORD=2
	RXFA	8	2	RX FIFO Alignment
		BYTE=0
		HALF_WORLD=1
		WORD=2
	TXFA	12	2	TX FIFO Alignment
		BYTE=0
		HALF_WORLD=1
		WORD=2
	RXFC	16	1	RX FIFO Flow Control
	TXFC	17	1	TX FIFO Flow Control

RPSSTAT			0x30	Received Packet Size Status Register
	RPS		0	14	Received Packet Size

TPSCTRL			0x34	Transmit Packet Size Control Register
	TPS		0	14	Transmit Packet Size

FFSSTAT			0x38	Filled FIFO Stages Status Register
	FFS		0	6	Filled FIFO Stages

ERRIRQSM		0x60	Error Interrupt Request Source Mask Register
	RXF_UFL		0	1	RX FIFO Underflow
	RXF_OFL		1	1	RX FIFO Overflow
	TXF_UFL		2	1	TX FIFO Underflow
	TXF_OFL		3	1	TX FIFO Overflow

ERRIRQSS		0x64	Error Interrupt Request Source Status Register
	RXF_UFL		0	1	RX FIFO Underflow
	RXF_OFL		1	1	RX FIFO Overflow
	TXF_UFL		2	1	TX FIFO Underflow
	TXF_OFL		3	1	TX FIFO Overflow

ERRIRQSC		0x68	Error Interrupt Request Source Clear Register
	RXF_UFL		0	1	RX FIFO Underflow
	RXF_OFL		1	1	RX FIFO Overflow
	TXF_UFL		2	1	TX FIFO Underflow
	TXF_OFL		3	1	TX FIFO Overflow

PIRQSM			0x70	Protocol Interrupt Request Source Mask Register
	AM			0	1	Address Match
	GC			1	1	General Call
	MC			2	1	Master Code
	AL			3	1	Arbitration Lost
	NACK		4	1	Not-acknowledge Received
	TX_END		5	1	Transmission End
	RX			6	1	Receive Mode

PIRQSS			0x74	Protocol Interrupt Request Source Status Register
	AM			0	1	Address Match
	GC			1	1	General Call
	MC			2	1	Master Code
	AL			3	1	Arbitration Lost
	NACK		4	1	Not-acknowledge Received
	TX_END		5	1	Transmission End
	RX			6	1	Receive Mode

PIRQSC			0x78	Protocol Interrupt Request Source Clear Register
	AM			0	1	Address Match
	GC			1	1	General Call
	MC			2	1	Master Code
	AL			3	1	Arbitration Lost
	NACK		4	1	Not-acknowledge Received
	TX_END		5	1	Transmission End
	RX			6	1	Receive Mode

RIS				0x80	Raw Interrupt Status Register
	LSREQ_INT	0	1	Last Single Request Interrupt
	SREQ_INT	1	1	Single Request Interrupt
	LBREQ_INT	2	1	Last Burst Request Interrupt
	BREQ_INT	3	1	Burst Request Interrupt
	I2C_ERR_INT	4	1	I2C Error Interrupt
	I2C_P_INT	5	1	I2C Protocol Interrupt

IMSC			0x84	Interrupt Mask Control Register
	LSREQ_INT	0	1	Last Single Request Interrupt
	SREQ_INT	1	1	Single Request Interrupt
	LBREQ_INT	2	1	Last Burst Request Interrupt
	BREQ_INT	3	1	Burst Request Interrupt
	I2C_ERR_INT	4	1	I2C Error Interrupt
	I2C_P_INT	5	1	I2C Protocol Interrupt

MIS				0x88	Masked Interrupt Status 
	LSREQ_INT	0	1	Last Single Request Interrupt
	SREQ_INT	1	1	Single Request Interrupt
	LBREQ_INT	2	1	Last Burst Request Interrupt
	BREQ_INT	3	1	Burst Request Interrupt
	I2C_ERR_INT	4	1	I2C Error Interrupt
	I2C_P_INT	5	1	I2C Protocol Interrupt

ICR				0x8C	Interrupt Clear Register
	LSREQ_INT	0	1	Last Single Request Interrupt
	SREQ_INT	1	1	Single Request Interrupt
	LBREQ_INT	2	1	Last Burst Request Interrupt
	BREQ_INT	3	1	Burst Request Interrupt
	I2C_ERR_INT	4	1	I2C Error Interrupt
	I2C_P_INT	5	1	I2C Protocol Interrupt

ISR				0x90	Interrupt Set Register
	LSREQ_INT	0	1	Last Single Request Interrupt
	SREQ_INT	1	1	Single Request Interrupt
	LBREQ_INT	2	1	Last Burst Request Interrupt
	BREQ_INT	3	1	Burst Request Interrupt
	I2C_ERR_INT	4	1	I2C Error Interrupt
	I2C_P_INT	5	1	I2C Protocol Interrupt

TIMCFG			0x40	Timing Configuration Register
	SDA_DEL_HD_DAT		0	6	SDA Delay Stages for Data Hold Time
	HS_SDA_DEL_HD_DAT	6	3	SDA Delay Stages for Data Hold Time in Highspeed Mode
	SCL_DEL_HD_STA		9	3	SCL Delay Stages for Hold Time Start (Restart) Bit
	EN_SCL_LOW_LEN		14	1	Enable Direct Configuration of SCL Low Period Length in Fast Mode
	FS_SCL_LOW			15	1	Set Fast Mode SCL Low Period Timing
	HS_SDA_DEL			16	3	SDA Delay Stages for Start/Stop bit in Highspeed Mode
	SCL_LOW_LEN			24	8	SCL Low Length in Fast Mode

TXD		0x8000	Transmission Data Register
	BYTE0	0	8
	BYTE1	8	8
	BYTE2	16	8
	BYTE3	24	8

RXD		0xC000	Reception Data Register
	BYTE0	0	8
	BYTE1	8	8
	BYTE2	16	8
	BYTE3	24	8
