# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:41:34 on Mar 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'data_in'. The port definition is at: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /muller_bench/muller1 File: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /muller_bench/muller1 File: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv Line: 15
add wave -position insertpoint sim:/muller_bench/*
run
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:43:38 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:43:38 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:43:45 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:43:45 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_BENCH.muller_bench
# End time: 11:43:58 on Mar 17,2023, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:43:58 on Mar 17,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'data_in'. The port definition is at: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /muller_bench/muller1 File: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /muller_bench/muller1 File: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv Line: 15
add wave -position insertpoint sim:/muller_bench/*
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:45:11 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:45:11 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:45:13 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:45:13 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 11:45:25 on Mar 17,2023, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:45:28 on Mar 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /muller_bench/muller1 File: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv Line: 15
add wave -position insertpoint sim:/muller_bench/*
run
quit -sim
# End time: 11:46:29 on Mar 17,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:35 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:46:35 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:38 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:46:38 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:40 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:46:40 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:46:43 on Mar 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
add wave -position insertpoint sim:/muller_bench/*
run
add wave -position insertpoint sim:/muller_bench/muller1/*
run
quit -sim
# End time: 11:53:53 on Mar 17,2023, Elapsed time: 0:07:10
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:59 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# ** Error: (vlog-13069) /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(19): near "=": syntax error, unexpected '='.
# ** Error: /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv(19): (vlog-13205) Syntax error found in the scope following 'data_out'. Is there a missing '::'?
# End time: 11:53:59 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /softl3/questa_core_prime_10_7c/questasim/linux_x86_64/vlog failed.
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:54:37 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:54:37 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:54:43 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:54:43 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:54:48 on Mar 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
add wave -position insertpoint sim:/muller_bench/*
run
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:56:06 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:56:06 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:56:09 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# ** Error: (vlog-13069) /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv(40): near "end": syntax error, unexpected end.
# End time: 11:56:09 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /softl3/questa_core_prime_10_7c/questasim/linux_x86_64/vlog failed.
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:57:16 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:57:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 11:57:24 on Mar 17,2023, Elapsed time: 0:02:36
# Errors: 2, Warnings: 0
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:57:27 on Mar 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
add wave -position insertpoint sim:/muller_bench/muller1/*
run
quit -sim
# End time: 11:58:54 on Mar 17,2023, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:58:57 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/bench/muller_tb.sv 
# -- Compiling module muller_bench
# 
# Top level modules:
# 	muller_bench
# End time: 11:58:57 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog +acc -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:59:00 on Mar 17,2023
# vlog -reportprogress 300 "+acc" -work lib_BENCH -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /tp/xph2sei/xph2sei403/Documents/digital-miniproject/Verilog/rtl/muller.sv 
# -- Compiling module muller
# 
# Top level modules:
# 	muller
# End time: 11:59:00 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_BENCH.muller_bench
# vsim -voptargs="+acc" lib_BENCH.muller_bench 
# Start time: 11:59:04 on Mar 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.muller_bench(fast)
# Loading work.muller(fast)
add wave -position insertpoint sim:/muller_bench/*
run
# End time: 12:05:04 on Mar 17,2023, Elapsed time: 0:06:00
# Errors: 0, Warnings: 0
