// Seed: 2167140327
module module_0 (
    input tri id_0
    , id_10,
    input supply1 id_1,
    output wor id_2,
    output supply1 id_3
    , id_11,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input supply0 id_7,
    output tri id_8
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    output wor   id_6
);
  wire id_8;
  assign id_5 = ~1;
  wire id_9, id_10;
  module_0(
      id_1, id_0, id_5, id_6, id_5, id_5, id_1, id_1, id_5
  );
  wire id_11, id_12 = id_11;
  wire id_13, id_14;
  tri id_15 = 1;
  assign id_12 = id_14;
  wire id_16, id_17;
endmodule
