# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/practice/hw1 {D:/Digital_Logic_Design/practice/hw1/lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Mar 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/practice/hw1" D:/Digital_Logic_Design/practice/hw1/lab1.v 
# -- Compiling module lab1
# 
# Top level modules:
# 	lab1
# End time: 20:36:20 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/practice/hw1 {D:/Digital_Logic_Design/practice/hw1/lab1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Mar 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/practice/hw1" D:/Digital_Logic_Design/practice/hw1/lab1_tb.v 
# -- Compiling module lab1_tb
# 
# Top level modules:
# 	lab1_tb
# End time: 20:36:20 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lab1_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lab1_tb 
# Start time: 20:36:20 on Mar 16,2022
# Loading work.lab1_tb
# Loading work.lab1
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX0'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX1'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX2'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX3'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX4'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX5'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX6'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# ** Warning: (vsim-3015) D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(19): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEX7'. The port definition is at: D:/Digital_Logic_Design/practice/hw1/lab1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab1_tb/u1 File: D:/Digital_Logic_Design/practice/hw1/lab1.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0,reset_n=0,key0=x,hex0=xx hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=xx
# time= 30,reset_n=1,key0=x,hex0=xx hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=xx
# ** Note: $stop    : D:/Digital_Logic_Design/practice/hw1/lab1_tb.v(64)
#    Time: 114000030 ns  Iteration: 0  Instance: /lab1_tb
# Break in Module lab1_tb at D:/Digital_Logic_Design/practice/hw1/lab1_tb.v line 64
# WARNING: No extended dataflow license exists
# End time: 20:41:04 on Mar 16,2022, Elapsed time: 0:04:44
# Errors: 0, Warnings: 9
