{"Source Block": ["oh/elink/hdl/etx_arbiter.v@88:101@HdlStmAssign", "   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n\n   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxwr_ctrlmode[3:0], \n\t\t\t\t\ttxwr_packet[2:0]};\n \n   //########################################################################\n   //# Arbiter\n   //########################################################################\n   \n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@83:96", "\t\t\t\t                   txrd_packet[6:3];\n     \n   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txwr_packet[6:3];\n\n   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n\n   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxwr_ctrlmode[3:0], \n\t\t\t\t\ttxwr_packet[2:0]};\n"]], "Diff Content": {"Delete": [[93, "   assign txwr_splice_packet[PW-1:0] = {txwr_packet[PW-1:8],   \n"], [94, "\t\t\t\t\t1'b0,\n"], [95, "\t\t\t\t\ttxwr_ctrlmode[3:0], \n"], [96, "\t\t\t\t\ttxwr_packet[2:0]};\n"]], "Add": [[96, "   wire [31:0] \t   dstaddr_mux;\n"]]}}