Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/ --output-directory=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system/ --report-file=bsf:C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.qsys
Progress: Loading InfraredTestDE0/system.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 12.1]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding uart_0 [altera_avalon_uart 12.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_led [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_key_left [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_key_left
Progress: Adding pio_sw [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_sw
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_ir_emitter [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_ir_emitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_key_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/ --output-directory=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.sopcinfo --report-file=html:C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.html --report-file=qip:C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system/synthesis/system.qip --report-file=cmp:C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gongal/ARCap/Repository/InfraredTestDE0/system.qsys
Progress: Loading InfraredTestDE0/system.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 12.1]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding uart_0 [altera_avalon_uart 12.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_led [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_key_left [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_key_left
Progress: Adding pio_sw [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_sw
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_ir_emitter [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_ir_emitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_key_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 46 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 23 modules, 94 connections
Info: merlin_domain_transform: After transform: 46 modules, 250 connections
Info: merlin_router_transform: After transform: 58 modules, 298 connections
Info: merlin_traffic_limiter_transform: After transform: 60 modules, 308 connections
Info: merlin_burst_transform: After transform: 61 modules, 312 connections
Info: reset_adaptation_transform: After transform: 62 modules, 244 connections
Info: merlin_network_to_switch_transform: After transform: 85 modules, 292 connections
Info: merlin_width_transform: After transform: 87 modules, 298 connections
Info: limiter_update_transform: After transform: 87 modules, 300 connections
Info: merlin_interrupt_mapper_transform: After transform: 88 modules, 303 connections
Warning: system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: cpu: Starting RTL generation for module 'system_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_cpu --dir=C:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0001_cpu_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0001_cpu_gen//system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2014.02.14 13:58:17 (*) Starting Nios II generation
Info: cpu: # 2014.02.14 13:58:17 (*)   Checking for plaintext license.
Info: cpu: # 2014.02.14 13:58:18 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: cpu: # 2014.02.14 13:58:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2014.02.14 13:58:18 (*)   Plaintext license not found.
Info: cpu: # 2014.02.14 13:58:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2014.02.14 13:58:18 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: cpu: # 2014.02.14 13:58:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2014.02.14 13:58:18 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2014.02.14 13:58:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2014.02.14 13:58:18 (*)   Creating all objects for CPU
Info: cpu: # 2014.02.14 13:58:18 (*)     Testbench
Info: cpu: # 2014.02.14 13:58:18 (*)     Instruction decoding
Info: cpu: # 2014.02.14 13:58:18 (*)       Instruction fields
Info: cpu: # 2014.02.14 13:58:19 (*)       Instruction decodes
Info: cpu: # 2014.02.14 13:58:19 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2014.02.14 13:58:19 (*)       Instruction controls
Info: cpu: # 2014.02.14 13:58:19 (*)     Pipeline frontend
Info: cpu: # 2014.02.14 13:58:19 (*)     Pipeline backend
Info: cpu: # 2014.02.14 13:58:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2014.02.14 13:58:25 (*)   Creating encrypted RTL
Info: cpu: # 2014.02.14 13:58:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu'
Info: cpu: "system" instantiated altera_nios2_qsys "cpu"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: Starting classic module elaboration.
      0 [main] perl (1284) C:\altera\12.1sp1\quartus\bin\cygwin\bin\perl.exe: *** fatal error - cygheap base mismatch detected - 0x612708D0/0xAC08D0.
This problem is probably due to using incompatible versions of the cygwin DLL.
Search for cygwin1.dll using the Windows Start->Find/Search facility
and delete all but the most recent version.  The most recent version *should*
reside in x:\cygwin\bin, where 'x' is the drive on which you have
installed the cygwin distribution.  Rebooting is also suggested if you
are unable to find another cygwin DLL.
C:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder: line 2:  4208 Segmentation fault      perl "${0}_classic.pl" "-this=`dirname \"$0\"`" "$@"
Error: Failed to elaborate classic module C:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0003_sopclgen/yysystem.ptf (139)
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0003_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0003_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6115_1504993412647013444.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
.
# 2014.02.14 13:58:30 (*) Running Test Generator Program for system_sdram
# 2014.02.14 13:58:31 (*) Success: sopc_builder finished.
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Error: Generation stopped, 76 or more modules remaining
Info: system: Done system" with 33 modules, 18 files, 962103 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
