// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Erode_32_32_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] p_025_0_i_i_reg_545;
wire   [12:0] rows_cast_fu_692_p1;
reg   [12:0] rows_cast_reg_2618;
reg    ap_sig_bdd_59;
wire   [13:0] cols_cast1_fu_696_p1;
reg   [13:0] cols_cast1_reg_2623;
wire   [12:0] heightloop_fu_704_p2;
reg   [12:0] heightloop_reg_2628;
wire   [12:0] widthloop_fu_710_p2;
reg   [12:0] widthloop_reg_2633;
wire   [12:0] tmp_2_fu_716_p2;
reg   [12:0] tmp_2_reg_2638;
wire   [1:0] p_neg226_i_i_cast_cast_fu_726_p2;
reg   [1:0] p_neg226_i_i_cast_cast_reg_2645;
wire   [12:0] ref_fu_732_p2;
reg   [12:0] ref_reg_2655;
wire   [12:0] tmp_2_i_fu_738_p2;
reg   [12:0] tmp_2_i_reg_2661;
wire   [13:0] len_cast1_i7_fu_744_p1;
reg   [13:0] len_cast1_i7_reg_2666;
wire   [12:0] tmp_2_i6_fu_748_p2;
reg   [12:0] tmp_2_i6_reg_2672;
wire   [1:0] tmp_7_fu_754_p1;
reg   [1:0] tmp_7_reg_2679;
wire   [11:0] i_V_fu_767_p2;
reg   [11:0] i_V_reg_2687;
wire   [0:0] tmp_s_fu_773_p2;
reg   [0:0] tmp_s_reg_2692;
wire   [0:0] tmp_4_fu_762_p2;
wire   [0:0] tmp_9_fu_785_p2;
reg   [0:0] tmp_9_reg_2697;
wire   [0:0] or_cond_2_fu_812_p2;
reg   [0:0] or_cond_2_reg_2702;
wire   [0:0] tmp_12_fu_818_p3;
reg   [0:0] tmp_12_reg_2707;
wire   [1:0] tmp_5_fu_866_p3;
reg   [1:0] tmp_5_reg_2711;
wire   [1:0] tmp_14_fu_873_p1;
reg   [1:0] tmp_14_reg_2722;
wire   [1:0] tmp_18_fu_939_p1;
reg   [1:0] tmp_18_reg_2728;
wire   [1:0] tmp_24_fu_1005_p1;
reg   [1:0] tmp_24_reg_2734;
wire   [1:0] tmp_25_fu_1024_p1;
reg   [1:0] tmp_25_reg_2739;
wire   [0:0] sel_tmp4_fu_1032_p2;
reg   [0:0] sel_tmp4_reg_2745;
wire   [0:0] sel_tmp6_fu_1036_p2;
reg   [0:0] sel_tmp6_reg_2751;
wire   [0:0] sel_tmp7_fu_1046_p2;
reg   [0:0] sel_tmp7_reg_2757;
wire   [0:0] sel_tmp10_fu_1050_p2;
reg   [0:0] sel_tmp10_reg_2764;
wire   [1:0] locy_2_2_t_fu_1056_p2;
reg   [1:0] locy_2_2_t_reg_2771;
wire   [0:0] sel_tmp_fu_1064_p2;
reg   [0:0] sel_tmp_reg_2775;
wire   [0:0] sel_tmp2_fu_1068_p2;
reg   [0:0] sel_tmp2_reg_2780;
wire   [0:0] tmp_6_fu_1078_p2;
reg   [0:0] tmp_6_reg_2785;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_2785_pp0_it1;
reg   [0:0] brmerge_reg_2829;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2829_pp0_it1;
reg   [0:0] or_cond_i_reg_2809;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1;
reg    ap_sig_bdd_152;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_2785_pp0_it4;
reg   [0:0] or_cond219_i_i_reg_2794;
reg   [0:0] ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4;
reg    ap_sig_bdd_176;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_2785_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_2785_pp0_it3;
wire   [11:0] j_V_fu_1083_p2;
wire   [0:0] or_cond219_i_i_fu_1105_p2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it3;
wire   [1:0] tmp_27_fu_1116_p1;
reg   [1:0] tmp_27_reg_2798;
reg   [1:0] ap_reg_ppstg_tmp_27_reg_2798_pp0_it1;
wire   [0:0] tmp_i_fu_1138_p2;
reg   [0:0] tmp_i_reg_2805;
reg   [0:0] ap_reg_ppstg_tmp_i_reg_2805_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_i_reg_2805_pp0_it2;
wire   [0:0] or_cond_i_fu_1143_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2;
wire   [0:0] tmp_29_fu_1149_p3;
reg   [0:0] tmp_29_reg_2813;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_2813_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_2813_pp0_it2;
wire   [12:0] p_assign_1_i_fu_1164_p3;
reg   [12:0] p_assign_1_i_reg_2817;
wire   [1:0] tmp_30_fu_1172_p1;
reg   [1:0] tmp_30_reg_2822;
reg   [1:0] ap_reg_ppstg_tmp_30_reg_2822_pp0_it1;
wire   [0:0] brmerge_fu_1176_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2829_pp0_it2;
wire   [0:0] tmp_11_fu_1180_p2;
reg   [0:0] tmp_11_reg_2833;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_2833_pp0_it1;
wire   [0:0] tmp_46_1_fu_1185_p2;
reg   [0:0] tmp_46_1_reg_2837;
reg   [0:0] ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1;
wire   [0:0] tmp_46_2_fu_1190_p2;
reg   [0:0] tmp_46_2_reg_2841;
reg   [0:0] ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1;
reg   [10:0] k_buf_0_val_0_addr_reg_2845;
reg   [10:0] k_buf_0_val_1_addr_reg_2851;
reg   [10:0] k_buf_0_val_2_addr_reg_2857;
reg   [10:0] k_buf_1_val_0_addr_reg_2863;
reg   [10:0] k_buf_1_val_1_addr_reg_2869;
reg   [10:0] k_buf_1_val_2_addr_reg_2875;
reg   [10:0] k_buf_2_val_0_addr_reg_2881;
reg   [10:0] k_buf_2_val_1_addr_reg_2887;
reg   [10:0] k_buf_2_val_2_addr_reg_2893;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_2914;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_2921;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_2928;
wire   [1:0] col_assign_3_fu_1240_p2;
reg   [1:0] col_assign_3_reg_2934;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_fu_1366_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_reg_2943;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_2949;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_2956;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_2963;
wire   [1:0] col_assign_3_1_t1_fu_1389_p2;
reg   [1:0] col_assign_3_1_t1_reg_2969;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_fu_1524_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_reg_2978;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_2984;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_2991;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_2998;
wire   [1:0] col_assign_3_2_t1_fu_1547_p2;
reg   [1:0] col_assign_3_2_t1_reg_3004;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_fu_1682_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_reg_3013;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3019;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3019_pp0_it4;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3026;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3031;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_6_reg_3031_pp0_it4;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3038;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3043;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_6_reg_3043_pp0_it4;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3050;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_fu_1807_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_1_reg_3055;
wire   [0:0] tmp_95_0_1_1_fu_1815_p2;
reg   [0:0] tmp_95_0_1_1_reg_3060;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_fu_1931_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_1_reg_3065;
wire   [0:0] tmp_95_1_1_1_fu_1939_p2;
reg   [0:0] tmp_95_1_1_1_reg_3070;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_fu_2055_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_1_reg_3075;
wire   [0:0] tmp_95_2_1_1_fu_2063_p2;
reg   [0:0] tmp_95_2_1_1_reg_3080;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3085;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_fu_2118_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_2_reg_3091;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3097;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_fu_2160_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_2_reg_3103;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3109;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_fu_2202_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_2_reg_3115;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [11:0] p_012_0_i_i_reg_534;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3;
wire   [63:0] tmp_10_fu_1195_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_120;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1728_p3;
wire   [7:0] col_buf_0_val_0_0_9_fu_1774_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_124;
reg   [7:0] col_buf_2_val_0_0_3_fu_128;
wire   [1:0] col_assign_214_t_fu_1575_p2;
reg   [7:0] src_kernel_win_0_val_2_1_fu_132;
reg   [7:0] src_kernel_win_0_val_1_1_fu_136;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1740_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_140;
reg   [7:0] col_buf_2_val_0_0_4_fu_144;
reg   [7:0] src_kernel_win_0_val_2_2_fu_148;
reg   [7:0] col_buf_2_val_0_0_5_fu_152;
reg   [7:0] src_kernel_win_1_val_0_1_fu_156;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_1826_p3;
wire   [7:0] src_kernel_win_1_val_0_1_4_fu_1881_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_160;
reg   [7:0] right_border_buf_2_val_1_2_1_fu_164;
wire   [7:0] right_border_buf_2_val_1_2_8_fu_1649_p3;
reg   [7:0] src_kernel_win_1_val_2_1_fu_168;
reg   [7:0] src_kernel_win_1_val_1_1_fu_172;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_1838_p3;
wire   [7:0] right_border_buf_1_val_1_2_11_fu_1898_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_176;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_180;
wire   [7:0] right_border_buf_2_val_1_2_6_fu_1632_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_184;
reg   [7:0] right_border_buf_2_val_1_2_3_fu_188;
wire   [7:0] right_border_buf_2_val_1_2_4_fu_1609_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_192;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_1950_p3;
wire   [7:0] src_kernel_win_2_val_0_1_4_fu_2005_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_196;
reg   [7:0] col_buf_1_val_0_0_3_fu_200;
wire   [1:0] col_assign_1_t_fu_1417_p2;
reg   [7:0] src_kernel_win_2_val_2_1_fu_204;
reg   [7:0] src_kernel_win_2_val_1_1_fu_208;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_1962_p3;
wire   [7:0] right_border_buf_2_val_1_2_11_fu_2022_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_212;
reg   [7:0] col_buf_1_val_0_0_4_fu_216;
reg   [7:0] src_kernel_win_2_val_2_2_fu_220;
reg   [7:0] col_buf_1_val_0_0_5_fu_224;
reg   [7:0] right_border_buf_0_val_1_2_4_fu_228;
wire   [7:0] right_border_buf_0_val_1_2_5_fu_1333_p3;
wire   [1:0] col_assign_fu_1268_p2;
reg   [7:0] right_border_buf_0_val_1_2_6_fu_232;
wire   [7:0] right_border_buf_0_val_1_2_3_fu_1324_p3;
reg   [7:0] right_border_buf_0_val_1_2_7_fu_236;
wire   [7:0] right_border_buf_0_val_1_2_1_fu_1307_p3;
reg   [7:0] col_buf_0_val_0_0_3_fu_240;
reg   [7:0] col_buf_0_val_0_0_5_fu_244;
reg   [7:0] col_buf_0_val_0_0_6_fu_248;
reg   [7:0] right_border_buf_1_val_1_2_1_fu_252;
wire   [7:0] right_border_buf_1_val_1_2_8_fu_1491_p3;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_256;
wire   [7:0] right_border_buf_1_val_1_2_6_fu_1482_p3;
reg   [7:0] right_border_buf_1_val_1_2_7_fu_260;
wire   [7:0] right_border_buf_1_val_1_2_4_fu_1465_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_300;
reg   [7:0] right_border_buf_0_val_0_1_fu_304;
reg   [7:0] right_border_buf_0_val_0_2_fu_308;
reg   [7:0] right_border_buf_1_val_0_0_fu_312;
reg   [7:0] right_border_buf_1_val_0_1_fu_316;
reg   [7:0] right_border_buf_1_val_0_2_fu_320;
reg   [7:0] right_border_buf_2_val_0_0_fu_324;
reg   [7:0] right_border_buf_2_val_0_1_fu_328;
reg   [7:0] right_border_buf_2_val_0_2_fu_332;
wire   [12:0] cols_cast_fu_700_p1;
wire   [1:0] tmp_fu_722_p1;
wire   [12:0] tmp_12_cast_fu_758_p1;
wire   [12:0] ImagLoc_y_fu_779_p2;
wire   [11:0] tmp_8_fu_791_p4;
wire   [0:0] icmp_fu_801_p2;
wire   [0:0] tmp_38_2_fu_807_p2;
wire   [0:0] tmp_i7_fu_832_p2;
wire   [0:0] rev_fu_826_p2;
wire   [0:0] tmp_13_fu_843_p3;
wire   [0:0] or_cond_i7_fu_837_p2;
wire   [12:0] p_assign_7_fu_851_p3;
wire   [12:0] p_assign_1_i7_fu_858_p3;
wire   [12:0] y_1_2_fu_877_p2;
wire   [0:0] tmp_15_fu_883_p3;
wire   [13:0] tmp_i8_fu_901_p0;
wire   [13:0] p_cast3_i8_fu_897_p1;
wire   [0:0] tmp_i8_fu_901_p2;
wire   [0:0] rev1_fu_891_p2;
wire   [0:0] tmp_16_fu_912_p3;
wire   [12:0] p_assign_8_fu_920_p3;
wire   [0:0] or_cond_i8_fu_906_p2;
wire   [13:0] p_assign_1_i8_fu_931_p1;
wire   [13:0] p_assign_i94_cast_fu_927_p1;
wire   [13:0] p_assign_1_i8_fu_931_p3;
wire   [12:0] y_1_2_1_fu_943_p2;
wire   [0:0] tmp_19_fu_949_p3;
wire   [13:0] tmp_i9_fu_967_p0;
wire   [13:0] p_cast3_i9_fu_963_p1;
wire   [0:0] tmp_i9_fu_967_p2;
wire   [0:0] rev2_fu_957_p2;
wire   [0:0] tmp_21_fu_978_p3;
wire   [12:0] p_assign_9_fu_986_p3;
wire   [0:0] or_cond_i9_fu_972_p2;
wire   [13:0] p_assign_1_i9_fu_997_p1;
wire   [13:0] p_assign_i103_cast_fu_993_p1;
wire   [13:0] p_assign_1_i9_fu_997_p3;
wire   [12:0] p_assign_1_fu_1009_p3;
wire   [12:0] p_assign_1_i1_fu_1016_p3;
wire   [1:0] locy_2_0_t_fu_1028_p2;
wire   [1:0] locy_2_1_t_fu_1042_p2;
wire   [1:0] locy_fu_1060_p2;
wire   [12:0] tmp_14_cast_fu_1074_p1;
wire   [10:0] tmp_26_fu_1089_p4;
wire   [0:0] icmp1_fu_1099_p2;
wire   [12:0] ImagLoc_x_fu_1110_p2;
wire   [0:0] tmp_28_fu_1124_p3;
wire   [13:0] tmp_i_fu_1138_p0;
wire   [0:0] rev3_fu_1132_p2;
wire   [12:0] p_assign_fu_1157_p3;
wire   [0:0] sel_tmp8_fu_1287_p2;
wire   [0:0] sel_tmp3_fu_1301_p2;
wire   [7:0] right_border_buf_0_val_1_2_fu_1293_p3;
wire   [7:0] right_border_buf_0_val_1_2_2_fu_1316_p3;
wire   [0:0] tmp_95_0_0_1_fu_1360_p2;
wire   [0:0] sel_tmp16_fu_1445_p2;
wire   [0:0] sel_tmp17_fu_1459_p2;
wire   [7:0] right_border_buf_1_val_1_2_3_fu_1451_p3;
wire   [7:0] right_border_buf_1_val_1_2_5_fu_1474_p3;
wire   [0:0] tmp_95_1_0_1_fu_1518_p2;
wire   [0:0] sel_tmp22_fu_1603_p2;
wire   [0:0] sel_tmp23_fu_1618_p2;
wire   [7:0] right_border_buf_2_val_1_2_5_fu_1624_p3;
wire   [7:0] right_border_buf_2_val_1_2_7_fu_1641_p3;
wire   [0:0] tmp_95_2_0_1_fu_1676_p2;
wire   [7:0] sel_tmp1_fu_1723_p3;
wire   [7:0] sel_tmp5_fu_1735_p3;
wire   [0:0] sel_tmp9_fu_1756_p2;
wire   [0:0] sel_tmp11_fu_1769_p2;
wire   [7:0] col_buf_0_val_0_0_2_fu_1761_p3;
wire   [0:0] tmp_95_0_0_2_fu_1789_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_2_fu_1794_p3;
wire   [0:0] tmp_95_0_1_fu_1801_p2;
wire   [7:0] sel_tmp12_fu_1821_p3;
wire   [7:0] sel_tmp13_fu_1833_p3;
wire   [0:0] sel_tmp14_fu_1863_p2;
wire   [0:0] sel_tmp15_fu_1876_p2;
wire   [7:0] col_buf_1_val_0_0_2_fu_1868_p3;
wire   [7:0] right_border_buf_1_val_1_2_fu_1890_p3;
wire   [0:0] tmp_95_1_0_2_fu_1913_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_2_fu_1918_p3;
wire   [0:0] tmp_95_1_1_fu_1925_p2;
wire   [7:0] sel_tmp18_fu_1945_p3;
wire   [7:0] sel_tmp19_fu_1957_p3;
wire   [0:0] sel_tmp20_fu_1987_p2;
wire   [0:0] sel_tmp21_fu_2000_p2;
wire   [7:0] col_buf_2_val_0_0_2_fu_1992_p3;
wire   [7:0] right_border_buf_2_val_1_2_fu_2014_p3;
wire   [0:0] tmp_95_2_0_2_fu_2037_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_2_fu_2042_p3;
wire   [0:0] tmp_95_2_1_fu_2049_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_1_fu_2093_p3;
wire   [0:0] tmp_95_0_1_2_fu_2098_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_2_fu_2104_p3;
wire   [0:0] tmp_95_0_2_fu_2112_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_1_fu_2135_p3;
wire   [0:0] tmp_95_1_1_2_fu_2140_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_2_fu_2146_p3;
wire   [0:0] tmp_95_1_2_fu_2154_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_1_fu_2177_p3;
wire   [0:0] tmp_95_2_1_2_fu_2182_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_2_fu_2188_p3;
wire   [0:0] tmp_95_2_2_fu_2196_p2;
wire   [0:0] tmp_95_0_2_1_fu_2222_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_1_fu_2226_p3;
wire   [0:0] tmp_95_0_2_2_fu_2232_p2;
wire   [0:0] tmp_95_1_2_1_fu_2245_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_1_fu_2249_p3;
wire   [0:0] tmp_95_1_2_2_fu_2255_p2;
wire   [0:0] tmp_95_2_2_1_fu_2268_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_1_fu_2272_p3;
wire   [0:0] tmp_95_2_2_2_fu_2278_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_287;
reg    ap_sig_bdd_477;
reg    ap_sig_bdd_485;
reg    ap_sig_bdd_269;
reg    ap_sig_bdd_185;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 3'b11;
parameter    ap_ST_st10_fsm_4 = 3'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_4_fu_762_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_6_fu_1078_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_185) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_269) begin
        if (ap_sig_bdd_485) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3 <= right_border_buf_0_val_1_2_4_fu_228;
        end else if (ap_sig_bdd_477) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3 <= right_border_buf_0_val_1_2_6_fu_232;
        end else if (ap_sig_bdd_287) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3 <= right_border_buf_0_val_1_2_7_fu_236;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_4 == ap_CS_fsm)) begin
        p_012_0_i_i_reg_534 <= i_V_reg_2687;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_59)) begin
        p_012_0_i_i_reg_534 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_6_fu_1078_p2))) begin
        p_025_0_i_i_reg_545 <= j_V_fu_1083_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        p_025_0_i_i_reg_545 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= right_border_buf_0_val_2_0_reg_2914;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_reg_2934 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_reg_2934 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_reg_2934 == ap_const_lv2_1) & ~(col_assign_3_reg_2934 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= col_buf_0_val_0_0_9_fu_1774_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= src_kernel_win_0_val_0_1_3_fu_1728_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= right_border_buf_0_val_1_0_reg_2921;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_reg_2934 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_reg_2934 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_reg_2934 == ap_const_lv2_1) & ~(col_assign_3_reg_2934 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= src_kernel_win_0_val_1_1_3_fu_1740_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & ~(col_assign_3_fu_1240_p2 == ap_const_lv2_1) & ~(col_assign_3_fu_1240_p2 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_2_fu_308;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_fu_1240_p2 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_0_fu_300;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_fu_1240_p2 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_1_fu_304;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1)))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= right_border_buf_1_val_2_0_reg_2949;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_1_t1_reg_2969 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_1_t1_reg_2969 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_1_t1_reg_2969 == ap_const_lv2_1) & ~(col_assign_3_1_t1_reg_2969 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= src_kernel_win_1_val_0_1_4_fu_1881_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= src_kernel_win_1_val_0_1_3_fu_1826_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= right_border_buf_1_val_1_0_reg_2956;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_1_t1_reg_2969 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_1_t1_reg_2969 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_1_t1_reg_2969 == ap_const_lv2_1) & ~(col_assign_3_1_t1_reg_2969 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= right_border_buf_1_val_1_2_11_fu_1898_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= src_kernel_win_1_val_1_1_3_fu_1838_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & ~(col_assign_3_1_t1_fu_1389_p2 == ap_const_lv2_1) & ~(col_assign_3_1_t1_fu_1389_p2 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_2_fu_320;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_1_t1_fu_1389_p2 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_0_fu_312;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_1_t1_fu_1389_p2 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_1_fu_316;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1)))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= right_border_buf_2_val_2_0_reg_2984;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_2_t1_reg_3004 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_2_t1_reg_3004 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_2_t1_reg_3004 == ap_const_lv2_1) & ~(col_assign_3_2_t1_reg_3004 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= src_kernel_win_2_val_0_1_4_fu_2005_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= src_kernel_win_2_val_0_1_3_fu_1950_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= right_border_buf_2_val_1_0_reg_2991;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_2_t1_reg_3004 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & (col_assign_3_2_t1_reg_3004 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it2) & ~(col_assign_3_2_t1_reg_3004 == ap_const_lv2_1) & ~(col_assign_3_2_t1_reg_3004 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= right_border_buf_2_val_1_2_11_fu_2022_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it2) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= src_kernel_win_2_val_1_1_3_fu_1962_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & ~(col_assign_3_2_t1_fu_1547_p2 == ap_const_lv2_1) & ~(col_assign_3_2_t1_fu_1547_p2 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_2_fu_332;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_2_t1_fu_1547_p2 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_0_fu_324;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_2_t1_fu_1547_p2 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_1_fu_328;
    end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_1) & ~(locy_2_2_t_reg_2771 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1)))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == tmp_12_reg_2707) & (locy_2_2_t_reg_2771 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        ap_reg_ppstg_brmerge_reg_2829_pp0_it1 <= brmerge_reg_2829;
        ap_reg_ppstg_brmerge_reg_2829_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2829_pp0_it1;
        ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it1 <= or_cond219_i_i_reg_2794;
        ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it2 <= ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it1;
        ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it3 <= ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it2;
        ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4 <= ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it3;
        ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 <= or_cond_i_reg_2809;
        ap_reg_ppstg_or_cond_i_reg_2809_pp0_it2 <= ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3019_pp0_it4 <= src_kernel_win_0_val_0_1_6_reg_3019;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_6_reg_3031_pp0_it4 <= src_kernel_win_1_val_0_1_6_reg_3031;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_6_reg_3043_pp0_it4 <= src_kernel_win_2_val_0_1_6_reg_3043;
        ap_reg_ppstg_tmp_11_reg_2833_pp0_it1 <= tmp_11_reg_2833;
        ap_reg_ppstg_tmp_27_reg_2798_pp0_it1 <= tmp_27_reg_2798;
        ap_reg_ppstg_tmp_29_reg_2813_pp0_it1 <= tmp_29_reg_2813;
        ap_reg_ppstg_tmp_29_reg_2813_pp0_it2 <= ap_reg_ppstg_tmp_29_reg_2813_pp0_it1;
        ap_reg_ppstg_tmp_30_reg_2822_pp0_it1 <= tmp_30_reg_2822;
        ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1 <= tmp_46_1_reg_2837;
        ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1 <= tmp_46_2_reg_2841;
        ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 <= tmp_6_reg_2785;
        ap_reg_ppstg_tmp_6_reg_2785_pp0_it2 <= ap_reg_ppstg_tmp_6_reg_2785_pp0_it1;
        ap_reg_ppstg_tmp_6_reg_2785_pp0_it3 <= ap_reg_ppstg_tmp_6_reg_2785_pp0_it2;
        ap_reg_ppstg_tmp_6_reg_2785_pp0_it4 <= ap_reg_ppstg_tmp_6_reg_2785_pp0_it3;
        ap_reg_ppstg_tmp_i_reg_2805_pp0_it1 <= tmp_i_reg_2805;
        ap_reg_ppstg_tmp_i_reg_2805_pp0_it2 <= ap_reg_ppstg_tmp_i_reg_2805_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_6_fu_1078_p2))) begin
        brmerge_reg_2829 <= brmerge_fu_1176_p2;
        or_cond219_i_i_reg_2794 <= or_cond219_i_i_fu_1105_p2;
        or_cond_i_reg_2809 <= or_cond_i_fu_1143_p2;
        p_assign_1_i_reg_2817 <= p_assign_1_i_fu_1164_p3;
        tmp_27_reg_2798 <= tmp_27_fu_1116_p1;
        tmp_29_reg_2813 <= ImagLoc_x_fu_1110_p2[ap_const_lv32_C];
        tmp_30_reg_2822 <= tmp_30_fu_1172_p1;
        tmp_i_reg_2805 <= tmp_i_fu_1138_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1))) begin
        col_assign_3_1_t1_reg_2969 <= col_assign_3_1_t1_fu_1389_p2;
        col_assign_3_2_t1_reg_3004 <= col_assign_3_2_t1_fu_1547_p2;
        col_assign_3_reg_2934 <= col_assign_3_fu_1240_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & (ap_const_lv2_0 == col_assign_fu_1268_p2))) begin
        col_buf_0_val_0_0_3_fu_240 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_0_fu_300 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & (ap_const_lv2_1 == col_assign_fu_1268_p2))) begin
        col_buf_0_val_0_0_5_fu_244 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_1_fu_304 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & ~(ap_const_lv2_1 == col_assign_fu_1268_p2) & ~(ap_const_lv2_0 == col_assign_fu_1268_p2))) begin
        col_buf_0_val_0_0_6_fu_248 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_2_fu_308 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & ~(ap_const_lv2_1 == col_assign_1_t_fu_1417_p2) & ~(ap_const_lv2_0 == col_assign_1_t_fu_1417_p2))) begin
        col_buf_1_val_0_0_3_fu_200 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_2_fu_320 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & (ap_const_lv2_1 == col_assign_1_t_fu_1417_p2))) begin
        col_buf_1_val_0_0_4_fu_216 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_1_fu_316 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & (ap_const_lv2_0 == col_assign_1_t_fu_1417_p2))) begin
        col_buf_1_val_0_0_5_fu_224 <= k_buf_1_val_0_q0;
        right_border_buf_1_val_0_0_fu_312 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & ~(ap_const_lv2_1 == col_assign_214_t_fu_1575_p2) & ~(ap_const_lv2_0 == col_assign_214_t_fu_1575_p2))) begin
        col_buf_2_val_0_0_3_fu_128 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_2_fu_332 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & (ap_const_lv2_1 == col_assign_214_t_fu_1575_p2))) begin
        col_buf_2_val_0_0_4_fu_144 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_1_fu_328 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & (ap_const_lv2_0 == col_assign_214_t_fu_1575_p2))) begin
        col_buf_2_val_0_0_5_fu_152 <= k_buf_2_val_0_q0;
        right_border_buf_2_val_0_0_fu_324 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_59)) begin
        cols_cast1_reg_2623[0] <= cols_cast1_fu_696_p1[0];
cols_cast1_reg_2623[1] <= cols_cast1_fu_696_p1[1];
cols_cast1_reg_2623[2] <= cols_cast1_fu_696_p1[2];
cols_cast1_reg_2623[3] <= cols_cast1_fu_696_p1[3];
cols_cast1_reg_2623[4] <= cols_cast1_fu_696_p1[4];
cols_cast1_reg_2623[5] <= cols_cast1_fu_696_p1[5];
cols_cast1_reg_2623[6] <= cols_cast1_fu_696_p1[6];
cols_cast1_reg_2623[7] <= cols_cast1_fu_696_p1[7];
cols_cast1_reg_2623[8] <= cols_cast1_fu_696_p1[8];
cols_cast1_reg_2623[9] <= cols_cast1_fu_696_p1[9];
cols_cast1_reg_2623[10] <= cols_cast1_fu_696_p1[10];
cols_cast1_reg_2623[11] <= cols_cast1_fu_696_p1[11];
        heightloop_reg_2628 <= heightloop_fu_704_p2;
        len_cast1_i7_reg_2666[0] <= len_cast1_i7_fu_744_p1[0];
len_cast1_i7_reg_2666[1] <= len_cast1_i7_fu_744_p1[1];
len_cast1_i7_reg_2666[2] <= len_cast1_i7_fu_744_p1[2];
len_cast1_i7_reg_2666[3] <= len_cast1_i7_fu_744_p1[3];
len_cast1_i7_reg_2666[4] <= len_cast1_i7_fu_744_p1[4];
len_cast1_i7_reg_2666[5] <= len_cast1_i7_fu_744_p1[5];
len_cast1_i7_reg_2666[6] <= len_cast1_i7_fu_744_p1[6];
len_cast1_i7_reg_2666[7] <= len_cast1_i7_fu_744_p1[7];
len_cast1_i7_reg_2666[8] <= len_cast1_i7_fu_744_p1[8];
len_cast1_i7_reg_2666[9] <= len_cast1_i7_fu_744_p1[9];
len_cast1_i7_reg_2666[10] <= len_cast1_i7_fu_744_p1[10];
len_cast1_i7_reg_2666[11] <= len_cast1_i7_fu_744_p1[11];
        p_neg226_i_i_cast_cast_reg_2645 <= p_neg226_i_i_cast_cast_fu_726_p2;
        ref_reg_2655 <= ref_fu_732_p2;
        rows_cast_reg_2618[0] <= rows_cast_fu_692_p1[0];
rows_cast_reg_2618[1] <= rows_cast_fu_692_p1[1];
rows_cast_reg_2618[2] <= rows_cast_fu_692_p1[2];
rows_cast_reg_2618[3] <= rows_cast_fu_692_p1[3];
rows_cast_reg_2618[4] <= rows_cast_fu_692_p1[4];
rows_cast_reg_2618[5] <= rows_cast_fu_692_p1[5];
rows_cast_reg_2618[6] <= rows_cast_fu_692_p1[6];
rows_cast_reg_2618[7] <= rows_cast_fu_692_p1[7];
rows_cast_reg_2618[8] <= rows_cast_fu_692_p1[8];
rows_cast_reg_2618[9] <= rows_cast_fu_692_p1[9];
rows_cast_reg_2618[10] <= rows_cast_fu_692_p1[10];
rows_cast_reg_2618[11] <= rows_cast_fu_692_p1[11];
        tmp_2_i6_reg_2672 <= tmp_2_i6_fu_748_p2;
        tmp_2_i_reg_2661 <= tmp_2_i_fu_738_p2;
        tmp_2_reg_2638 <= tmp_2_fu_716_p2;
        tmp_7_reg_2679 <= tmp_7_fu_754_p1;
        widthloop_reg_2633 <= widthloop_fu_710_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2687 <= i_V_fu_767_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_6_reg_2785))) begin
        k_buf_0_val_0_addr_reg_2845 <= tmp_10_fu_1195_p1;
        k_buf_0_val_1_addr_reg_2851 <= tmp_10_fu_1195_p1;
        k_buf_0_val_2_addr_reg_2857 <= tmp_10_fu_1195_p1;
        k_buf_1_val_0_addr_reg_2863 <= tmp_10_fu_1195_p1;
        k_buf_1_val_1_addr_reg_2869 <= tmp_10_fu_1195_p1;
        k_buf_1_val_2_addr_reg_2875 <= tmp_10_fu_1195_p1;
        k_buf_2_val_0_addr_reg_2881 <= tmp_10_fu_1195_p1;
        k_buf_2_val_1_addr_reg_2887 <= tmp_10_fu_1195_p1;
        k_buf_2_val_2_addr_reg_2893 <= tmp_10_fu_1195_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        locy_2_2_t_reg_2771 <= locy_2_2_t_fu_1056_p2;
        sel_tmp10_reg_2764 <= sel_tmp10_fu_1050_p2;
        sel_tmp2_reg_2780 <= sel_tmp2_fu_1068_p2;
        sel_tmp4_reg_2745 <= sel_tmp4_fu_1032_p2;
        sel_tmp6_reg_2751 <= sel_tmp6_fu_1036_p2;
        sel_tmp7_reg_2757 <= sel_tmp7_fu_1046_p2;
        sel_tmp_reg_2775 <= sel_tmp_fu_1064_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_4_fu_762_p2 == ap_const_lv1_0))) begin
        or_cond_2_reg_2702 <= or_cond_2_fu_812_p2;
        tmp_12_reg_2707 <= ImagLoc_y_fu_779_p2[ap_const_lv32_C];
        tmp_14_reg_2722 <= tmp_14_fu_873_p1;
        tmp_18_reg_2728 <= tmp_18_fu_939_p1;
        tmp_24_reg_2734 <= tmp_24_fu_1005_p1;
        tmp_25_reg_2739 <= tmp_25_fu_1024_p1;
        tmp_5_reg_2711 <= tmp_5_fu_866_p3;
        tmp_9_reg_2697 <= tmp_9_fu_785_p2;
        tmp_s_reg_2692 <= tmp_s_fu_773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        right_border_buf_0_val_1_0_reg_2921 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_2914 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_2956 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_2949 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_2991 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_2984 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_2928 <= k_buf_0_val_2_q0;
        src_kernel_win_0_val_2_2_fu_148 <= src_kernel_win_0_val_2_1_fu_132;
        src_kernel_win_1_val_2_0_reg_2963 <= k_buf_1_val_2_q0;
        src_kernel_win_1_val_2_2_fu_184 <= src_kernel_win_1_val_2_1_fu_168;
        src_kernel_win_2_val_2_0_reg_2998 <= k_buf_2_val_2_q0;
        src_kernel_win_2_val_2_2_fu_220 <= src_kernel_win_2_val_2_1_fu_204;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & (ap_const_lv2_1 == col_assign_fu_1268_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & (ap_const_lv2_0 == col_assign_fu_1268_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1) & ~(ap_const_lv2_1 == col_assign_fu_1268_p2) & ~(ap_const_lv2_0 == col_assign_fu_1268_p2)))) begin
        right_border_buf_0_val_1_2_4_fu_228 <= right_border_buf_0_val_1_2_5_fu_1333_p3;
        right_border_buf_0_val_1_2_6_fu_232 <= right_border_buf_0_val_1_2_3_fu_1324_p3;
        right_border_buf_0_val_1_2_7_fu_236 <= right_border_buf_0_val_1_2_1_fu_1307_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & ~(ap_const_lv2_1 == col_assign_1_t_fu_1417_p2) & ~(ap_const_lv2_0 == col_assign_1_t_fu_1417_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & (ap_const_lv2_1 == col_assign_1_t_fu_1417_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1) & (ap_const_lv2_0 == col_assign_1_t_fu_1417_p2)))) begin
        right_border_buf_1_val_1_2_1_fu_252 <= right_border_buf_1_val_1_2_8_fu_1491_p3;
        right_border_buf_1_val_1_2_2_fu_256 <= right_border_buf_1_val_1_2_6_fu_1482_p3;
        right_border_buf_1_val_1_2_7_fu_260 <= right_border_buf_1_val_1_2_4_fu_1465_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & ~(ap_const_lv2_1 == col_assign_214_t_fu_1575_p2) & ~(ap_const_lv2_0 == col_assign_214_t_fu_1575_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & (ap_const_lv2_1 == col_assign_214_t_fu_1575_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1) & (ap_const_lv2_0 == col_assign_214_t_fu_1575_p2)))) begin
        right_border_buf_2_val_1_2_1_fu_164 <= right_border_buf_2_val_1_2_8_fu_1649_p3;
        right_border_buf_2_val_1_2_2_fu_180 <= right_border_buf_2_val_1_2_6_fu_1632_p3;
        right_border_buf_2_val_1_2_3_fu_188 <= right_border_buf_2_val_1_2_4_fu_1609_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        src_kernel_win_0_val_0_1_6_reg_3019 <= src_kernel_win_0_val_0_1_fu_120;
        src_kernel_win_0_val_1_1_6_reg_3026 <= src_kernel_win_0_val_1_1_fu_136;
        src_kernel_win_1_val_0_1_6_reg_3031 <= src_kernel_win_1_val_0_1_fu_156;
        src_kernel_win_1_val_1_1_6_reg_3038 <= src_kernel_win_1_val_1_1_fu_172;
        src_kernel_win_2_val_0_1_6_reg_3043 <= src_kernel_win_2_val_0_1_fu_192;
        src_kernel_win_2_val_1_1_6_reg_3050 <= src_kernel_win_2_val_1_1_fu_208;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it3))) begin
        src_kernel_win_0_val_0_1_load_reg_3085 <= src_kernel_win_0_val_0_1_fu_120;
        src_kernel_win_1_val_0_1_load_reg_3097 <= src_kernel_win_1_val_0_1_fu_156;
        src_kernel_win_2_val_0_1_load_reg_3109 <= src_kernel_win_2_val_0_1_fu_192;
        temp_0_i_i_i_057_i_i_1_0_2_reg_3091 <= temp_0_i_i_i_057_i_i_1_0_2_fu_2118_p3;
        temp_0_i_i_i_057_i_i_1_1_2_reg_3103 <= temp_0_i_i_i_057_i_i_1_1_2_fu_2160_p3;
        temp_0_i_i_i_057_i_i_1_2_2_reg_3115 <= temp_0_i_i_i_057_i_i_1_2_2_fu_2202_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it3))) begin
        src_kernel_win_0_val_0_2_fu_124 <= src_kernel_win_0_val_0_1_6_reg_3019;
        src_kernel_win_1_val_0_2_fu_160 <= src_kernel_win_1_val_0_1_6_reg_3031;
        src_kernel_win_2_val_0_2_fu_196 <= src_kernel_win_2_val_0_1_6_reg_3043;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2))) begin
        src_kernel_win_0_val_1_2_fu_140 <= src_kernel_win_0_val_1_1_fu_136;
        src_kernel_win_1_val_1_2_fu_176 <= src_kernel_win_1_val_1_1_fu_172;
        src_kernel_win_2_val_1_2_fu_212 <= src_kernel_win_2_val_1_1_fu_208;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it1))) begin
        temp_0_i_i_i_057_i_i_1_0_0_1_reg_2943 <= temp_0_i_i_i_057_i_i_1_0_0_1_fu_1366_p3;
        temp_0_i_i_i_057_i_i_1_1_0_1_reg_2978 <= temp_0_i_i_i_057_i_i_1_1_0_1_fu_1524_p3;
        temp_0_i_i_i_057_i_i_1_2_0_1_reg_3013 <= temp_0_i_i_i_057_i_i_1_2_0_1_fu_1682_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it2))) begin
        temp_0_i_i_i_057_i_i_1_0_1_reg_3055 <= temp_0_i_i_i_057_i_i_1_0_1_fu_1807_p3;
        temp_0_i_i_i_057_i_i_1_1_1_reg_3065 <= temp_0_i_i_i_057_i_i_1_1_1_fu_1931_p3;
        temp_0_i_i_i_057_i_i_1_2_1_reg_3075 <= temp_0_i_i_i_057_i_i_1_2_1_fu_2055_p3;
        tmp_95_0_1_1_reg_3060 <= tmp_95_0_1_1_fu_1815_p2;
        tmp_95_1_1_1_reg_3070 <= tmp_95_1_1_1_fu_1939_p2;
        tmp_95_2_1_1_reg_3080 <= tmp_95_2_1_1_fu_2063_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_6_fu_1078_p2) & ~(ap_const_lv1_0 == brmerge_fu_1176_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1143_p2))) begin
        tmp_11_reg_2833 <= tmp_11_fu_1180_p2;
        tmp_46_1_reg_2837 <= tmp_46_1_fu_1185_p2;
        tmp_46_2_reg_2841 <= tmp_46_2_fu_1190_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        tmp_6_reg_2785 <= tmp_6_fu_1078_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_4_fu_762_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_4_fu_762_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_4_fu_762_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_4_fu_762_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_2833_pp0_it1)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_1_reg_2837_pp0_it1)))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_2_reg_2841_pp0_it1)))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_6_reg_2785_pp0_it4 or ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_6_reg_2785_pp0_it4 or ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_6_reg_2785_pp0_it4 or ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_59 or tmp_4_fu_762_p2 or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_59) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_4_fu_762_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) & ~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        ap_ST_st10_fsm_4 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_fu_1110_p2 = (tmp_14_cast_fu_1074_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_779_p2 = (tmp_12_cast_fu_758_p1 + ap_const_lv13_1FFC);
assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it2 = ap_const_lv8_1;

/// ap_sig_bdd_152 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1)
begin
    ap_sig_bdd_152 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_176 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_6_reg_2785_pp0_it4 or ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4)
begin
    ap_sig_bdd_176 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_i_reg_2794_pp0_it4) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    ap_sig_bdd_185 = ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))));
end

/// ap_sig_bdd_269 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_152 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_176 or ap_reg_ppiten_pp0_it5)
begin
    ap_sig_bdd_269 = ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_176 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))));
end

/// ap_sig_bdd_287 assign process. ///
always @ (ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_reg_ppstg_tmp_i_reg_2805_pp0_it1 or ap_reg_ppstg_tmp_29_reg_2813_pp0_it1)
begin
    ap_sig_bdd_287 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1));
end

/// ap_sig_bdd_477 assign process. ///
always @ (ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_reg_ppstg_tmp_i_reg_2805_pp0_it1 or ap_reg_ppstg_tmp_29_reg_2813_pp0_it1 or col_assign_3_fu_1240_p2)
begin
    ap_sig_bdd_477 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_fu_1240_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_485 assign process. ///
always @ (ap_reg_ppstg_tmp_6_reg_2785_pp0_it1 or ap_reg_ppstg_brmerge_reg_2829_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1 or ap_reg_ppstg_tmp_i_reg_2805_pp0_it1 or ap_reg_ppstg_tmp_29_reg_2813_pp0_it1 or col_assign_3_fu_1240_p2)
begin
    ap_sig_bdd_485 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2785_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2829_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2809_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_2813_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2805_pp0_it1) & (col_assign_3_fu_1240_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_59 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_59 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_fu_1176_p2 = (tmp_9_reg_2697 | or_cond_2_reg_2702);
assign col_assign_1_t_fu_1417_p2 = (ap_reg_ppstg_tmp_27_reg_2798_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_assign_214_t_fu_1575_p2 = (ap_reg_ppstg_tmp_27_reg_2798_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_assign_3_1_t1_fu_1389_p2 = (ap_reg_ppstg_tmp_30_reg_2822_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_assign_3_2_t1_fu_1547_p2 = (ap_reg_ppstg_tmp_30_reg_2822_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_assign_3_fu_1240_p2 = (ap_reg_ppstg_tmp_30_reg_2822_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_assign_fu_1268_p2 = (ap_reg_ppstg_tmp_27_reg_2798_pp0_it1 + p_neg226_i_i_cast_cast_reg_2645);
assign col_buf_0_val_0_0_2_fu_1761_p3 = ((sel_tmp9_fu_1756_p2)? col_buf_0_val_0_0_5_fu_244: col_buf_0_val_0_0_6_fu_248);
assign col_buf_0_val_0_0_9_fu_1774_p3 = ((sel_tmp11_fu_1769_p2)? col_buf_0_val_0_0_3_fu_240: col_buf_0_val_0_0_2_fu_1761_p3);
assign col_buf_1_val_0_0_2_fu_1868_p3 = ((sel_tmp14_fu_1863_p2)? col_buf_1_val_0_0_4_fu_216: col_buf_1_val_0_0_3_fu_200);
assign col_buf_2_val_0_0_2_fu_1992_p3 = ((sel_tmp20_fu_1987_p2)? col_buf_2_val_0_0_4_fu_144: col_buf_2_val_0_0_3_fu_128);
assign cols_cast1_fu_696_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_700_p1 = $unsigned(p_src_cols_V_read);
assign heightloop_fu_704_p2 = (rows_cast_fu_692_p1 + ap_const_lv13_5);
assign i_V_fu_767_p2 = (p_012_0_i_i_reg_534 + ap_const_lv12_1);
assign icmp1_fu_1099_p2 = (tmp_26_fu_1089_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_801_p2 = ($signed(tmp_8_fu_791_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_1083_p2 = (p_025_0_i_i_reg_545 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_10_fu_1195_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2845;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_10_fu_1195_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2851;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_10_fu_1195_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2857;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_10_fu_1195_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_2863;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_10_fu_1195_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_2869;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_10_fu_1195_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_2875;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_10_fu_1195_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_2881;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_10_fu_1195_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_2887;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_10_fu_1195_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_2893;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign len_cast1_i7_fu_744_p1 = $unsigned(p_src_rows_V_read);
assign locy_2_0_t_fu_1028_p2 = (tmp_5_reg_2711 - tmp_14_reg_2722);
assign locy_2_1_t_fu_1042_p2 = (tmp_5_reg_2711 - tmp_18_reg_2728);
assign locy_2_2_t_fu_1056_p2 = (tmp_5_reg_2711 - tmp_24_reg_2734);
assign locy_fu_1060_p2 = (tmp_5_reg_2711 - tmp_25_reg_2739);
assign or_cond219_i_i_fu_1105_p2 = (tmp_s_reg_2692 & icmp1_fu_1099_p2);
assign or_cond_2_fu_812_p2 = (icmp_fu_801_p2 & tmp_38_2_fu_807_p2);
assign or_cond_i7_fu_837_p2 = (tmp_i7_fu_832_p2 & rev_fu_826_p2);
assign or_cond_i8_fu_906_p2 = (tmp_i8_fu_901_p2 & rev1_fu_891_p2);
assign or_cond_i9_fu_972_p2 = (tmp_i9_fu_967_p2 & rev2_fu_957_p2);
assign or_cond_i_fu_1143_p2 = (tmp_i_fu_1138_p2 & rev3_fu_1132_p2);
assign p_assign_1_fu_1009_p3 = ((tmp_13_fu_843_p3)? ap_const_lv13_0: ref_reg_2655);
assign p_assign_1_i1_fu_1016_p3 = ((or_cond_i7_fu_837_p2)? ImagLoc_y_fu_779_p2: p_assign_1_fu_1009_p3);
assign p_assign_1_i7_fu_858_p3 = ((or_cond_i7_fu_837_p2)? ImagLoc_y_fu_779_p2: p_assign_7_fu_851_p3);
assign p_assign_1_i8_fu_931_p1 = p_cast3_i8_fu_897_p1;
assign p_assign_1_i8_fu_931_p3 = ((or_cond_i8_fu_906_p2)? p_assign_1_i8_fu_931_p1: p_assign_i94_cast_fu_927_p1);
assign p_assign_1_i9_fu_997_p1 = p_cast3_i9_fu_963_p1;
assign p_assign_1_i9_fu_997_p3 = ((or_cond_i9_fu_972_p2)? p_assign_1_i9_fu_997_p1: p_assign_i103_cast_fu_993_p1);
assign p_assign_1_i_fu_1164_p3 = ((or_cond_i_fu_1143_p2)? ImagLoc_x_fu_1110_p2: p_assign_fu_1157_p3);
assign p_assign_7_fu_851_p3 = ((tmp_13_fu_843_p3)? ap_const_lv13_0: tmp_2_i6_reg_2672);
assign p_assign_8_fu_920_p3 = ((tmp_16_fu_912_p3)? ap_const_lv13_0: tmp_2_i6_reg_2672);
assign p_assign_9_fu_986_p3 = ((tmp_21_fu_978_p3)? ap_const_lv13_0: tmp_2_i6_reg_2672);
assign p_assign_fu_1157_p3 = ((tmp_29_fu_1149_p3)? ap_const_lv13_0: tmp_2_i_reg_2661);
assign p_assign_i103_cast_fu_993_p1 = $unsigned(p_assign_9_fu_986_p3);
assign p_assign_i94_cast_fu_927_p1 = $unsigned(p_assign_8_fu_920_p3);
assign p_cast3_i8_fu_897_p1 = $signed(y_1_2_fu_877_p2);
assign p_cast3_i9_fu_963_p1 = $signed(y_1_2_1_fu_943_p2);
assign p_dst_data_stream_0_V_din = ((tmp_95_0_2_2_fu_2232_p2)? src_kernel_win_0_val_0_1_load_reg_3085: temp_0_i_i_i_057_i_i_1_0_2_1_fu_2226_p3);
assign p_dst_data_stream_1_V_din = ((tmp_95_1_2_2_fu_2255_p2)? src_kernel_win_1_val_0_1_load_reg_3097: temp_0_i_i_i_057_i_i_1_1_2_1_fu_2249_p3);
assign p_dst_data_stream_2_V_din = ((tmp_95_2_2_2_fu_2278_p2)? src_kernel_win_2_val_0_1_load_reg_3109: temp_0_i_i_i_057_i_i_1_2_2_1_fu_2272_p3);
assign p_neg226_i_i_cast_cast_fu_726_p2 = (tmp_fu_722_p1 ^ ap_const_lv2_3);
assign ref_fu_732_p2 = (rows_cast_fu_692_p1 + ap_const_lv13_1FFF);
assign rev1_fu_891_p2 = (tmp_15_fu_883_p3 ^ ap_const_lv1_1);
assign rev2_fu_957_p2 = (tmp_19_fu_949_p3 ^ ap_const_lv1_1);
assign rev3_fu_1132_p2 = (tmp_28_fu_1124_p3 ^ ap_const_lv1_1);
assign rev_fu_826_p2 = (tmp_12_fu_818_p3 ^ ap_const_lv1_1);
assign right_border_buf_0_val_1_2_1_fu_1307_p3 = ((sel_tmp3_fu_1301_p2)? right_border_buf_0_val_1_2_7_fu_236: right_border_buf_0_val_1_2_fu_1293_p3);
assign right_border_buf_0_val_1_2_2_fu_1316_p3 = ((sel_tmp8_fu_1287_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_6_fu_232);
assign right_border_buf_0_val_1_2_3_fu_1324_p3 = ((sel_tmp3_fu_1301_p2)? right_border_buf_0_val_1_2_6_fu_232: right_border_buf_0_val_1_2_2_fu_1316_p3);
assign right_border_buf_0_val_1_2_5_fu_1333_p3 = ((sel_tmp3_fu_1301_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_4_fu_228);
assign right_border_buf_0_val_1_2_fu_1293_p3 = ((sel_tmp8_fu_1287_p2)? right_border_buf_0_val_1_2_7_fu_236: k_buf_0_val_1_q0);
assign right_border_buf_1_val_1_2_11_fu_1898_p3 = ((sel_tmp15_fu_1876_p2)? right_border_buf_1_val_1_2_1_fu_252: right_border_buf_1_val_1_2_fu_1890_p3);
assign right_border_buf_1_val_1_2_3_fu_1451_p3 = ((sel_tmp16_fu_1445_p2)? right_border_buf_1_val_1_2_7_fu_260: k_buf_1_val_1_q0);
assign right_border_buf_1_val_1_2_4_fu_1465_p3 = ((sel_tmp17_fu_1459_p2)? right_border_buf_1_val_1_2_7_fu_260: right_border_buf_1_val_1_2_3_fu_1451_p3);
assign right_border_buf_1_val_1_2_5_fu_1474_p3 = ((sel_tmp16_fu_1445_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_2_fu_256);
assign right_border_buf_1_val_1_2_6_fu_1482_p3 = ((sel_tmp17_fu_1459_p2)? right_border_buf_1_val_1_2_2_fu_256: right_border_buf_1_val_1_2_5_fu_1474_p3);
assign right_border_buf_1_val_1_2_8_fu_1491_p3 = ((sel_tmp17_fu_1459_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_1_fu_252);
assign right_border_buf_1_val_1_2_fu_1890_p3 = ((sel_tmp14_fu_1863_p2)? right_border_buf_1_val_1_2_2_fu_256: right_border_buf_1_val_1_2_7_fu_260);
assign right_border_buf_2_val_1_2_11_fu_2022_p3 = ((sel_tmp21_fu_2000_p2)? right_border_buf_2_val_1_2_3_fu_188: right_border_buf_2_val_1_2_fu_2014_p3);
assign right_border_buf_2_val_1_2_4_fu_1609_p3 = ((sel_tmp22_fu_1603_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_3_fu_188);
assign right_border_buf_2_val_1_2_5_fu_1624_p3 = ((sel_tmp23_fu_1618_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_2_fu_180);
assign right_border_buf_2_val_1_2_6_fu_1632_p3 = ((sel_tmp22_fu_1603_p2)? right_border_buf_2_val_1_2_2_fu_180: right_border_buf_2_val_1_2_5_fu_1624_p3);
assign right_border_buf_2_val_1_2_7_fu_1641_p3 = ((sel_tmp23_fu_1618_p2)? right_border_buf_2_val_1_2_1_fu_164: k_buf_2_val_1_q0);
assign right_border_buf_2_val_1_2_8_fu_1649_p3 = ((sel_tmp22_fu_1603_p2)? right_border_buf_2_val_1_2_1_fu_164: right_border_buf_2_val_1_2_7_fu_1641_p3);
assign right_border_buf_2_val_1_2_fu_2014_p3 = ((sel_tmp20_fu_1987_p2)? right_border_buf_2_val_1_2_2_fu_180: right_border_buf_2_val_1_2_1_fu_164);
assign rows_cast_fu_692_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1050_p2 = (locy_2_1_t_fu_1042_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp11_fu_1769_p2 = (col_assign_3_reg_2934 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp12_fu_1821_p3 = ((sel_tmp4_reg_2745)? right_border_buf_1_val_2_0_reg_2949: src_kernel_win_1_val_2_0_reg_2963);
assign sel_tmp13_fu_1833_p3 = ((sel_tmp7_reg_2757)? right_border_buf_1_val_2_0_reg_2949: src_kernel_win_1_val_2_0_reg_2963);
assign sel_tmp14_fu_1863_p2 = (col_assign_3_1_t1_reg_2969 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp15_fu_1876_p2 = (col_assign_3_1_t1_reg_2969 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp16_fu_1445_p2 = (col_assign_1_t_fu_1417_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp17_fu_1459_p2 = (col_assign_1_t_fu_1417_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_1945_p3 = ((sel_tmp4_reg_2745)? right_border_buf_2_val_2_0_reg_2984: src_kernel_win_2_val_2_0_reg_2998);
assign sel_tmp19_fu_1957_p3 = ((sel_tmp7_reg_2757)? right_border_buf_2_val_2_0_reg_2984: src_kernel_win_2_val_2_0_reg_2998);
assign sel_tmp1_fu_1723_p3 = ((sel_tmp_reg_2775)? right_border_buf_0_val_2_0_reg_2914: src_kernel_win_0_val_2_0_reg_2928);
assign sel_tmp20_fu_1987_p2 = (col_assign_3_2_t1_reg_3004 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp21_fu_2000_p2 = (col_assign_3_2_t1_reg_3004 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp22_fu_1603_p2 = (col_assign_214_t_fu_1575_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp23_fu_1618_p2 = (col_assign_214_t_fu_1575_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1068_p2 = (locy_fu_1060_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_1301_p2 = (col_assign_fu_1268_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp4_fu_1032_p2 = (tmp_5_reg_2711 == tmp_14_reg_2722? 1'b1: 1'b0);
assign sel_tmp5_fu_1735_p3 = ((sel_tmp7_reg_2757)? right_border_buf_0_val_2_0_reg_2914: src_kernel_win_0_val_2_0_reg_2928);
assign sel_tmp6_fu_1036_p2 = (locy_2_0_t_fu_1028_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1046_p2 = (tmp_5_reg_2711 == tmp_18_reg_2728? 1'b1: 1'b0);
assign sel_tmp8_fu_1287_p2 = (col_assign_fu_1268_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp9_fu_1756_p2 = (col_assign_3_reg_2934 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_1064_p2 = (tmp_5_reg_2711 == tmp_25_reg_2739? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1728_p3 = ((sel_tmp2_reg_2780)? right_border_buf_0_val_1_0_reg_2921: sel_tmp1_fu_1723_p3);
assign src_kernel_win_0_val_1_1_3_fu_1740_p3 = ((sel_tmp10_reg_2764)? right_border_buf_0_val_1_0_reg_2921: sel_tmp5_fu_1735_p3);
assign src_kernel_win_1_val_0_1_3_fu_1826_p3 = ((sel_tmp6_reg_2751)? right_border_buf_1_val_1_0_reg_2956: sel_tmp12_fu_1821_p3);
assign src_kernel_win_1_val_0_1_4_fu_1881_p3 = ((sel_tmp15_fu_1876_p2)? col_buf_1_val_0_0_5_fu_224: col_buf_1_val_0_0_2_fu_1868_p3);
assign src_kernel_win_1_val_1_1_3_fu_1838_p3 = ((sel_tmp10_reg_2764)? right_border_buf_1_val_1_0_reg_2956: sel_tmp13_fu_1833_p3);
assign src_kernel_win_2_val_0_1_3_fu_1950_p3 = ((sel_tmp6_reg_2751)? right_border_buf_2_val_1_0_reg_2991: sel_tmp18_fu_1945_p3);
assign src_kernel_win_2_val_0_1_4_fu_2005_p3 = ((sel_tmp21_fu_2000_p2)? col_buf_2_val_0_0_5_fu_152: col_buf_2_val_0_0_2_fu_1992_p3);
assign src_kernel_win_2_val_1_1_3_fu_1962_p3 = ((sel_tmp10_reg_2764)? right_border_buf_2_val_1_0_reg_2991: sel_tmp19_fu_1957_p3);
assign temp_0_i_i_i_057_i_i_1_0_0_1_fu_1366_p3 = ((tmp_95_0_0_1_fu_1360_p2)? src_kernel_win_0_val_2_1_fu_132: src_kernel_win_0_val_2_2_fu_148);
assign temp_0_i_i_i_057_i_i_1_0_0_2_fu_1794_p3 = ((tmp_95_0_0_2_fu_1789_p2)? src_kernel_win_0_val_2_1_fu_132: temp_0_i_i_i_057_i_i_1_0_0_1_reg_2943);
assign temp_0_i_i_i_057_i_i_1_0_1_1_fu_2093_p3 = ((tmp_95_0_1_1_reg_3060)? src_kernel_win_0_val_1_1_6_reg_3026: temp_0_i_i_i_057_i_i_1_0_1_reg_3055);
assign temp_0_i_i_i_057_i_i_1_0_1_2_fu_2104_p3 = ((tmp_95_0_1_2_fu_2098_p2)? src_kernel_win_0_val_1_1_fu_136: temp_0_i_i_i_057_i_i_1_0_1_1_fu_2093_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_fu_1807_p3 = ((tmp_95_0_1_fu_1801_p2)? src_kernel_win_0_val_1_2_fu_140: temp_0_i_i_i_057_i_i_1_0_0_2_fu_1794_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_1_fu_2226_p3 = ((tmp_95_0_2_1_fu_2222_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3019_pp0_it4: temp_0_i_i_i_057_i_i_1_0_2_reg_3091);
assign temp_0_i_i_i_057_i_i_1_0_2_fu_2118_p3 = ((tmp_95_0_2_fu_2112_p2)? src_kernel_win_0_val_0_2_fu_124: temp_0_i_i_i_057_i_i_1_0_1_2_fu_2104_p3);
assign temp_0_i_i_i_057_i_i_1_1_0_1_fu_1524_p3 = ((tmp_95_1_0_1_fu_1518_p2)? src_kernel_win_1_val_2_1_fu_168: src_kernel_win_1_val_2_2_fu_184);
assign temp_0_i_i_i_057_i_i_1_1_0_2_fu_1918_p3 = ((tmp_95_1_0_2_fu_1913_p2)? src_kernel_win_1_val_2_1_fu_168: temp_0_i_i_i_057_i_i_1_1_0_1_reg_2978);
assign temp_0_i_i_i_057_i_i_1_1_1_1_fu_2135_p3 = ((tmp_95_1_1_1_reg_3070)? src_kernel_win_1_val_1_1_6_reg_3038: temp_0_i_i_i_057_i_i_1_1_1_reg_3065);
assign temp_0_i_i_i_057_i_i_1_1_1_2_fu_2146_p3 = ((tmp_95_1_1_2_fu_2140_p2)? src_kernel_win_1_val_1_1_fu_172: temp_0_i_i_i_057_i_i_1_1_1_1_fu_2135_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_fu_1931_p3 = ((tmp_95_1_1_fu_1925_p2)? src_kernel_win_1_val_1_2_fu_176: temp_0_i_i_i_057_i_i_1_1_0_2_fu_1918_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_1_fu_2249_p3 = ((tmp_95_1_2_1_fu_2245_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_6_reg_3031_pp0_it4: temp_0_i_i_i_057_i_i_1_1_2_reg_3103);
assign temp_0_i_i_i_057_i_i_1_1_2_fu_2160_p3 = ((tmp_95_1_2_fu_2154_p2)? src_kernel_win_1_val_0_2_fu_160: temp_0_i_i_i_057_i_i_1_1_1_2_fu_2146_p3);
assign temp_0_i_i_i_057_i_i_1_2_0_1_fu_1682_p3 = ((tmp_95_2_0_1_fu_1676_p2)? src_kernel_win_2_val_2_1_fu_204: src_kernel_win_2_val_2_2_fu_220);
assign temp_0_i_i_i_057_i_i_1_2_0_2_fu_2042_p3 = ((tmp_95_2_0_2_fu_2037_p2)? src_kernel_win_2_val_2_1_fu_204: temp_0_i_i_i_057_i_i_1_2_0_1_reg_3013);
assign temp_0_i_i_i_057_i_i_1_2_1_1_fu_2177_p3 = ((tmp_95_2_1_1_reg_3080)? src_kernel_win_2_val_1_1_6_reg_3050: temp_0_i_i_i_057_i_i_1_2_1_reg_3075);
assign temp_0_i_i_i_057_i_i_1_2_1_2_fu_2188_p3 = ((tmp_95_2_1_2_fu_2182_p2)? src_kernel_win_2_val_1_1_fu_208: temp_0_i_i_i_057_i_i_1_2_1_1_fu_2177_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_fu_2055_p3 = ((tmp_95_2_1_fu_2049_p2)? src_kernel_win_2_val_1_2_fu_212: temp_0_i_i_i_057_i_i_1_2_0_2_fu_2042_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_1_fu_2272_p3 = ((tmp_95_2_2_1_fu_2268_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_6_reg_3043_pp0_it4: temp_0_i_i_i_057_i_i_1_2_2_reg_3115);
assign temp_0_i_i_i_057_i_i_1_2_2_fu_2202_p3 = ((tmp_95_2_2_fu_2196_p2)? src_kernel_win_2_val_0_2_fu_196: temp_0_i_i_i_057_i_i_1_2_1_2_fu_2188_p3);
assign tmp_10_fu_1195_p1 = $unsigned(p_assign_1_i_reg_2817);
assign tmp_11_fu_1180_p2 = ($signed(ImagLoc_x_fu_1110_p2) < $signed(tmp_2_reg_2638)? 1'b1: 1'b0);
assign tmp_12_cast_fu_758_p1 = $unsigned(p_012_0_i_i_reg_534);
assign tmp_12_fu_818_p3 = ImagLoc_y_fu_779_p2[ap_const_lv32_C];
assign tmp_13_fu_843_p3 = ImagLoc_y_fu_779_p2[ap_const_lv32_C];
assign tmp_14_cast_fu_1074_p1 = $unsigned(p_025_0_i_i_reg_545);
assign tmp_14_fu_873_p1 = p_assign_1_i7_fu_858_p3[1:0];
assign tmp_15_fu_883_p3 = y_1_2_fu_877_p2[ap_const_lv32_C];
assign tmp_16_fu_912_p3 = y_1_2_fu_877_p2[ap_const_lv32_C];
assign tmp_18_fu_939_p1 = p_assign_1_i8_fu_931_p3[1:0];
assign tmp_19_fu_949_p3 = y_1_2_1_fu_943_p2[ap_const_lv32_C];
assign tmp_21_fu_978_p3 = y_1_2_1_fu_943_p2[ap_const_lv32_C];
assign tmp_24_fu_1005_p1 = p_assign_1_i9_fu_997_p3[1:0];
assign tmp_25_fu_1024_p1 = p_assign_1_i1_fu_1016_p3[1:0];
assign tmp_26_fu_1089_p4 = {{p_025_0_i_i_reg_545[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_27_fu_1116_p1 = ImagLoc_x_fu_1110_p2[1:0];
assign tmp_28_fu_1124_p3 = ImagLoc_x_fu_1110_p2[ap_const_lv32_C];
assign tmp_29_fu_1149_p3 = ImagLoc_x_fu_1110_p2[ap_const_lv32_C];
assign tmp_2_fu_716_p2 = (cols_cast_fu_700_p1 + ap_const_lv13_1FFD);
assign tmp_2_i6_fu_748_p2 = (rows_cast_fu_692_p1 + ap_const_lv13_3);
assign tmp_2_i_fu_738_p2 = (cols_cast_fu_700_p1 + ap_const_lv13_1FFF);
assign tmp_30_fu_1172_p1 = p_assign_1_i_fu_1164_p3[1:0];
assign tmp_38_2_fu_807_p2 = ($signed(ImagLoc_y_fu_779_p2) < $signed(ref_reg_2655)? 1'b1: 1'b0);
assign tmp_46_1_fu_1185_p2 = ($signed(ImagLoc_x_fu_1110_p2) < $signed(tmp_2_reg_2638)? 1'b1: 1'b0);
assign tmp_46_2_fu_1190_p2 = ($signed(ImagLoc_x_fu_1110_p2) < $signed(tmp_2_reg_2638)? 1'b1: 1'b0);
assign tmp_4_fu_762_p2 = (tmp_12_cast_fu_758_p1 < heightloop_reg_2628? 1'b1: 1'b0);
assign tmp_5_fu_866_p3 = ((tmp_38_2_fu_807_p2)? ap_const_lv2_2: tmp_7_reg_2679);
assign tmp_6_fu_1078_p2 = (tmp_14_cast_fu_1074_p1 < widthloop_reg_2633? 1'b1: 1'b0);
assign tmp_7_fu_754_p1 = ref_fu_732_p2[1:0];
assign tmp_8_fu_791_p4 = {{ImagLoc_y_fu_779_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_95_0_0_1_fu_1360_p2 = (src_kernel_win_0_val_2_1_fu_132 < src_kernel_win_0_val_2_2_fu_148? 1'b1: 1'b0);
assign tmp_95_0_0_2_fu_1789_p2 = (src_kernel_win_0_val_2_1_fu_132 < temp_0_i_i_i_057_i_i_1_0_0_1_reg_2943? 1'b1: 1'b0);
assign tmp_95_0_1_1_fu_1815_p2 = (src_kernel_win_0_val_1_1_fu_136 < temp_0_i_i_i_057_i_i_1_0_1_fu_1807_p3? 1'b1: 1'b0);
assign tmp_95_0_1_2_fu_2098_p2 = (src_kernel_win_0_val_1_1_fu_136 < temp_0_i_i_i_057_i_i_1_0_1_1_fu_2093_p3? 1'b1: 1'b0);
assign tmp_95_0_1_fu_1801_p2 = (src_kernel_win_0_val_1_2_fu_140 < temp_0_i_i_i_057_i_i_1_0_0_2_fu_1794_p3? 1'b1: 1'b0);
assign tmp_95_0_2_1_fu_2222_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3019_pp0_it4 < temp_0_i_i_i_057_i_i_1_0_2_reg_3091? 1'b1: 1'b0);
assign tmp_95_0_2_2_fu_2232_p2 = (src_kernel_win_0_val_0_1_load_reg_3085 < temp_0_i_i_i_057_i_i_1_0_2_1_fu_2226_p3? 1'b1: 1'b0);
assign tmp_95_0_2_fu_2112_p2 = (src_kernel_win_0_val_0_2_fu_124 < temp_0_i_i_i_057_i_i_1_0_1_2_fu_2104_p3? 1'b1: 1'b0);
assign tmp_95_1_0_1_fu_1518_p2 = (src_kernel_win_1_val_2_1_fu_168 < src_kernel_win_1_val_2_2_fu_184? 1'b1: 1'b0);
assign tmp_95_1_0_2_fu_1913_p2 = (src_kernel_win_1_val_2_1_fu_168 < temp_0_i_i_i_057_i_i_1_1_0_1_reg_2978? 1'b1: 1'b0);
assign tmp_95_1_1_1_fu_1939_p2 = (src_kernel_win_1_val_1_1_fu_172 < temp_0_i_i_i_057_i_i_1_1_1_fu_1931_p3? 1'b1: 1'b0);
assign tmp_95_1_1_2_fu_2140_p2 = (src_kernel_win_1_val_1_1_fu_172 < temp_0_i_i_i_057_i_i_1_1_1_1_fu_2135_p3? 1'b1: 1'b0);
assign tmp_95_1_1_fu_1925_p2 = (src_kernel_win_1_val_1_2_fu_176 < temp_0_i_i_i_057_i_i_1_1_0_2_fu_1918_p3? 1'b1: 1'b0);
assign tmp_95_1_2_1_fu_2245_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_1_6_reg_3031_pp0_it4 < temp_0_i_i_i_057_i_i_1_1_2_reg_3103? 1'b1: 1'b0);
assign tmp_95_1_2_2_fu_2255_p2 = (src_kernel_win_1_val_0_1_load_reg_3097 < temp_0_i_i_i_057_i_i_1_1_2_1_fu_2249_p3? 1'b1: 1'b0);
assign tmp_95_1_2_fu_2154_p2 = (src_kernel_win_1_val_0_2_fu_160 < temp_0_i_i_i_057_i_i_1_1_1_2_fu_2146_p3? 1'b1: 1'b0);
assign tmp_95_2_0_1_fu_1676_p2 = (src_kernel_win_2_val_2_1_fu_204 < src_kernel_win_2_val_2_2_fu_220? 1'b1: 1'b0);
assign tmp_95_2_0_2_fu_2037_p2 = (src_kernel_win_2_val_2_1_fu_204 < temp_0_i_i_i_057_i_i_1_2_0_1_reg_3013? 1'b1: 1'b0);
assign tmp_95_2_1_1_fu_2063_p2 = (src_kernel_win_2_val_1_1_fu_208 < temp_0_i_i_i_057_i_i_1_2_1_fu_2055_p3? 1'b1: 1'b0);
assign tmp_95_2_1_2_fu_2182_p2 = (src_kernel_win_2_val_1_1_fu_208 < temp_0_i_i_i_057_i_i_1_2_1_1_fu_2177_p3? 1'b1: 1'b0);
assign tmp_95_2_1_fu_2049_p2 = (src_kernel_win_2_val_1_2_fu_212 < temp_0_i_i_i_057_i_i_1_2_0_2_fu_2042_p3? 1'b1: 1'b0);
assign tmp_95_2_2_1_fu_2268_p2 = (ap_reg_ppstg_src_kernel_win_2_val_0_1_6_reg_3043_pp0_it4 < temp_0_i_i_i_057_i_i_1_2_2_reg_3115? 1'b1: 1'b0);
assign tmp_95_2_2_2_fu_2278_p2 = (src_kernel_win_2_val_0_1_load_reg_3109 < temp_0_i_i_i_057_i_i_1_2_2_1_fu_2272_p3? 1'b1: 1'b0);
assign tmp_95_2_2_fu_2196_p2 = (src_kernel_win_2_val_0_2_fu_196 < temp_0_i_i_i_057_i_i_1_2_1_2_fu_2188_p3? 1'b1: 1'b0);
assign tmp_9_fu_785_p2 = ($signed(ImagLoc_y_fu_779_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_fu_722_p1 = p_src_cols_V_read[1:0];
assign tmp_i7_fu_832_p2 = (ImagLoc_y_fu_779_p2 < rows_cast_reg_2618? 1'b1: 1'b0);
assign tmp_i8_fu_901_p0 = p_cast3_i8_fu_897_p1;
assign tmp_i8_fu_901_p2 = ($signed(tmp_i8_fu_901_p0) < $signed(len_cast1_i7_reg_2666)? 1'b1: 1'b0);
assign tmp_i9_fu_967_p0 = p_cast3_i9_fu_963_p1;
assign tmp_i9_fu_967_p2 = ($signed(tmp_i9_fu_967_p0) < $signed(len_cast1_i7_reg_2666)? 1'b1: 1'b0);
assign tmp_i_fu_1138_p0 = $signed(ImagLoc_x_fu_1110_p2);
assign tmp_i_fu_1138_p2 = ($signed(tmp_i_fu_1138_p0) < $signed(cols_cast1_reg_2623)? 1'b1: 1'b0);
assign tmp_s_fu_773_p2 = (p_012_0_i_i_reg_534 > ap_const_lv12_4? 1'b1: 1'b0);
assign widthloop_fu_710_p2 = (cols_cast_fu_700_p1 + ap_const_lv13_2);
assign y_1_2_1_fu_943_p2 = (tmp_12_cast_fu_758_p1 + ap_const_lv13_1FFA);
assign y_1_2_fu_877_p2 = (tmp_12_cast_fu_758_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2618[12] <= 1'b0;
    cols_cast1_reg_2623[13:12] <= 2'b00;
    len_cast1_i7_reg_2666[13:12] <= 2'b00;
end



endmodule //Erode_32_32_1080_1920_s

