0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sim_1/new/Compare_Storage_tb.v,1692910332,verilog,,,,Compare_Storage_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/Compare_Storage_Elements.v,1692910618,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF.v,,Compare_Storage_Elements,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF.v,1692907936,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF_neg.v,,D_FF,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF_neg.v,1692908079,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_Latch.v,,D_FF_neg,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_Latch.v,1692907632,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sim_1/new/Compare_Storage_tb.v,,D_Latch,,,,,,,,
