[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel/RegFile.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_out1",
    "sources":[
      "~RegFile|RegFile>io_rs1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_out2",
    "sources":[
      "~RegFile|RegFile>io_rs2"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel"
  }
]