{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490210066345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490210066363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:14:25 2017 " "Processing started: Wed Mar 22 15:14:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490210066363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210066363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OcarinaOfVerilog -c OcarinaOfVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off OcarinaOfVerilog -c OcarinaOfVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210066364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490210067402 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction OcarinaOfVerilog.v(68) " "Verilog HDL syntax error at OcarinaOfVerilog.v(68) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490210094423 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathest OcarinaOfVerilog.v(51) " "Ignored design unit \"datapathest\" at OcarinaOfVerilog.v(51) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094423 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "zeldaslullaby OcarinaOfVerilog.v(84) " "Ignored design unit \"zeldaslullaby\" at OcarinaOfVerilog.v(84) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094424 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "eponasong OcarinaOfVerilog.v(157) " "Ignored design unit \"eponasong\" at OcarinaOfVerilog.v(157) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 157 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094424 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sariasong OcarinaOfVerilog.v(230) " "Ignored design unit \"sariasong\" at OcarinaOfVerilog.v(230) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 230 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094425 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "songofstorms OcarinaOfVerilog.v(303) " "Ignored design unit \"songofstorms\" at OcarinaOfVerilog.v(303) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 303 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094426 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "windsrequium OcarinaOfVerilog.v(376) " "Ignored design unit \"windsrequium\" at OcarinaOfVerilog.v(376) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 376 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094426 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RateDiv OcarinaOfVerilog.v(449) " "Ignored design unit \"RateDiv\" at OcarinaOfVerilog.v(449) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 449 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094426 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lfsr OcarinaOfVerilog.v(466) " "Ignored design unit \"lfsr\" at OcarinaOfVerilog.v(466) due to previous errors" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 466 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490210094427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocarinaofverilog.v 0 0 " "Found 0 design units, including 0 entities, in source file ocarinaofverilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210094428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490210094554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 22 15:14:54 2017 " "Processing ended: Wed Mar 22 15:14:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490210094554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490210094554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490210094554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210094554 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210095249 ""}
