module fpq(clk_50mhz,rst,clk_1hz,clk_2hz,clk_50hz,clk_1khz);
input rst,clk_50mhz;
output clk_1hz,clk_2hz,clk_50hz,clk_1khz;
reg clk_1hz,clk_2hz,clk_50hz,clk_1khz;
reg[31:0]cnt1,cnt2,cnt3,cnt4;
always@(posedge clk_50mhz)
begin
if(!rst)
begin 
cnt1<=1'b0;
cnt2<=1'b0;
cnt3<=1'b0;
cnt4<=1'b0;
clk_1hz<=1'b0;
clk_2hz<=1'b0;
clk_50hz<=1'b0;
clk_1khz<=1'b0;
end
if(cnt1<50000000)
cnt1<=cnt1+1'b1;
else
begin
cnt1<=1'b0;
clk_1hz<=~clk_1hz;
end
if(cnt2<25000000)
cnt2<=cnt1+1'b1;
else
begin
cnt2<=1'b0;
clk_2hz<=~clk_2hz;
end
if(cnt3<1000000)
cnt3<=cnt3+1'b1;
else
begin
cnt3<=1'b0;
clk_50hz<=~clk_50hz;
if(cnt4<50000)
cnt4<=cnt4+1'b1;
else
begin
cnt4<=1'b0;
clk_1khz<=~clk_1khz;
end
end
end
endmodule