

================================================================
== Vivado HLS Report for 'operator_long_div7'
================================================================
* Date:           Fri Aug  3 11:35:10 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    41.616|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div7_chunk_fu_118  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_125  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_131  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_137  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_143  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_149  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_155  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_161  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_167  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_173  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_179  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   18018|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     195|
|Register         |        -|      -|      69|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      69|   18213|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+---+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------+---------+-------+---+------+
    |grp_lut_div7_chunk_fu_118  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_125  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_131  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_137  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_143  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_149  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_155  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_161  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_167  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_173  |lut_div7_chunk  |        0|      0|  0|  1638|
    |grp_lut_div7_chunk_fu_179  |lut_div7_chunk  |        0|      0|  0|  1638|
    +---------------------------+----------------+---------+-------+---+------+
    |Total                      |                |        0|      0|  0| 18018|
    +---------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |grp_lut_div7_chunk_fu_118_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_118_r_in_V  |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_125_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_131_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_137_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_143_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_149_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_155_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_161_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_167_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_173_d_V     |  15|          3|    3|          9|
    |grp_lut_div7_chunk_fu_179_d_V     |  15|          3|    3|          9|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 195|         39|   37|        111|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |p_Result_19_10_i_i_reg_616    |  3|   0|    3|          0|
    |p_Result_19_11_i_i_reg_621    |  3|   0|    3|          0|
    |p_Result_19_12_i_i_reg_626    |  3|   0|    3|          0|
    |p_Result_19_13_i_i_reg_631    |  3|   0|    3|          0|
    |p_Result_19_14_i_i_reg_636    |  3|   0|    3|          0|
    |p_Result_19_15_i_i_reg_641    |  3|   0|    3|          0|
    |p_Result_19_16_i_i_reg_646    |  3|   0|    3|          0|
    |p_Result_19_17_i_i_reg_651    |  3|   0|    3|          0|
    |p_Result_19_18_i_i_reg_656    |  3|   0|    3|          0|
    |p_Result_19_i_i_4_reg_611     |  3|   0|    3|          0|
    |q_chunk_V_ret2_1_i_i_reg_561  |  3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_566  |  3|   0|    3|          0|
    |q_chunk_V_ret2_3_i_i_reg_571  |  3|   0|    3|          0|
    |q_chunk_V_ret2_4_i_i_reg_576  |  3|   0|    3|          0|
    |q_chunk_V_ret2_5_i_i_reg_581  |  3|   0|    3|          0|
    |q_chunk_V_ret2_6_i_i_reg_586  |  3|   0|    3|          0|
    |q_chunk_V_ret2_7_i_i_reg_591  |  3|   0|    3|          0|
    |q_chunk_V_ret2_8_i_i_reg_596  |  3|   0|    3|          0|
    |q_chunk_V_ret2_9_i_i_reg_601  |  3|   0|    3|          0|
    |q_chunk_V_ret2_i_i_reg_556    |  3|   0|    3|          0|
    |r_V_ret3_9_i_i_reg_606        |  3|   0|    3|          0|
    |tmp_1_reg_551                 |  1|   0|    1|          0|
    |tmp_2_reg_661                 |  3|   0|    3|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 69|   0|   69|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div7 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div7 | return value |
|in_r       |  in |   64|   ap_none  |        in_r        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 41.6>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %in_read, i32 63)" [test.cpp:3974->test.cpp:3989->test.cpp:3995]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i1 %tmp to i3" [test.cpp:3974->test.cpp:3989->test.cpp:3995]   --->   Operation 5 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.78ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:3975->test.cpp:3989->test.cpp:3995]   --->   Operation 6 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:3975->test.cpp:3989->test.cpp:3995]   --->   Operation 7 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:3975->test.cpp:3989->test.cpp:3995]   --->   Operation 8 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %q_chunk_V to i1" [test.cpp:3976->test.cpp:3989->test.cpp:3995]   --->   Operation 9 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_19_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 60, i32 62) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 10 'partselect' 'p_Result_19_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.78ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_i_i, i3 %r_V) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 11 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 12 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 13 'extractvalue' 'r_V_ret3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_19_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 57, i32 59) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 14 'partselect' 'p_Result_19_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.78ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 15 'call' 'call_ret4_1_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 16 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 17 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_19_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 54, i32 56) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 18 'partselect' 'p_Result_19_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.78ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 19 'call' 'call_ret4_2_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 20 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 21 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_19_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 51, i32 53) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 22 'partselect' 'p_Result_19_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.78ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 23 'call' 'call_ret4_3_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 24 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 25 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_19_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 48, i32 50) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 26 'partselect' 'p_Result_19_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.78ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 27 'call' 'call_ret4_4_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 28 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 29 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_19_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 45, i32 47) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 30 'partselect' 'p_Result_19_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.78ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 31 'call' 'call_ret4_5_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 32 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 33 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_19_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 42, i32 44) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 34 'partselect' 'p_Result_19_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.78ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 35 'call' 'call_ret4_6_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 36 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 37 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 39, i32 41) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 38 'partselect' 'p_Result_19_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.78ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 39 'call' 'call_ret4_7_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 40 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 41 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_19_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 36, i32 38) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 42 'partselect' 'p_Result_19_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.78ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_8_i_i, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 43 'call' 'call_ret4_8_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 44 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 45 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_19_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 33, i32 35) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 46 'partselect' 'p_Result_19_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.78ns)   --->   "%call_ret4_9_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_9_i_i, i3 %r_V_ret3_8_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 47 'call' 'call_ret4_9_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 48 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_ret3_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 49 'extractvalue' 'r_V_ret3_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_19_i_i_4 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 30, i32 32) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 50 'partselect' 'p_Result_19_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 27, i32 29) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 51 'partselect' 'p_Result_19_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_19_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 24, i32 26) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 52 'partselect' 'p_Result_19_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_19_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 21, i32 23) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 53 'partselect' 'p_Result_19_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_19_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 18, i32 20) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 54 'partselect' 'p_Result_19_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_19_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 15, i32 17) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 55 'partselect' 'p_Result_19_14_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_19_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 12, i32 14) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 56 'partselect' 'p_Result_19_15_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_19_16_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 9, i32 11) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 57 'partselect' 'p_Result_19_16_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_19_17_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 6, i32 8) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 58 'partselect' 'p_Result_19_17_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_19_18_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 3, i32 5) nounwind" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 59 'partselect' 'p_Result_19_18_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %in_read to i3" [test.cpp:3980->test.cpp:3989->test.cpp:3995]   --->   Operation 60 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 41.6>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div7_s) nounwind"   --->   Operation 63 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:3993]   --->   Operation 64 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.78ns)   --->   "%call_ret4_i_i_5 = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_i_i_4, i3 %r_V_ret3_9_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 65 'call' 'call_ret4_i_i_5' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i_6 = extractvalue { i3, i3 } %call_ret4_i_i_5, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 66 'extractvalue' 'q_chunk_V_ret2_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i_7 = extractvalue { i3, i3 } %call_ret4_i_i_5, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 67 'extractvalue' 'r_V_ret3_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.78ns)   --->   "%call_ret4_10_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_10_i_i, i3 %r_V_ret3_i_i_7) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 68 'call' 'call_ret4_10_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_10_i_s = extractvalue { i3, i3 } %call_ret4_10_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 69 'extractvalue' 'q_chunk_V_ret2_10_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret3_10_i_i = extractvalue { i3, i3 } %call_ret4_10_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 70 'extractvalue' 'r_V_ret3_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.78ns)   --->   "%call_ret4_11_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_11_i_i, i3 %r_V_ret3_10_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 71 'call' 'call_ret4_11_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_11_i_s = extractvalue { i3, i3 } %call_ret4_11_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 72 'extractvalue' 'q_chunk_V_ret2_11_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret3_11_i_i = extractvalue { i3, i3 } %call_ret4_11_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 73 'extractvalue' 'r_V_ret3_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (3.78ns)   --->   "%call_ret4_12_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_12_i_i, i3 %r_V_ret3_11_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 74 'call' 'call_ret4_12_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_12_i_s = extractvalue { i3, i3 } %call_ret4_12_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 75 'extractvalue' 'q_chunk_V_ret2_12_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_ret3_12_i_i = extractvalue { i3, i3 } %call_ret4_12_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 76 'extractvalue' 'r_V_ret3_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.78ns)   --->   "%call_ret4_13_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_13_i_i, i3 %r_V_ret3_12_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 77 'call' 'call_ret4_13_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_13_i_s = extractvalue { i3, i3 } %call_ret4_13_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 78 'extractvalue' 'q_chunk_V_ret2_13_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_ret3_13_i_i = extractvalue { i3, i3 } %call_ret4_13_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 79 'extractvalue' 'r_V_ret3_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.78ns)   --->   "%call_ret4_14_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_14_i_i, i3 %r_V_ret3_13_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 80 'call' 'call_ret4_14_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_14_i_s = extractvalue { i3, i3 } %call_ret4_14_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 81 'extractvalue' 'q_chunk_V_ret2_14_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_ret3_14_i_i = extractvalue { i3, i3 } %call_ret4_14_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 82 'extractvalue' 'r_V_ret3_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.78ns)   --->   "%call_ret4_15_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_15_i_i, i3 %r_V_ret3_14_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 83 'call' 'call_ret4_15_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_15_i_s = extractvalue { i3, i3 } %call_ret4_15_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 84 'extractvalue' 'q_chunk_V_ret2_15_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_ret3_15_i_i = extractvalue { i3, i3 } %call_ret4_15_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 85 'extractvalue' 'r_V_ret3_15_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.78ns)   --->   "%call_ret4_16_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_16_i_i, i3 %r_V_ret3_15_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 86 'call' 'call_ret4_16_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_16_i_s = extractvalue { i3, i3 } %call_ret4_16_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 87 'extractvalue' 'q_chunk_V_ret2_16_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_ret3_16_i_i = extractvalue { i3, i3 } %call_ret4_16_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 88 'extractvalue' 'r_V_ret3_16_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.78ns)   --->   "%call_ret4_17_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_17_i_i, i3 %r_V_ret3_16_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 89 'call' 'call_ret4_17_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_17_i_s = extractvalue { i3, i3 } %call_ret4_17_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 90 'extractvalue' 'q_chunk_V_ret2_17_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_ret3_17_i_i = extractvalue { i3, i3 } %call_ret4_17_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 91 'extractvalue' 'r_V_ret3_17_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.78ns)   --->   "%call_ret4_18_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_19_18_i_i, i3 %r_V_ret3_17_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 92 'call' 'call_ret4_18_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_18_i_s = extractvalue { i3, i3 } %call_ret4_18_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 93 'extractvalue' 'q_chunk_V_ret2_18_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_ret3_18_i_i = extractvalue { i3, i3 } %call_ret4_18_i_i, 1" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 94 'extractvalue' 'r_V_ret3_18_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (3.78ns)   --->   "%call_ret4_19_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %tmp_2, i3 %r_V_ret3_18_i_i) nounwind" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 95 'call' 'call_ret4_19_i_i' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_19_i_s = extractvalue { i3, i3 } %call_ret4_19_i_i, 0" [test.cpp:3981->test.cpp:3989->test.cpp:3995]   --->   Operation 96 'extractvalue' 'q_chunk_V_ret2_19_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i64 @_ssdm_op_BitConcatenate.i64.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_1, i3 %q_chunk_V_ret2_i_i, i3 %q_chunk_V_ret2_1_i_i, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i, i3 %q_chunk_V_ret2_9_i_i, i3 %q_chunk_V_ret2_i_i_6, i3 %q_chunk_V_ret2_10_i_s, i3 %q_chunk_V_ret2_11_i_s, i3 %q_chunk_V_ret2_12_i_s, i3 %q_chunk_V_ret2_13_i_s, i3 %q_chunk_V_ret2_14_i_s, i3 %q_chunk_V_ret2_15_i_s, i3 %q_chunk_V_ret2_16_i_s, i3 %q_chunk_V_ret2_17_i_s, i3 %q_chunk_V_ret2_18_i_s, i3 %q_chunk_V_ret2_19_i_s) nounwind" [test.cpp:3982->test.cpp:3989->test.cpp:3995]   --->   Operation 97 'bitconcatenate' 'p_Result_16_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "ret i64 %p_Result_16_i_i" [test.cpp:3995]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read               (read          ) [ 000]
tmp                   (bitselect     ) [ 000]
d_chunk_V             (zext          ) [ 000]
call_ret_i_i          (call          ) [ 000]
q_chunk_V             (extractvalue  ) [ 000]
r_V                   (extractvalue  ) [ 000]
tmp_1                 (trunc         ) [ 001]
p_Result_19_i_i       (partselect    ) [ 000]
call_ret4_i_i         (call          ) [ 000]
q_chunk_V_ret2_i_i    (extractvalue  ) [ 001]
r_V_ret3_i_i          (extractvalue  ) [ 000]
p_Result_19_1_i_i     (partselect    ) [ 000]
call_ret4_1_i_i       (call          ) [ 000]
q_chunk_V_ret2_1_i_i  (extractvalue  ) [ 001]
r_V_ret3_1_i_i        (extractvalue  ) [ 000]
p_Result_19_2_i_i     (partselect    ) [ 000]
call_ret4_2_i_i       (call          ) [ 000]
q_chunk_V_ret2_2_i_i  (extractvalue  ) [ 001]
r_V_ret3_2_i_i        (extractvalue  ) [ 000]
p_Result_19_3_i_i     (partselect    ) [ 000]
call_ret4_3_i_i       (call          ) [ 000]
q_chunk_V_ret2_3_i_i  (extractvalue  ) [ 001]
r_V_ret3_3_i_i        (extractvalue  ) [ 000]
p_Result_19_4_i_i     (partselect    ) [ 000]
call_ret4_4_i_i       (call          ) [ 000]
q_chunk_V_ret2_4_i_i  (extractvalue  ) [ 001]
r_V_ret3_4_i_i        (extractvalue  ) [ 000]
p_Result_19_5_i_i     (partselect    ) [ 000]
call_ret4_5_i_i       (call          ) [ 000]
q_chunk_V_ret2_5_i_i  (extractvalue  ) [ 001]
r_V_ret3_5_i_i        (extractvalue  ) [ 000]
p_Result_19_6_i_i     (partselect    ) [ 000]
call_ret4_6_i_i       (call          ) [ 000]
q_chunk_V_ret2_6_i_i  (extractvalue  ) [ 001]
r_V_ret3_6_i_i        (extractvalue  ) [ 000]
p_Result_19_7_i_i     (partselect    ) [ 000]
call_ret4_7_i_i       (call          ) [ 000]
q_chunk_V_ret2_7_i_i  (extractvalue  ) [ 001]
r_V_ret3_7_i_i        (extractvalue  ) [ 000]
p_Result_19_8_i_i     (partselect    ) [ 000]
call_ret4_8_i_i       (call          ) [ 000]
q_chunk_V_ret2_8_i_i  (extractvalue  ) [ 001]
r_V_ret3_8_i_i        (extractvalue  ) [ 000]
p_Result_19_9_i_i     (partselect    ) [ 000]
call_ret4_9_i_i       (call          ) [ 000]
q_chunk_V_ret2_9_i_i  (extractvalue  ) [ 001]
r_V_ret3_9_i_i        (extractvalue  ) [ 001]
p_Result_19_i_i_4     (partselect    ) [ 001]
p_Result_19_10_i_i    (partselect    ) [ 001]
p_Result_19_11_i_i    (partselect    ) [ 001]
p_Result_19_12_i_i    (partselect    ) [ 001]
p_Result_19_13_i_i    (partselect    ) [ 001]
p_Result_19_14_i_i    (partselect    ) [ 001]
p_Result_19_15_i_i    (partselect    ) [ 001]
p_Result_19_16_i_i    (partselect    ) [ 001]
p_Result_19_17_i_i    (partselect    ) [ 001]
p_Result_19_18_i_i    (partselect    ) [ 001]
tmp_2                 (trunc         ) [ 001]
StgValue_61           (specbitsmap   ) [ 000]
StgValue_62           (specbitsmap   ) [ 000]
StgValue_63           (spectopmodule ) [ 000]
StgValue_64           (speclatency   ) [ 000]
call_ret4_i_i_5       (call          ) [ 000]
q_chunk_V_ret2_i_i_6  (extractvalue  ) [ 000]
r_V_ret3_i_i_7        (extractvalue  ) [ 000]
call_ret4_10_i_i      (call          ) [ 000]
q_chunk_V_ret2_10_i_s (extractvalue  ) [ 000]
r_V_ret3_10_i_i       (extractvalue  ) [ 000]
call_ret4_11_i_i      (call          ) [ 000]
q_chunk_V_ret2_11_i_s (extractvalue  ) [ 000]
r_V_ret3_11_i_i       (extractvalue  ) [ 000]
call_ret4_12_i_i      (call          ) [ 000]
q_chunk_V_ret2_12_i_s (extractvalue  ) [ 000]
r_V_ret3_12_i_i       (extractvalue  ) [ 000]
call_ret4_13_i_i      (call          ) [ 000]
q_chunk_V_ret2_13_i_s (extractvalue  ) [ 000]
r_V_ret3_13_i_i       (extractvalue  ) [ 000]
call_ret4_14_i_i      (call          ) [ 000]
q_chunk_V_ret2_14_i_s (extractvalue  ) [ 000]
r_V_ret3_14_i_i       (extractvalue  ) [ 000]
call_ret4_15_i_i      (call          ) [ 000]
q_chunk_V_ret2_15_i_s (extractvalue  ) [ 000]
r_V_ret3_15_i_i       (extractvalue  ) [ 000]
call_ret4_16_i_i      (call          ) [ 000]
q_chunk_V_ret2_16_i_s (extractvalue  ) [ 000]
r_V_ret3_16_i_i       (extractvalue  ) [ 000]
call_ret4_17_i_i      (call          ) [ 000]
q_chunk_V_ret2_17_i_s (extractvalue  ) [ 000]
r_V_ret3_17_i_i       (extractvalue  ) [ 000]
call_ret4_18_i_i      (call          ) [ 000]
q_chunk_V_ret2_18_i_s (extractvalue  ) [ 000]
r_V_ret3_18_i_i       (extractvalue  ) [ 000]
call_ret4_19_i_i      (call          ) [ 000]
q_chunk_V_ret2_19_i_s (extractvalue  ) [ 000]
p_Result_16_i_i       (bitconcatenate) [ 000]
StgValue_98           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div7_chunk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_long_div7_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_lut_div7_chunk_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_i_i_5/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_lut_div7_chunk_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_10_i_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_lut_div7_chunk_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_11_i_i/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_lut_div7_chunk_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_12_i_i/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_lut_div7_chunk_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_13_i_i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_lut_div7_chunk_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_4_i_i/1 call_ret4_14_i_i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_lut_div7_chunk_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_5_i_i/1 call_ret4_15_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_lut_div7_chunk_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_6_i_i/1 call_ret4_16_i_i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_lut_div7_chunk_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_7_i_i/1 call_ret4_17_i_i/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_lut_div7_chunk_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_8_i_i/1 call_ret4_18_i_i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_lut_div7_chunk_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_9_i_i/1 call_ret4_19_i_i/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/1 q_chunk_V_ret2_i_i_6/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_i_i_7/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_10_i_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_10_i_i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_11_i_s/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_11_i_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_12_i_s/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_12_i_i/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_13_i_s/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_13_i_i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/1 q_chunk_V_ret2_14_i_s/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_4_i_i/1 r_V_ret3_14_i_i/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_5_i_i/1 q_chunk_V_ret2_15_i_s/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_5_i_i/1 r_V_ret3_15_i_i/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_6_i_i/1 q_chunk_V_ret2_16_i_s/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_6_i_i/1 r_V_ret3_16_i_i/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_7_i_i/1 q_chunk_V_ret2_17_i_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_7_i_i/1 r_V_ret3_17_i_i/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_8_i_i/1 q_chunk_V_ret2_18_i_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_8_i_i/1 r_V_ret3_18_i_i/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_9_i_i/1 q_chunk_V_ret2_19_i_s/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="d_chunk_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_19_i_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i_i/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_19_1_i_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_1_i_i/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_19_2_i_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="0" index="3" bw="7" slack="0"/>
<pin id="323" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_2_i_i/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_Result_19_3_i_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_3_i_i/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_19_4_i_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_4_i_i/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_19_5_i_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_5_i_i/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_19_6_i_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_6_i_i/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_19_7_i_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="0" index="3" bw="7" slack="0"/>
<pin id="378" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_7_i_i/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_19_8_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_8_i_i/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_19_9_i_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_9_i_i/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_V_ret3_9_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_9_i_i/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_19_i_i_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i_i_4/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_19_10_i_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_10_i_i/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Result_19_11_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_11_i_i/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_19_12_i_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="0" index="3" bw="6" slack="0"/>
<pin id="445" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_12_i_i/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Result_19_13_i_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_13_i_i/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Result_19_14_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_14_i_i/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_19_15_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="5" slack="0"/>
<pin id="475" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_15_i_i/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_19_16_i_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_16_i_i/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_19_17_i_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="0" index="3" bw="5" slack="0"/>
<pin id="495" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_17_i_i/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Result_19_18_i_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="4" slack="0"/>
<pin id="505" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_18_i_i/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_16_i_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="1"/>
<pin id="517" dir="0" index="2" bw="3" slack="1"/>
<pin id="518" dir="0" index="3" bw="3" slack="1"/>
<pin id="519" dir="0" index="4" bw="3" slack="1"/>
<pin id="520" dir="0" index="5" bw="3" slack="1"/>
<pin id="521" dir="0" index="6" bw="3" slack="1"/>
<pin id="522" dir="0" index="7" bw="3" slack="1"/>
<pin id="523" dir="0" index="8" bw="3" slack="1"/>
<pin id="524" dir="0" index="9" bw="3" slack="1"/>
<pin id="525" dir="0" index="10" bw="3" slack="1"/>
<pin id="526" dir="0" index="11" bw="3" slack="1"/>
<pin id="527" dir="0" index="12" bw="3" slack="0"/>
<pin id="528" dir="0" index="13" bw="3" slack="0"/>
<pin id="529" dir="0" index="14" bw="3" slack="0"/>
<pin id="530" dir="0" index="15" bw="3" slack="0"/>
<pin id="531" dir="0" index="16" bw="3" slack="0"/>
<pin id="532" dir="0" index="17" bw="3" slack="0"/>
<pin id="533" dir="0" index="18" bw="3" slack="0"/>
<pin id="534" dir="0" index="19" bw="3" slack="0"/>
<pin id="535" dir="0" index="20" bw="3" slack="0"/>
<pin id="536" dir="0" index="21" bw="3" slack="0"/>
<pin id="537" dir="0" index="22" bw="3" slack="0"/>
<pin id="538" dir="1" index="23" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16_i_i/2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="q_chunk_V_ret2_i_i_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_i_i "/>
</bind>
</comp>

<comp id="561" class="1005" name="q_chunk_V_ret2_1_i_i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="566" class="1005" name="q_chunk_V_ret2_2_i_i_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="571" class="1005" name="q_chunk_V_ret2_3_i_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="576" class="1005" name="q_chunk_V_ret2_4_i_i_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_4_i_i "/>
</bind>
</comp>

<comp id="581" class="1005" name="q_chunk_V_ret2_5_i_i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_5_i_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="q_chunk_V_ret2_6_i_i_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_6_i_i "/>
</bind>
</comp>

<comp id="591" class="1005" name="q_chunk_V_ret2_7_i_i_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_7_i_i "/>
</bind>
</comp>

<comp id="596" class="1005" name="q_chunk_V_ret2_8_i_i_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_8_i_i "/>
</bind>
</comp>

<comp id="601" class="1005" name="q_chunk_V_ret2_9_i_i_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="1"/>
<pin id="603" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_9_i_i "/>
</bind>
</comp>

<comp id="606" class="1005" name="r_V_ret3_9_i_i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_9_i_i "/>
</bind>
</comp>

<comp id="611" class="1005" name="p_Result_19_i_i_4_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_i_i_4 "/>
</bind>
</comp>

<comp id="616" class="1005" name="p_Result_19_10_i_i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_10_i_i "/>
</bind>
</comp>

<comp id="621" class="1005" name="p_Result_19_11_i_i_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_11_i_i "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Result_19_12_i_i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="1"/>
<pin id="628" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_12_i_i "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_Result_19_13_i_i_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_13_i_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_Result_19_14_i_i_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="1"/>
<pin id="638" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_14_i_i "/>
</bind>
</comp>

<comp id="641" class="1005" name="p_Result_19_15_i_i_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_15_i_i "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_Result_19_16_i_i_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_16_i_i "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_Result_19_17_i_i_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_17_i_i "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_Result_19_18_i_i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_18_i_i "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="1"/>
<pin id="663" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="118" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="118" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="197"><net_src comp="125" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="125" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="206"><net_src comp="131" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="131" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="215"><net_src comp="137" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="137" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="224"><net_src comp="143" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="143" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="233"><net_src comp="149" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="149" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="242"><net_src comp="155" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="155" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="251"><net_src comp="161" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="161" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="260"><net_src comp="167" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="167" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="269"><net_src comp="173" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="173" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="278"><net_src comp="179" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="4" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="112" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="295"><net_src comp="185" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="112" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="306"><net_src comp="296" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="112" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="317"><net_src comp="307" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="112" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="328"><net_src comp="318" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="112" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="339"><net_src comp="329" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="112" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="112" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="361"><net_src comp="351" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="112" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="372"><net_src comp="362" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="112" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="383"><net_src comp="373" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="112" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="394"><net_src comp="384" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="112" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="405"><net_src comp="395" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="409"><net_src comp="179" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="12" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="112" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="112" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="112" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="446"><net_src comp="12" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="112" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="456"><net_src comp="12" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="112" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="112" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="112" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="486"><net_src comp="12" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="112" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="496"><net_src comp="12" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="112" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="86" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="506"><net_src comp="12" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="112" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="112" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="539"><net_src comp="110" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="540"><net_src comp="185" pin="1"/><net_sink comp="514" pin=12"/></net>

<net id="541"><net_src comp="194" pin="1"/><net_sink comp="514" pin=13"/></net>

<net id="542"><net_src comp="203" pin="1"/><net_sink comp="514" pin=14"/></net>

<net id="543"><net_src comp="212" pin="1"/><net_sink comp="514" pin=15"/></net>

<net id="544"><net_src comp="221" pin="1"/><net_sink comp="514" pin=16"/></net>

<net id="545"><net_src comp="230" pin="1"/><net_sink comp="514" pin=17"/></net>

<net id="546"><net_src comp="239" pin="1"/><net_sink comp="514" pin=18"/></net>

<net id="547"><net_src comp="248" pin="1"/><net_sink comp="514" pin=19"/></net>

<net id="548"><net_src comp="257" pin="1"/><net_sink comp="514" pin=20"/></net>

<net id="549"><net_src comp="266" pin="1"/><net_sink comp="514" pin=21"/></net>

<net id="550"><net_src comp="275" pin="1"/><net_sink comp="514" pin=22"/></net>

<net id="554"><net_src comp="292" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="559"><net_src comp="194" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="564"><net_src comp="203" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="569"><net_src comp="212" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="574"><net_src comp="221" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="514" pin=5"/></net>

<net id="579"><net_src comp="230" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="514" pin=6"/></net>

<net id="584"><net_src comp="239" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="514" pin=7"/></net>

<net id="589"><net_src comp="248" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="514" pin=8"/></net>

<net id="594"><net_src comp="257" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="514" pin=9"/></net>

<net id="599"><net_src comp="266" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="514" pin=10"/></net>

<net id="604"><net_src comp="275" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="514" pin=11"/></net>

<net id="609"><net_src comp="406" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="614"><net_src comp="410" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="619"><net_src comp="420" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="624"><net_src comp="430" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="629"><net_src comp="440" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="634"><net_src comp="450" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="639"><net_src comp="460" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="644"><net_src comp="470" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="649"><net_src comp="480" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="654"><net_src comp="490" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="659"><net_src comp="500" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="664"><net_src comp="510" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="179" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_long_div7 : in_r | {1 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret_i_i : 2
		q_chunk_V : 3
		r_V : 3
		tmp_1 : 4
		call_ret4_i_i : 4
		q_chunk_V_ret2_i_i : 5
		r_V_ret3_i_i : 5
		call_ret4_1_i_i : 6
		q_chunk_V_ret2_1_i_i : 7
		r_V_ret3_1_i_i : 7
		call_ret4_2_i_i : 8
		q_chunk_V_ret2_2_i_i : 9
		r_V_ret3_2_i_i : 9
		call_ret4_3_i_i : 10
		q_chunk_V_ret2_3_i_i : 11
		r_V_ret3_3_i_i : 11
		call_ret4_4_i_i : 12
		q_chunk_V_ret2_4_i_i : 13
		r_V_ret3_4_i_i : 13
		call_ret4_5_i_i : 14
		q_chunk_V_ret2_5_i_i : 15
		r_V_ret3_5_i_i : 15
		call_ret4_6_i_i : 16
		q_chunk_V_ret2_6_i_i : 17
		r_V_ret3_6_i_i : 17
		call_ret4_7_i_i : 18
		q_chunk_V_ret2_7_i_i : 19
		r_V_ret3_7_i_i : 19
		call_ret4_8_i_i : 20
		q_chunk_V_ret2_8_i_i : 21
		r_V_ret3_8_i_i : 21
		call_ret4_9_i_i : 22
		q_chunk_V_ret2_9_i_i : 23
		r_V_ret3_9_i_i : 23
	State 2
		q_chunk_V_ret2_i_i_6 : 1
		r_V_ret3_i_i_7 : 1
		call_ret4_10_i_i : 2
		q_chunk_V_ret2_10_i_s : 3
		r_V_ret3_10_i_i : 3
		call_ret4_11_i_i : 4
		q_chunk_V_ret2_11_i_s : 5
		r_V_ret3_11_i_i : 5
		call_ret4_12_i_i : 6
		q_chunk_V_ret2_12_i_s : 7
		r_V_ret3_12_i_i : 7
		call_ret4_13_i_i : 8
		q_chunk_V_ret2_13_i_s : 9
		r_V_ret3_13_i_i : 9
		call_ret4_14_i_i : 10
		q_chunk_V_ret2_14_i_s : 11
		r_V_ret3_14_i_i : 11
		call_ret4_15_i_i : 12
		q_chunk_V_ret2_15_i_s : 13
		r_V_ret3_15_i_i : 13
		call_ret4_16_i_i : 14
		q_chunk_V_ret2_16_i_s : 15
		r_V_ret3_16_i_i : 15
		call_ret4_17_i_i : 16
		q_chunk_V_ret2_17_i_s : 17
		r_V_ret3_17_i_i : 17
		call_ret4_18_i_i : 18
		q_chunk_V_ret2_18_i_s : 19
		r_V_ret3_18_i_i : 19
		call_ret4_19_i_i : 20
		q_chunk_V_ret2_19_i_s : 21
		p_Result_16_i_i : 22
		StgValue_98 : 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          | grp_lut_div7_chunk_fu_118 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_125 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_131 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_137 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_143 |    0    |   1638  |
|   call   | grp_lut_div7_chunk_fu_149 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_155 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_161 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_167 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_173 |    0    |   1638  |
|          | grp_lut_div7_chunk_fu_179 |    0    |   1638  |
|----------|---------------------------|---------|---------|
|   read   |    in_read_read_fu_112    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_185        |    0    |    0    |
|          |         grp_fu_189        |    0    |    0    |
|          |         grp_fu_194        |    0    |    0    |
|          |         grp_fu_198        |    0    |    0    |
|          |         grp_fu_203        |    0    |    0    |
|          |         grp_fu_207        |    0    |    0    |
|          |         grp_fu_212        |    0    |    0    |
|          |         grp_fu_216        |    0    |    0    |
|          |         grp_fu_221        |    0    |    0    |
|          |         grp_fu_225        |    0    |    0    |
|extractvalue|         grp_fu_230        |    0    |    0    |
|          |         grp_fu_234        |    0    |    0    |
|          |         grp_fu_239        |    0    |    0    |
|          |         grp_fu_243        |    0    |    0    |
|          |         grp_fu_248        |    0    |    0    |
|          |         grp_fu_252        |    0    |    0    |
|          |         grp_fu_257        |    0    |    0    |
|          |         grp_fu_261        |    0    |    0    |
|          |         grp_fu_266        |    0    |    0    |
|          |         grp_fu_270        |    0    |    0    |
|          |         grp_fu_275        |    0    |    0    |
|          |   r_V_ret3_9_i_i_fu_406   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_279        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      d_chunk_V_fu_287     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_1_fu_292       |    0    |    0    |
|          |        tmp_2_fu_510       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   p_Result_19_i_i_fu_296  |    0    |    0    |
|          |  p_Result_19_1_i_i_fu_307 |    0    |    0    |
|          |  p_Result_19_2_i_i_fu_318 |    0    |    0    |
|          |  p_Result_19_3_i_i_fu_329 |    0    |    0    |
|          |  p_Result_19_4_i_i_fu_340 |    0    |    0    |
|          |  p_Result_19_5_i_i_fu_351 |    0    |    0    |
|          |  p_Result_19_6_i_i_fu_362 |    0    |    0    |
|          |  p_Result_19_7_i_i_fu_373 |    0    |    0    |
|          |  p_Result_19_8_i_i_fu_384 |    0    |    0    |
|partselect|  p_Result_19_9_i_i_fu_395 |    0    |    0    |
|          |  p_Result_19_i_i_4_fu_410 |    0    |    0    |
|          | p_Result_19_10_i_i_fu_420 |    0    |    0    |
|          | p_Result_19_11_i_i_fu_430 |    0    |    0    |
|          | p_Result_19_12_i_i_fu_440 |    0    |    0    |
|          | p_Result_19_13_i_i_fu_450 |    0    |    0    |
|          | p_Result_19_14_i_i_fu_460 |    0    |    0    |
|          | p_Result_19_15_i_i_fu_470 |    0    |    0    |
|          | p_Result_19_16_i_i_fu_480 |    0    |    0    |
|          | p_Result_19_17_i_i_fu_490 |    0    |    0    |
|          | p_Result_19_18_i_i_fu_500 |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|   p_Result_16_i_i_fu_514  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |  18018  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| p_Result_19_10_i_i_reg_616 |    3   |
| p_Result_19_11_i_i_reg_621 |    3   |
| p_Result_19_12_i_i_reg_626 |    3   |
| p_Result_19_13_i_i_reg_631 |    3   |
| p_Result_19_14_i_i_reg_636 |    3   |
| p_Result_19_15_i_i_reg_641 |    3   |
| p_Result_19_16_i_i_reg_646 |    3   |
| p_Result_19_17_i_i_reg_651 |    3   |
| p_Result_19_18_i_i_reg_656 |    3   |
|  p_Result_19_i_i_4_reg_611 |    3   |
|q_chunk_V_ret2_1_i_i_reg_561|    3   |
|q_chunk_V_ret2_2_i_i_reg_566|    3   |
|q_chunk_V_ret2_3_i_i_reg_571|    3   |
|q_chunk_V_ret2_4_i_i_reg_576|    3   |
|q_chunk_V_ret2_5_i_i_reg_581|    3   |
|q_chunk_V_ret2_6_i_i_reg_586|    3   |
|q_chunk_V_ret2_7_i_i_reg_591|    3   |
|q_chunk_V_ret2_8_i_i_reg_596|    3   |
|q_chunk_V_ret2_9_i_i_reg_601|    3   |
| q_chunk_V_ret2_i_i_reg_556 |    3   |
|   r_V_ret3_9_i_i_reg_606   |    3   |
|        tmp_1_reg_551       |    1   |
|        tmp_2_reg_661       |    3   |
+----------------------------+--------+
|            Total           |   67   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div7_chunk_fu_118 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_118 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_125 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_131 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_137 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_143 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_149 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_155 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_161 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_167 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_173 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_179 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   72   ||  12.732 ||   108   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  18018 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   108  |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   67   |  18126 |
+-----------+--------+--------+--------+
