
---------- Begin Simulation Statistics ----------
final_tick                               1288508742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59748                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702232                       # Number of bytes of host memory used
host_op_rate                                    59923                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24044.67                       # Real time elapsed on the host
host_tick_rate                               53588132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436619381                       # Number of instructions simulated
sim_ops                                    1440823126                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.288509                       # Number of seconds simulated
sim_ticks                                1288508742500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.460365                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              188429915                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220488077                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21796191                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282374920                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27306046                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28267395                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          961349                       # Number of indirect misses.
system.cpu0.branchPred.lookups              367022374                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188519                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100285                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11901896                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547189                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39865374                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309741                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      138153779                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316562653                       # Number of instructions committed
system.cpu0.commit.committedOps            1318666222                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2313021453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570105                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.364059                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1698483966     73.43%     73.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    357837508     15.47%     88.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84353312      3.65%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84727412      3.66%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31753524      1.37%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7130038      0.31%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5739657      0.25%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3130662      0.14%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39865374      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2313021453                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143449                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273934348                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171321                       # Number of loads committed
system.cpu0.commit.membars                    4203729                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203735      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072459     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833028      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271598     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185517     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318666222                       # Class of committed instruction
system.cpu0.commit.refs                     558457143                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316562653                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318666222                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.952282                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.952282                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            450891930                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9945370                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           182295436                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1487955027                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               849758817                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1018212473                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11912014                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18653008                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7861453                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  367022374                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257958902                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1489905084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7603807                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1532721852                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               43612626                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142794                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         826925056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         215735961                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.596320                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2338636687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.656291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1264312202     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               790265422     33.79%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145050354      6.20%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               113764400      4.86%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19896019      0.85%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2718522      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  523966      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     445      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105357      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2338636687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      231664706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12024561                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345290551                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.561265                       # Inst execution rate
system.cpu0.iew.exec_refs                   639968542                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170112312                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              370608050                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            467519102                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106235                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8761821                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171244190                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1456748364                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            469856230                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10849000                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1442621278                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2093119                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8381955                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11912014                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12765312                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       217407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27863578                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60609                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8874                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8429813                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62347781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     17958368                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8874                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748181                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11276380                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                659080162                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1426916630                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839710                       # average fanout of values written-back
system.cpu0.iew.wb_producers                553436306                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555155                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1427007702                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1765083807                       # number of integer regfile reads
system.cpu0.int_regfile_writes              923166582                       # number of integer regfile writes
system.cpu0.ipc                              0.512221                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512221                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205602      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            793619412     54.60%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848525      0.82%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100469      0.14%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           473522309     32.58%     88.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168173908     11.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1453470278                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                88                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2902944                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001997                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 458708     15.80%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1978906     68.17%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               465325     16.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1452167563                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5248689232                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1426916579                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1594838871                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1450438199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1453470278                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310165                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      138082139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           209155                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25847947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2338636687                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.621503                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.862316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1325410426     56.67%     56.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          692384473     29.61%     86.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          226332006      9.68%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75603323      3.23%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15742365      0.67%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1185938      0.05%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1369922      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             372730      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             235504      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2338636687                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565486                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18746529                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3327328                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           467519102                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171244190                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1890                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2570301393                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6716093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399699358                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206800                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14310511                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               862213215                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12855194                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                27569                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1808330319                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1479320223                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          967733931                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1012242435                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24590457                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11912014                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52407173                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122527127                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1808330275                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162492                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31579341                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3729951978                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2939282499                       # The number of ROB writes
system.cpu0.timesIdled                       25510139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1857                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.780452                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21576145                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23767391                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3028909                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32855614                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1072522                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1089062                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16540                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37523276                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47643                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2145019                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117503                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3596836                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21414552                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120056728                       # Number of instructions committed
system.cpu1.commit.committedOps             122156904                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    469047052                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.009931                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    418236727     89.17%     89.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25534627      5.44%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9289857      1.98%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7064560      1.51%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1756320      0.37%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       937502      0.20%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2052956      0.44%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       577667      0.12%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3596836      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    469047052                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797733                       # Number of function calls committed.
system.cpu1.commit.int_insts                116594181                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174508                       # Number of loads committed
system.cpu1.commit.membars                    4200118                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200118      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76661975     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274510     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020157      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122156904                       # Class of committed instruction
system.cpu1.commit.refs                      41294679                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120056728                       # Number of Instructions Simulated
system.cpu1.committedOps                    122156904                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.955604                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.955604                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            364534202                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               930306                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20095495                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151507759                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29139176                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72095067                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2146479                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2139313                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5281304                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37523276                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27095335                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    439993887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               485419                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     165032799                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6060738                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079014                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30171971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22648667                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.347513                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         473196228                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.355097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.782116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               366281522     77.41%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                67563040     14.28%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22948056      4.85%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12747945      2.69%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2547148      0.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  516178      0.11%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  590422      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1908      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           473196228                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1700635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2234901                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30899352                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281646                       # Inst execution rate
system.cpu1.iew.exec_refs                    45346155                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11527154                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              303552797                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36376177                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451516                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2333777                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12672236                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          143529427                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33819001                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2040219                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133753025                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2044825                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7236862                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2146479                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11969182                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1101003                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        47441                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1906                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13254                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6201669                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1552065                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1906                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533396                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1701505                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76307996                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132318463                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835034                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63719764                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278626                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132387576                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169873897                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88878401                       # number of integer regfile writes
system.cpu1.ipc                              0.252806                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252806                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200219      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85672264     63.09%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36407581     26.81%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9513031      7.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135793244                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2706286                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019929                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 448897     16.59%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1814986     67.07%     83.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               442399     16.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134299295                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         747675437                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132318451                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164903405                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136175977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135793244                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353450                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21372522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           186463                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052784                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11408958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    473196228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.757272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          387718816     81.94%     81.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56230018     11.88%     93.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17560977      3.71%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6110685      1.29%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3646465      0.77%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             703503      0.15%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             740978      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             318314      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166472      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      473196228                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285943                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15637244                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1796138                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36376177                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12672236                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       474896863                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2102104036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              329860830                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81683591                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13513185                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                32848596                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4111805                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39237                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188630373                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             148562945                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           99987813                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72214839                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17522651                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2146479                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36103050                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18304222                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188630361                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22434                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27958588                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   609021477                       # The number of ROB reads
system.cpu1.rob.rob_writes                  291299834                       # The number of ROB writes
system.cpu1.timesIdled                          81970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11201228                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5724                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11279693                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                231311                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14150922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28225246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       324440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126247                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65982641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6498461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131967534                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6624708                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10978488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4001265                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10072914                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3171689                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3171681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10978488                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42375415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42375415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1161691776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1161691776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14151067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14151067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14151067                       # Request fanout histogram
system.membus.respLayer1.occupancy        73299237023                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48065136220                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       671609800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   677159911.374023                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1592768500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1285150693500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3358049000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    225230412                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       225230412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    225230412                       # number of overall hits
system.cpu0.icache.overall_hits::total      225230412                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32728489                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32728489                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32728489                       # number of overall misses
system.cpu0.icache.overall_misses::total     32728489                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481183650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481183650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481183650496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481183650496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257958901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257958901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257958901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257958901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126875                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126875                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126875                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126875                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14702.287371                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14702.287371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14702.287371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14702.287371                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3817                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.723077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30615492                       # number of writebacks
system.cpu0.icache.writebacks::total         30615492                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2112964                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2112964                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2112964                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2112964                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30615525                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30615525                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30615525                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30615525                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 423559625497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 423559625497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 423559625497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 423559625497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.118684                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.118684                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.118684                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.118684                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13834.798701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13834.798701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13834.798701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13834.798701                       # average overall mshr miss latency
system.cpu0.icache.replacements              30615492                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    225230412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      225230412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32728489                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32728489                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481183650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481183650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257958901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257958901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126875                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126875                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14702.287371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14702.287371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2112964                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2112964                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30615525                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30615525                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 423559625497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 423559625497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.118684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.118684                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13834.798701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13834.798701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255844505                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30615492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.356701                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        546533326                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       546533326                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    534218214                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       534218214                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    534218214                       # number of overall hits
system.cpu0.dcache.overall_hits::total      534218214                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49996581                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49996581                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49996581                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49996581                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1552910954914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1552910954914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1552910954914                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1552910954914                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584214795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584214795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584214795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584214795                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085579                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31060.343005                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31060.343005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31060.343005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31060.343005                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12201338                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       523138                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           244081                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6115                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.988889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.549959                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32658320                       # number of writebacks
system.cpu0.dcache.writebacks::total         32658320                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18247053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18247053                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18247053                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18247053                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31749528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31749528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31749528                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31749528                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 671088450740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 671088450740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 671088450740                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 671088450740                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.054346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.054346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.054346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.054346                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21136.958343                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21136.958343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21136.958343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21136.958343                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32658320                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    393894245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      393894245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39138878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39138878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 994041024500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 994041024500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433033123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433033123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090383                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090383                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25397.790517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25397.790517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11159564                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11159564                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27979314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27979314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 519707022500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 519707022500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.064612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18574.687803                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18574.687803                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140323969                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140323969                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10857703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10857703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 558869930414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 558869930414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071819                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071819                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51472.206452                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51472.206452                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7087489                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7087489                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3770214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3770214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 151381428240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 151381428240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40151.945815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40151.945815                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1694                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1694                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12125500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12125500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430605                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430605                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7157.910272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7157.910272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1683                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1683                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002796                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 103636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 103636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       762000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       762000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5291.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5291.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       618000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       618000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037267                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037267                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4291.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4291.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909653                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909653                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93736371000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93736371000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 103046.294576                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 103046.294576                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909653                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909653                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92826718000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92826718000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 102046.294576                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 102046.294576                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999331                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568074146                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32658942                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.394138                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999331                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1205304730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1205304730                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30139152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29452804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               83342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              551025                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60226323                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30139152                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29452804                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              83342                       # number of overall hits
system.l2.overall_hits::.cpu1.data             551025                       # number of overall hits
system.l2.overall_hits::total                60226323                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            476373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3204764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2065011                       # number of demand (read+write) misses
system.l2.demand_misses::total                5755501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           476373                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3204764                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9353                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2065011                       # number of overall misses
system.l2.overall_misses::total               5755501                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  37291121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 302504069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    906174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 215642723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     556344088000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  37291121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 302504069500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    906174500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 215642723000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    556344088000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30615525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32657568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           92695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2616036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65981824                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30615525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32657568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          92695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2616036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65981824                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.015560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.100901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.789366                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087229                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.015560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.100901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.789366                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087229                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78281.348859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94391.995635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96885.972415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104426.912496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96663.016478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78281.348859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94391.995635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96885.972415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104426.912496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96663.016478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  3                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              3                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8112510                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4001265                       # number of writebacks
system.l2.writebacks::total                   4001265                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         469523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         276188                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              746078                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        469523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        276188                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             746078                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       476192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2735241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1788823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5009423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       476192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2735241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1788823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9685691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14695114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  32518770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 240332882501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    804196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174168115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 447823964001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  32518770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 240332882501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    804196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174168115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 766941396279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1214765360280                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.015554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.098894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.683791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.015554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.098894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.683791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68289.198475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87865.340751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87727.337188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97364.644238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89396.316502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68289.198475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87865.340751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87727.337188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97364.644238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79182.930395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82664.575469                       # average overall mshr miss latency
system.l2.replacements                       20096723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8549256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8549256                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8549257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8549257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     57114308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57114308                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57114308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57114308                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9685691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9685691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 766941396279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 766941396279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79182.930395                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79182.930395                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.953846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2918.918919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1741.935484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       764500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       495500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1260000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21236.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19820                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20655.737705                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.681818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       184000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       305000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2503109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           161547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2664656                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2175633                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1413780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3589413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 208509737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151985436500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  360495173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4678742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6254069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.465004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95838.653394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107502.890478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100432.904628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       294618                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       171089                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           465707                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1881015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1242691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3123706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 165761541001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123768645500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 289530186501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.402034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.788846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88123.455156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99597.281625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92688.039944                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30139152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         83342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30222494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       476373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           485726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  37291121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    906174500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  38197295500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30615525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        92695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30708220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.015560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.100901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015817                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78281.348859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96885.972415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78639.594133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          181                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       476192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       485359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  32518770000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    804196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  33322966500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.015554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.098894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68289.198475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87727.337188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68656.327584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26949695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       389478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27339173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1029131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       651231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1680362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  93994332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63657286500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157651619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27978826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1040709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29019535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.625757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91333.690755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97749.165043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93820.033421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174905                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       280004                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       854226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       546132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1400358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74571341500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50399469500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124970811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.524769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87296.970006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92284.410179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89242.044534                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          200                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               258                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          318                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           96                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             414                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4715000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2703500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7418500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          518                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          154                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           672                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.613900                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.623377                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.616071                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14827.044025                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28161.458333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17919.082126                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4798999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       889000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5687999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.472973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.292208                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.431548                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19587.751020                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19755.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19613.789655                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   140040156                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20097104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.968176                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.508774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.691903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.314398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.310282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.132683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.377073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1073266368                       # Number of tag accesses
system.l2.tags.data_accesses               1073266368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      30476288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176777728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        586688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     115947264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    581822848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          905610816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     30476288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       586688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31062976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    256080960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       256080960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         476192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2762152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1811676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9090982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14150169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4001265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4001265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23652372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137195598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           455323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89985625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    451547459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             702836377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23652372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       455323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24107695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198742121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198742121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198742121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23652372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137195598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          455323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89985625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    451547459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            901578497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3739566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    476192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2484570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1792567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9085801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004928488750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230553                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26625051                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3520638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14150169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4001265                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14150169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4001265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 301872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                261699                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            777124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            785471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            840935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1394738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            801173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            965434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            805497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            782644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            775826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            772313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           916252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           788141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           811220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           818708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           775851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1036970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           245829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 461088153906                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69241485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            720743722656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33295.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52045.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10410655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1751449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14150169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4001265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2915288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2902392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3016699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1692488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1421791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1066354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  309161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  220444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  157096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  36566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 235902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 243597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5425731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.459703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.857119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.069409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1808165     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2569179     47.35%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       459620      8.47%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       220968      4.07%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72192      1.33%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32117      0.59%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28744      0.53%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20398      0.38%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214348      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5425731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.065512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.560931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.698242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230548    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207813     90.14%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1850      0.80%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15401      6.68%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4254      1.85%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              977      0.42%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              199      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230553                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              886291008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19319808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239330560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               905610816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            256080960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       687.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    702.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1288508734500                       # Total gap between requests
system.mem_ctrls.avgGap                      70986.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     30476288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    159012480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       586688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    114724288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    581491264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239330560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23652371.920169569552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123408149.867481410503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 455323.259089179221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89036483.972478762269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 451290119.205380558968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185742286.494420140982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       476192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2762152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1811676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9090982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4001265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  12901812074                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 128727915035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    418799034                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99188977824                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 479506218689                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30934175864182                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27093.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46604.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45685.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54749.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52745.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7731099.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19029613680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10114475745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47804306340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9837340560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101713700400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     257495906280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     277948699200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       723944042205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.846434                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 719521932224                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43026100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 525960710276                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19710119940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10476173400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51072534240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9683058240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101713700400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     401979073080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     156278664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       750913323300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.777050                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 401457547994                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43026100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 844025094506                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12217812790.697674                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60364321839.504555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 492640379000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237776842500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1050731900000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26994638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26994638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26994638                       # number of overall hits
system.cpu1.icache.overall_hits::total       26994638                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       100697                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        100697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       100697                       # number of overall misses
system.cpu1.icache.overall_misses::total       100697                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2196256000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2196256000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2196256000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2196256000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27095335                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27095335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27095335                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27095335                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003716                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003716                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003716                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003716                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21810.540532                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21810.540532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21810.540532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21810.540532                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        92663                       # number of writebacks
system.cpu1.icache.writebacks::total            92663                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8002                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8002                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8002                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8002                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        92695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        92695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        92695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        92695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1980876500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1980876500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1980876500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1980876500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21369.831167                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21369.831167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21369.831167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21369.831167                       # average overall mshr miss latency
system.cpu1.icache.replacements                 92663                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26994638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26994638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       100697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       100697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2196256000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2196256000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27095335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27095335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003716                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003716                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21810.540532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21810.540532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8002                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8002                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        92695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        92695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1980876500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1980876500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21369.831167                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21369.831167                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991805                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26713317                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            92663                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           288.284612                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        328468000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991805                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54283365                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54283365                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33193160                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33193160                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33193160                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33193160                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8215943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8215943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8215943                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8215943                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 686891654934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 686891654934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 686891654934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 686891654934                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41409103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41409103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41409103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41409103                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198409                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198409                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83604.724976                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83604.724976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83604.724976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83604.724976                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6054935                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       552344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            92270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6520                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.621925                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.715337                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2616180                       # number of writebacks
system.cpu1.dcache.writebacks::total          2616180                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6370596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6370596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6370596                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6370596                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845347                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845347                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 150072808161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 150072808161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 150072808161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 150072808161                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044564                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044564                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044564                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044564                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81324.980159                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81324.980159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81324.980159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81324.980159                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2616180                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27674718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27674718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4714661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4714661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 328563278000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 328563278000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32389379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32389379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69689.693066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69689.693066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3673484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3673484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1041177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1041177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69935920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69935920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67170.058501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67170.058501                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5518442                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5518442                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3501282                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3501282                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358328376934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358328376934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388181                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388181                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102342.049836                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102342.049836                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2697112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2697112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804170                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804170                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80136888161                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80136888161                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089157                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089157                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99651.675841                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99651.675841                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7289000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7289000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.346555                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.346555                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43909.638554                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43909.638554                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3359500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3359500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69989.583333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69989.583333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       786500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       786500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6609.243697                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6609.243697                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       670500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       670500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262921                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262921                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5730.769231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5730.769231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328192                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328192                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771810                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771810                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77264392500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77264392500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100108.047965                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100108.047965                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771810                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771810                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76492582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76492582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99108.047965                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99108.047965                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.902974                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37136938                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2617047                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.190398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        328479500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.902974                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89637134                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89637134                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1288508742500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59728729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12550522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57433398                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16095458                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14523289                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6254868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6254867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30708220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29020510                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          672                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91846541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97975787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       278053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7849736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197950117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3918785024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4180216832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11862912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334861888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8445726656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34622310                       # Total snoops (count)
system.tol2bus.snoopTraffic                 256194688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100604891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93655854     93.09%     93.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6821358      6.78%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 126344      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1335      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100604891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131966423497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48992296632                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45949824317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927517621                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         139206171                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1358481763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 654923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706412                       # Number of bytes of host memory used
host_op_rate                                   656767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2349.45                       # Real time elapsed on the host
host_tick_rate                               29782699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538708798                       # Number of instructions simulated
sim_ops                                    1543042981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069973                       # Number of seconds simulated
sim_ticks                                 69973020500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.896655                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27636522                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27944850                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3416121                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34400927                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             20190                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          39353                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19163                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34535657                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6617                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2000                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3384009                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14218578                       # Number of branches committed
system.cpu0.commit.bw_lim_events               603220                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         126954                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45048691                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51807373                       # Number of instructions committed
system.cpu0.commit.committedOps              51868521                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    124825012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.415530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.001984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     94654361     75.83%     75.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19761597     15.83%     91.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5904080      4.73%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1535059      1.23%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1243990      1.00%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       864844      0.69%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       237380      0.19%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20481      0.02%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       603220      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    124825012                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41556                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51752384                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10951729                       # Number of loads committed
system.cpu0.commit.membars                      91856                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92279      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35684030     68.80%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4339      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10953329     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131113      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51868521                       # Class of committed instruction
system.cpu0.commit.refs                      16085064                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51807373                       # Number of Instructions Simulated
system.cpu0.committedOps                     51868521                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.680325                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.680325                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             37333071                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33341                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24995401                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108272671                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12744392                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77887991                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3385218                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                60090                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1306673                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34535657                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8591057                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    118828553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                74795                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          796                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120216522                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 746                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2472                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6835472                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.248707                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10407042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27656712                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.865735                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         132657345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.911390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780531                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38707717     29.18%     29.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                72450240     54.61%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17277042     13.02%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3786600      2.85%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   90393      0.07%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13802      0.01%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  264050      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16468      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   51033      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           132657345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1887                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1361                       # number of floating regfile writes
system.cpu0.idleCycles                        6203257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3860012                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23073482                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.614030                       # Inst execution rate
system.cpu0.iew.exec_refs                    27905831                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8371180                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21416934                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19844945                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             77476                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2243930                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10449523                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96870153                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19534651                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2583633                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85264609                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                148986                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3971880                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3385218                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4278052                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        61157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            7281                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8893216                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5316188                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           354                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1717306                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2142706                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44489945                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81206512                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746533                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33213228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.584806                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83143869                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               125052158                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51664526                       # number of integer regfile writes
system.cpu0.ipc                              0.373089                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.373089                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93587      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59116363     67.29%     67.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5246      0.01%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1439      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               235      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19804259     22.54%     89.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8825138     10.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            432      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87848242                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2312                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4570                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2182                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2461                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     432408                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004922                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 391130     90.45%     90.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     90.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     95      0.02%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  20      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 28396      6.57%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12671      2.93%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               77      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88184751                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         309141254                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81204330                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141869671                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96640844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87848242                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             229309                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45001634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           359587                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        102355                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21440585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    132657345                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.662219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.945980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           72500757     54.65%     54.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42584754     32.10%     86.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11841124      8.93%     95.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2842664      2.14%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2038514      1.54%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             345898      0.26%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             374020      0.28%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             111330      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              18284      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      132657345                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.632636                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            91757                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4409                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19844945                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10449523                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3143                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       138860602                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1085441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               27039528                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32479888                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                880878                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16228466                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1782635                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7485                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            154843826                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103367651                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62759991                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74958312                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                614394                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3385218                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4016637                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30280107                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1959                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       154841867                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       7029184                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             76781                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3581425                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         76907                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   221127837                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201670123                       # The number of ROB writes
system.cpu0.timesIdled                          76964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  899                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.361262                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26060305                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26227832                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2488002                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29478495                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15305                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18476                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3171                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29565898                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          730                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1568                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2482804                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14058924                       # Number of branches committed
system.cpu1.commit.bw_lim_events               942078                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         141807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37245163                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50282044                       # Number of instructions committed
system.cpu1.commit.committedOps              50351334                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113418301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.443944                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.117397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     86051130     75.87%     75.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18030975     15.90%     91.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4328695      3.82%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1913734      1.69%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       673258      0.59%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1213363      1.07%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       230180      0.20%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        34888      0.03%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       942078      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113418301                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11167                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50230809                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10813024                       # Number of loads committed
system.cpu1.commit.membars                     104119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       104119      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35207554     69.92%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10814592     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4224649      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50351334                       # Class of committed instruction
system.cpu1.commit.refs                      15039241                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50282044                       # Number of Instructions Simulated
system.cpu1.committedOps                     50351334                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.412351                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.412351                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             35725421                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5348                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23922732                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95985107                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11681206                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68684467                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2483267                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12009                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1180578                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29565898                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10176447                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    106622362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                68921                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     105293874                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4976930                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.243746                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10644051                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26075610                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.868060                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119754939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.881063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745749                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36812841     30.74%     30.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63461766     52.99%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16918816     14.13%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2402545      2.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   45172      0.04%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8006      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   23048      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16344      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   66401      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119754939                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1542978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2829846                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21475323                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.647802                       # Inst execution rate
system.cpu1.iew.exec_refs                    24902004                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6855920                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19930558                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18290116                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             65460                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1417416                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8086134                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87548035                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18046084                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2008044                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             78577023                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                164926                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3383225                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2483267                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3674711                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40368                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             139                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7477092                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3859917                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1012546                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1817300                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42250180                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75661457                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738636                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31207519                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.623766                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77119186                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               115304261                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48731208                       # number of integer regfile writes
system.cpu1.ipc                              0.414533                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.414533                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           104578      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55185166     68.48%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 420      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18271048     22.67%     91.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7023575      8.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80585067                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     486965                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006043                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 458139     94.08%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27320      5.61%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1506      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80967454                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         281717209                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75661457                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124744740                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87326315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80585067                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             221720                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37196701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           305171                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         79913                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15771510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119754939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.672916                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.986194                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           65993936     55.11%     55.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37576795     31.38%     86.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10561132      8.82%     95.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2290951      1.91%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2384121      1.99%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             348225      0.29%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             480506      0.40%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             101674      0.08%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              17599      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119754939                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.664357                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135595                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           22148                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18290116                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8086134                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu1.numCycles                       121297917                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18570074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24679923                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32005387                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                637162                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14245145                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2026244                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8086                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137490693                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              92218435                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57647604                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66684578                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                284075                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2483267                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3613830                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25642217                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137490693                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       8048196                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             64928                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3162999                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         65517                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   200071056                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181531635                       # The number of ROB writes
system.cpu1.timesIdled                          15846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2983418                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4702                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2993415                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 65023                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3462894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6898764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31852                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2126532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1609852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4253350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1641704                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3147779                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       928029                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2507972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1863                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1437                       # Transaction distribution
system.membus.trans_dist::ReadExReq            311447                       # Transaction distribution
system.membus.trans_dist::ReadExResp           311425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3147782                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10357968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10357968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    280782976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               280782976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2631                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3462762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3462762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3462762                       # Request fanout histogram
system.membus.respLayer1.occupancy        17890511468                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11499627905                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69973020500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69973020500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13237585.365854                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20080152.477914                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     76795500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69430279500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    542741000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8513358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8513358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8513358                       # number of overall hits
system.cpu0.icache.overall_hits::total        8513358                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77697                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77697                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77697                       # number of overall misses
system.cpu0.icache.overall_misses::total        77697                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4893112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4893112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4893112998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4893112998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8591055                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8591055                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8591055                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8591055                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009044                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62976.858798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62976.858798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62976.858798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62976.858798                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17299                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              233                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.244635                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71684                       # number of writebacks
system.cpu0.icache.writebacks::total            71684                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5984                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5984                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71713                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71713                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71713                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71713                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4534208998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4534208998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4534208998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4534208998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008347                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008347                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008347                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008347                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63227.155439                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63227.155439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63227.155439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63227.155439                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71684                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8513358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8513358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4893112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4893112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8591055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8591055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62976.858798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62976.858798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71713                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71713                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4534208998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4534208998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63227.155439                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63227.155439                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992767                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8586501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71744                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.682496                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992767                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999774                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17253822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17253822                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15582282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15582282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15582282                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15582282                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8823296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8823296                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8823296                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8823296                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 548081137972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 548081137972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 548081137972                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 548081137972                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24405578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24405578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24405578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24405578                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.361528                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.361528                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.361528                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.361528                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62117.505519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62117.505519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62117.505519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62117.505519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4230614                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        97544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            67399                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1091                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.769685                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.407883                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043079                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043079                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7778235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7778235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7778235                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7778235                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045061                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045061                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  71000002835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  71000002835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  71000002835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  71000002835                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042821                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042821                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042821                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67938.620650                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67938.620650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67938.620650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67938.620650                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043079                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12771122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12771122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6534896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6534896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 409253923500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 409253923500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19306018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19306018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.338490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.338490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62625.927559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62625.927559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5746220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5746220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  52528420000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  52528420000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.040851                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040851                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66603.294636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66603.294636                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2811160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2811160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2288400                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2288400                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 138827214472                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 138827214472                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5099560                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5099560                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.448745                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.448745                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60665.624223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60665.624223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2032015                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2032015                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18471582835                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18471582835                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72046.269614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72046.269614                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          697                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          697                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24330000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24330000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021652                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021652                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34906.743185                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34906.743185                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          624                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          624                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2032500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2032500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27842.465753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27842.465753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        30911                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30911                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          864                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          864                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10222000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10222000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31775                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31775                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11831.018519                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11831.018519                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          863                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          863                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9360000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9360000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027160                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027160                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10845.886443                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10845.886443                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1374                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1374                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10151000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10151000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2000                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2000                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.313000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.313000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16215.654952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16215.654952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9525000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9525000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.313000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.313000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15215.654952                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15215.654952                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970313                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16693234                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044708                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.978852                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970313                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49987764                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49987764                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               27036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              276199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4271                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              285234                       # number of demand (read+write) hits
system.l2.demand_hits::total                   592740                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              27036                       # number of overall hits
system.l2.overall_hits::.cpu0.data             276199                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4271                       # number of overall hits
system.l2.overall_hits::.cpu1.data             285234                       # number of overall hits
system.l2.overall_hits::total                  592740                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            765314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            708638                       # number of demand (read+write) misses
system.l2.demand_misses::total                1529218                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44658                       # number of overall misses
system.l2.overall_misses::.cpu0.data           765314                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10608                       # number of overall misses
system.l2.overall_misses::.cpu1.data           708638                       # number of overall misses
system.l2.overall_misses::total               1529218                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4129846499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  66384594498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1009206999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  61929644997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     133453292993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4129846499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  66384594498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1009206999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  61929644997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    133453292993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1041513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2121958                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1041513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2121958                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.622897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.734810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.712951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.713007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720664                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.622897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.734810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.712951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.713007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720664                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92477.193314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86741.643950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95136.406391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87392.497999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87268.978650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92477.193314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86741.643950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95136.406391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87392.497999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87268.978650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              33767                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       821                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.129111                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1803505                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              928028                       # number of writebacks
system.l2.writebacks::total                    928028                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         227778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         201417                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              429864                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        227778                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           353                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        201417                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             429864                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       537536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       507221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1099354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       537536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       507221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2390482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3489836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3663926503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48598620999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    891180502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46284062997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99437791001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3663926503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48598620999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    891180502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46284062997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 185975570334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 285413361335                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.618490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.516111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.689226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.510348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.518085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.618490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.516111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.689226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.510348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.644630                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82628.805715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90409.983702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86902.047977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91250.289316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90451.111290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82628.805715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90409.983702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86902.047977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91250.289316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77798.356287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81784.175914                       # average overall mshr miss latency
system.l2.replacements                        5040134                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       932863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           932863                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       932863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       932863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1158139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1158139                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1158140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1158140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2390482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2390482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 185975570334                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 185975570334                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77798.356287                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77798.356287                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           254                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                369                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       844000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       450000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1294000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.858209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.984496                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.941327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7339.130435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1771.653543                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3506.775068                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           368                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2289500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5038500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.858209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.980620                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19908.695652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19915.019763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19913.043478                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          230                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              322                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       363000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       363000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            397                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916335                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.630137                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.811083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1578.260870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1127.329193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          321                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4601500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1822000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6423500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.912351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.630137                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.808564                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.886463                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19804.347826                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20010.903427                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            61656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            59754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121410                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         193062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         160766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              353828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  17366975999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14748101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32115076999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       254718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.757944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.729031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.744528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89955.434000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91736.443029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90764.656836                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            43281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       160352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       150195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         310547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13430784500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12592656500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26023441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.629528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.681095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.653456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83758.135227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83842.048670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83798.719679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         27036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4129846499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1009206999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5139053498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.622897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.712951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92477.193314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95136.406391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92987.614410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          316                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          353                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           669                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3663926503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    891180502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4555107005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.618490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.689226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.630647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82628.805715                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86902.047977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83431.452369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       214543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       225480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            440023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       572252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       547872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1120124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49017618499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47181543997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96199162496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       773352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.727320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.708438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.717961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85657.400060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86117.823136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85882.600941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       195068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       190846                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       385914                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       377184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       357026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       734210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35167836499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33691406497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68859242996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.479393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.461660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.470603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93237.879918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94366.815013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93786.849806                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          179                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               238                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          781                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           84                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             865                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     38646500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       464500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     39111000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          960                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.813542                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.587413                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.784225                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 49483.354673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5529.761905                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 45215.028902                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          641                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          651                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          214                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2886484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1464997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4351481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.145833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.517483                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.194016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20617.742857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19797.256757                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20334.023364                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999842                       # Cycle average of tags in use
system.l2.tags.total_refs                     6143508                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5041068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.218692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.107415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.089144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.498970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.538464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    54.745467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.126678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.007796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.855398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38759828                       # Number of tag accesses
system.l2.tags.data_accesses                 38759828                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2837888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34461952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        656576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32471616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    150961024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          221389056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2837888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       656576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3494464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59393856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59393856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         538468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         507369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2358766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3459204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       928029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             928029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         40556889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        492503421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9383274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        464059087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2157417572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3163920243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     40556889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9383274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49940162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      848810807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            848810807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      848810807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        40556889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       492503421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9383274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       464059087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2157417572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4012731050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    532393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    504452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2356585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000074129750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54853                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54853                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6547835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             874850                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3459207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     928030                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3459207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   928030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11175                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            203185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            223994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            211414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            240650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            218356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            216249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            203687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            213870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            202805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           227556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           201258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           204108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           204655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56771                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101139869898                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17240160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            165790469898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29332.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48082.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2865730                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  838179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3459207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               928030                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  630786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  648783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  693390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  453703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  306035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  215622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  134807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   88285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  29996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       668835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.418869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.423113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.799181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57381      8.58%      8.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       247443     37.00%     45.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147690     22.08%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27865      4.17%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12771      1.91%     73.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7604      1.14%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7215      1.08%     75.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5992      0.90%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154874     23.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       668835                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.858877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.756282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.886925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20391     37.17%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12275     22.38%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11136     20.30%     79.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         6997     12.76%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1701      3.10%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          727      1.33%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          495      0.90%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          365      0.67%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          218      0.40%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          177      0.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          135      0.25%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           99      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           52      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           36      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           27      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.858239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.786114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.651707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40416     73.68%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1313      2.39%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3946      7.19%     83.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3791      6.91%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2630      4.79%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1587      2.89%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              610      1.11%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              293      0.53%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              156      0.28%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               63      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54853                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              220674048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  715200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59182400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               221389248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59393920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3153.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3163.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    848.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69972992000                       # Total gap between requests
system.mem_ctrls.avgGap                      15949.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2837952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34073152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       656576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32284928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    150821440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59182400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 40557803.275049418211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 486946994.091815710068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9383273.657594930381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 461391087.154798507690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2155422746.113982677460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 845788842.286721110344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       538468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       507369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2358768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       928030                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1822275156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  26340066225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    463531922                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25282953621                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 111881642974                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1750894286188                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41094.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48916.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45182.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49831.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47432.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1886678.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2326112040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1236335100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12252354240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2427179940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5523155040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30111103290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1512921600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55389161250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        791.578824                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3513810979                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2336360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64122849521                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2449462680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1301893725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12366594240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2399884560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5523155040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28726670190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2678760000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55446420435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        792.397127                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6332992599                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2336360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61303667901                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                662                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28085022.590361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55448331.029713                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    334750500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60648793000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9324227500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10160727                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10160727                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10160727                       # number of overall hits
system.cpu1.icache.overall_hits::total       10160727                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15719                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15719                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15719                       # number of overall misses
system.cpu1.icache.overall_misses::total        15719                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1148389000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1148389000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1148389000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1148389000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10176446                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10176446                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10176446                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10176446                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001545                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001545                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001545                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001545                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73057.382785                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73057.382785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73057.382785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73057.382785                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14879                       # number of writebacks
system.cpu1.icache.writebacks::total            14879                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          840                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          840                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          840                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          840                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14879                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14879                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14879                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14879                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1079316500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1079316500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1079316500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1079316500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72539.585994                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72539.585994                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72539.585994                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72539.585994                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14879                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10160727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10160727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1148389000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1148389000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10176446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10176446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001545                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001545                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73057.382785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73057.382785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          840                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          840                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14879                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14879                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1079316500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1079316500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72539.585994                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72539.585994                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10549622                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14911                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           707.506002                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20367771                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20367771                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13470668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13470668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13470668                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13470668                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8537406                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8537406                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8537406                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8537406                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 531271717834                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 531271717834                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 531271717834                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 531271717834                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22008074                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22008074                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22008074                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22008074                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.387922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.387922                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.387922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.387922                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62228.704812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62228.704812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62228.704812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62228.704812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3215252                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       154192                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            42191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1842                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.207058                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.709012                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993301                       # number of writebacks
system.cpu1.dcache.writebacks::total           993301                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7541750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7541750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7541750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7541750                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66504346425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66504346425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66504346425                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66504346425                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045240                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045240                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045240                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045240                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66794.501741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66794.501741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66794.501741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66794.501741                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993301                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11376735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11376735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6442351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6442351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403115266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403115266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17819086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17819086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.361542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.361542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62572.695278                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62572.695278                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5667743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5667743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       774608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       774608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50773781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50773781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043471                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043471                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65547.710584                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65547.710584                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2093933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2093933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2095055                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2095055                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 128156451834                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 128156451834                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.500134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61170.924789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61170.924789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1874007                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1874007                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221048                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221048                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15730565425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15730565425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71163.572731                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71163.572731                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          390                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          390                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28989500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28989500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 74332.051282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74332.051282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          179                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          179                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          211                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          211                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15590000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15590000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.005897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73886.255924                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73886.255924                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34991                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34991                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          661                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          661                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5753500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5753500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8704.236006                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8704.236006                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5103500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5103500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018540                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018540                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7720.877458                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7720.877458                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       152500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       152500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       141500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          931                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            931                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          637                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          637                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7622500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7622500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.406250                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.406250                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11966.248038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11966.248038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          637                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          637                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6985500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6985500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.406250                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.406250                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10966.248038                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10966.248038                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.749375                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14541657                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995753                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.603679                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.749375                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45157878                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45157878                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69973020500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1650159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1190080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4112106                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3547662                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1886                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1512                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3398                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           475716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          475717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86591                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563568                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1103                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3132563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6377182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9176192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133413952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1904512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127179072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271673728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8594334                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59645248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10718194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9035084     84.30%     84.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1651258     15.41%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31852      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10718194                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4249630974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1568048956                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107629876                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1495069700                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22489657                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
