// Seed: 1831920232
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2,
    input tri1 id_3
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    output wire  id_5,
    input  wor   id_6
);
  logic id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_3.id_4 = 0;
  output wire id_2;
  output wire id_1;
  logic id_6 = id_6;
  wire  id_7;
endmodule
module module_3 #(
    parameter id_1 = 32'd28,
    parameter id_4 = 32'd39
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire _id_4;
  wire [-1 'h0 &  id_4  &  id_1  -  id_1 : id_1] id_5;
  logic id_6 = id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  logic id_7;
  assign id_7 = -1;
endmodule
