#pragma once 
#include <Register/Utility.hpp>
namespace Kvasir {
//Registers group
    namespace FmcIspcon{    ///<ISP Control Register
        using Addr = Register::Address<0x5000c000,0xffff88cc,0x00000000,unsigned>;
        ///ISP EnableISP function enable bit. Set this bit to enable ISP function.1 = Enable ISP function0 = Disable ISP function
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,unsigned> ispen{}; 
        ///Boot Select Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as chip booting status flag, which can be used to check where chip booted from. This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset.1 = boot from LDROM0 = boot from APROM
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,unsigned> bs{}; 
        ///Enable Config-bits Update by ISPLDROM update enable bit. 1 = Enable ISP can update config-bits.0 = Disable ISP can update config-bits.
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,unsigned> cfguen{}; 
        ///LDROM Update EnableLDROM update enable bit. 1 = LDROM can be updated when the MCU runs in APROM.0 = LDROM can not be updated
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,unsigned> lduen{}; 
        ///ISP Fail FlagThis bit is set by hardware when a triggered ISP meets any of the following conditions:(1) APROM writes to itself.(2) LDROM writes to itself. (3) CONFIG is erased/programmed if CFGUEN is set to 0.(4) Destination address is illegal, such as over an available range.Write 1 to clear.
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::Access<Register::AccessType::readWrite,Register::ReadActionType::normal,Register::ModifiedWriteValueType::oneToClear>,unsigned> ispff{}; 
        ///Flash Program TimePT[2]    PT[1]    PT[0]    Program Time (us)    0    0    0    40    0    0    1    45    0    1    0    50    0    1    1    55    1    0    0    20    1    0    1    25    1    1    0    30    1    1    1    35    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(10,8),Register::ReadWriteAccess,unsigned> pt{}; 
        ///Flash Erase TimeET[2]    ET[1]    ET[0]    Erase Time (ms)    0    0    0    20 (default)    0    0    1    25    0    1    0    30    0    1    1    35    1    0    0    3    1    0    1    5    1    1    0    10    1    1    1    15    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(14,12),Register::ReadWriteAccess,unsigned> et{}; 
    }
    namespace FmcIspadr{    ///<ISP Address Register
        using Addr = Register::Address<0x5000c004,0x00000000,0x00000000,unsigned>;
        ///ISP Address NuMicro(TM) NUC100 Series equips with a maximum 32Kx32 embedded flash, it supports word program only. ISPARD[1:0] must be kept 00b for ISP operation.
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> ispadr{}; 
    }
    namespace FmcIspdat{    ///<ISP Data Register
        using Addr = Register::Address<0x5000c008,0x00000000,0x00000000,unsigned>;
        ///ISP Data Write data to this register before ISP program operationRead data from this register after ISP read operation
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> ispdat{}; 
    }
    namespace FmcIspcmd{    ///<ISP Command Register
        using Addr = Register::Address<0x5000c00c,0xffffffc0,0x00000000,unsigned>;
        ///ISP Command ISP command table is showed below:Operation Mode    FOEN    FCEN    FCTRL[3:0]    Read    0    0    0    0    0    0    Program    1    0    0    0    0    1    Page Erase    1    0    0    0    1    0    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,0),Register::ReadWriteAccess,unsigned> fctrl{}; 
        ///ISP Command ISP command table is showed below:Operation Mode    FOEN    FCEN    FCTRL[3:0]    Read    0    0    0    0    0    0    Program    1    0    0    0    0    1    Page Erase    1    0    0    0    1    0    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,unsigned> fcen{}; 
        ///ISP Command ISP command table is showed below:Operation Mode    FOEN    FCEN    FCTRL[3:0]    Read    0    0    0    0    0    0    Program    1    0    0    0    0    1    Page Erase    1    0    0    0    1    0    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,unsigned> foen{}; 
    }
    namespace FmcIsptrg{    ///<ISP Trigger Control Register
        using Addr = Register::Address<0x5000c010,0xfffffffe,0x00000000,unsigned>;
        ///ISP start triggerWrite 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.1 = ISP is on going0 = ISP is operation is finished
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::Access<Register::AccessType::readWrite,Register::ReadActionType::normal,Register::ModifiedWriteValueType::modify>,unsigned> ispgo{}; 
    }
    namespace FmcDfbadr{    ///<Data Flash Base Address Register
        using Addr = Register::Address<0x5000c014,0x00000000,0x00000000,unsigned>;
        ///Data Flash Base AddressThis register indicates data flash start address. It is a read only register.For 128kB flash memory device, the data flash size is defined by user configuration, register content is loaded from Config1 when chip power on but for 64/32kB device, it is fixed at 0x01_f000 
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> dfbadr{}; 
    }
    namespace FmcFatcon{    ///<Flash Access Time Control Register
        using Addr = Register::Address<0x5000c018,0xfffffff0,0x00000000,unsigned>;
        ///Flash Power Save EnableIf CPU clock is slower than 24 MHz, then s/w can enable flash power saving function. 1 = Enable flash power saving0 = Disable flash power saving
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,unsigned> fpsen{}; 
        ///Flash Access Time Window SelectThese bits are used to decide flash sense amplifier active duration.FATS    Access Time window (ns)    000    40    001    50    010    60    011    70    100    80    101    90    110    100    111    reserved    
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,1),Register::ReadWriteAccess,unsigned> fats{}; 
    }
}
