\hypertarget{struct_f_l_a_s_h___type_def}{}\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a381c81d7df10a15903b09ddddfdda154}{KEYR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a72086ba86b5d518db774b4ecfcda3692}{OPTSR\+\_\+\+CUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a563cbf6a4993dfc72ccdc5d8efd57572}{OPTSR\+\_\+\+PRG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a192d0df714307fe383bc4e810777460d}{OPTCCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf93164c8fb7b4400efabfb55108be89}{PRAR\+\_\+\+CUR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9d6264c5d0cec4ff36fe38fbbe6f7e6f}{PRAR\+\_\+\+PRG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a438bd048d82d93158fe5cd88cc39f69e}{SCAR\+\_\+\+CUR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7a92738841756e32785f31bd0afdce72}{SCAR\+\_\+\+PRG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8658dbf6aa33fffd2c6642a2dbd3ba95}{WPSN\+\_\+\+CUR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a491151da0994b653763712a255248dc1}{WPSN\+\_\+\+PRG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6d542498d8161ac0aea2e0a806d9ce63}{BOOT\+\_\+\+CUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9e5b484c7cd36eb05875b26556142aed}{BOOT\+\_\+\+PRG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8be676577db129a84a9a2689519a8502}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac2b528bbec2d6ba52aef5b9871bb3e0f}{CRCCR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfb456a72aed5b4d6dd011db37659af1}{CRCSADD1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_adf1d37baa22bca81fb368f32f1e595ab}{CRCEADD1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4d47979ef13d91bca25bb23a565cb7f2}{CRCDATA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a246e8973f9784327738152bf528f35b0}{ECC\+\_\+\+FA1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a37e36b70adeb00096dc76f9c8a92625e}{RESERVED}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1903b8aa5030fb0c0d5f44e6fe0c402e}{OPTSR2\+\_\+\+CUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9a069847616fe394b1310a696fc99d78}{OPTSR2\+\_\+\+PRG}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}\label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR}

FLASH access control register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a6d542498d8161ac0aea2e0a806d9ce63}\label{struct_f_l_a_s_h___type_def_a6d542498d8161ac0aea2e0a806d9ce63}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!BOOT\_CUR@{BOOT\_CUR}}
\index{BOOT\_CUR@{BOOT\_CUR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BOOT\_CUR}{BOOT\_CUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BOOT\+\_\+\+CUR}

Flash Current Boot Address for Pelican Core Register, Address offset\+: 0x40 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9e5b484c7cd36eb05875b26556142aed}\label{struct_f_l_a_s_h___type_def_a9e5b484c7cd36eb05875b26556142aed}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!BOOT\_PRG@{BOOT\_PRG}}
\index{BOOT\_PRG@{BOOT\_PRG}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BOOT\_PRG}{BOOT\_PRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BOOT\+\_\+\+PRG}

Flash Boot Address to Program for Pelican Core Register, Address offset\+: 0x44 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_adab1e24ef769bbcb3e3769feae192ffb}\label{struct_f_l_a_s_h___type_def_adab1e24ef769bbcb3e3769feae192ffb}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR1}{CCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR1}

Flash Control Register for bank1, Address offset\+: 0x14 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_f_l_a_s_h___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

Flash Control Register for bank1, Address offset\+: 0x0C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_ac2b528bbec2d6ba52aef5b9871bb3e0f}\label{struct_f_l_a_s_h___type_def_ac2b528bbec2d6ba52aef5b9871bb3e0f}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CRCCR1@{CRCCR1}}
\index{CRCCR1@{CRCCR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCCR1}{CRCCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCCR1}

Flash CRC Control register For Bank1 Register , Address offset\+: 0x50 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a4d47979ef13d91bca25bb23a565cb7f2}\label{struct_f_l_a_s_h___type_def_a4d47979ef13d91bca25bb23a565cb7f2}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CRCDATA@{CRCDATA}}
\index{CRCDATA@{CRCDATA}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCDATA}{CRCDATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCDATA}

Flash CRC Data Register for Bank1 , Address offset\+: 0x5C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_adf1d37baa22bca81fb368f32f1e595ab}\label{struct_f_l_a_s_h___type_def_adf1d37baa22bca81fb368f32f1e595ab}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CRCEADD1@{CRCEADD1}}
\index{CRCEADD1@{CRCEADD1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCEADD1}{CRCEADD1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCEADD1}

Flash CRC End Address Register for Bank1 , Address offset\+: 0x58 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_acfb456a72aed5b4d6dd011db37659af1}\label{struct_f_l_a_s_h___type_def_acfb456a72aed5b4d6dd011db37659af1}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CRCSADD1@{CRCSADD1}}
\index{CRCSADD1@{CRCSADD1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCSADD1}{CRCSADD1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCSADD1}

Flash CRC Start Address Register for Bank1 , Address offset\+: 0x54 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a246e8973f9784327738152bf528f35b0}\label{struct_f_l_a_s_h___type_def_a246e8973f9784327738152bf528f35b0}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECC\_FA1@{ECC\_FA1}}
\index{ECC\_FA1@{ECC\_FA1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECC\_FA1}{ECC\_FA1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECC\+\_\+\+FA1}

Flash ECC Fail Address For Bank1 Register , Address offset\+: 0x60 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a381c81d7df10a15903b09ddddfdda154}\label{struct_f_l_a_s_h___type_def_a381c81d7df10a15903b09ddddfdda154}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR1@{KEYR1}}
\index{KEYR1@{KEYR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR1}{KEYR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR1}

Flash Key Register for bank1, Address offset\+: 0x04 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a192d0df714307fe383bc4e810777460d}\label{struct_f_l_a_s_h___type_def_a192d0df714307fe383bc4e810777460d}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCCR@{OPTCCR}}
\index{OPTCCR@{OPTCCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCCR}{OPTCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCCR}

Flash Option Clear Control Register, Address offset\+: 0x24 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}\label{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR@{OPTCR}}
\index{OPTCR@{OPTCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR}{OPTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR}

Flash Option Control Register, Address offset\+: 0x18 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}\label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTKEYR}

Flash Option Key Register, Address offset\+: 0x08 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a1903b8aa5030fb0c0d5f44e6fe0c402e}\label{struct_f_l_a_s_h___type_def_a1903b8aa5030fb0c0d5f44e6fe0c402e}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTSR2\_CUR@{OPTSR2\_CUR}}
\index{OPTSR2\_CUR@{OPTSR2\_CUR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTSR2\_CUR}{OPTSR2\_CUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTSR2\+\_\+\+CUR}

Flash Option Status Current Register 2, Address offset\+: 0x70 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9a069847616fe394b1310a696fc99d78}\label{struct_f_l_a_s_h___type_def_a9a069847616fe394b1310a696fc99d78}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTSR2\_PRG@{OPTSR2\_PRG}}
\index{OPTSR2\_PRG@{OPTSR2\_PRG}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTSR2\_PRG}{OPTSR2\_PRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTSR2\+\_\+\+PRG}

Flash Option Status to Program Register 2, Address offset\+: 0x74 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a72086ba86b5d518db774b4ecfcda3692}\label{struct_f_l_a_s_h___type_def_a72086ba86b5d518db774b4ecfcda3692}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTSR\_CUR@{OPTSR\_CUR}}
\index{OPTSR\_CUR@{OPTSR\_CUR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTSR\_CUR}{OPTSR\_CUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTSR\+\_\+\+CUR}

Flash Option Status Current Register, Address offset\+: 0x1C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a563cbf6a4993dfc72ccdc5d8efd57572}\label{struct_f_l_a_s_h___type_def_a563cbf6a4993dfc72ccdc5d8efd57572}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTSR\_PRG@{OPTSR\_PRG}}
\index{OPTSR\_PRG@{OPTSR\_PRG}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTSR\_PRG}{OPTSR\_PRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTSR\+\_\+\+PRG}

Flash Option Status to Program Register, Address offset\+: 0x20 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_aaf93164c8fb7b4400efabfb55108be89}\label{struct_f_l_a_s_h___type_def_aaf93164c8fb7b4400efabfb55108be89}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PRAR\_CUR1@{PRAR\_CUR1}}
\index{PRAR\_CUR1@{PRAR\_CUR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRAR\_CUR1}{PRAR\_CUR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRAR\+\_\+\+CUR1}

Flash Current Protection Address Register for bank1, Address offset\+: 0x28 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9d6264c5d0cec4ff36fe38fbbe6f7e6f}\label{struct_f_l_a_s_h___type_def_a9d6264c5d0cec4ff36fe38fbbe6f7e6f}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PRAR\_PRG1@{PRAR\_PRG1}}
\index{PRAR\_PRG1@{PRAR\_PRG1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRAR\_PRG1}{PRAR\_PRG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRAR\+\_\+\+PRG1}

Flash Protection Address to Program Register for bank1, Address offset\+: 0x2C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a37e36b70adeb00096dc76f9c8a92625e}\label{struct_f_l_a_s_h___type_def_a37e36b70adeb00096dc76f9c8a92625e}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED\mbox{[}3\mbox{]}}

Reserved, 0x64 to 0x6C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_f_l_a_s_h___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}2\mbox{]}}

Reserved, 0x48 to 0x4C ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a438bd048d82d93158fe5cd88cc39f69e}\label{struct_f_l_a_s_h___type_def_a438bd048d82d93158fe5cd88cc39f69e}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SCAR\_CUR1@{SCAR\_CUR1}}
\index{SCAR\_CUR1@{SCAR\_CUR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCAR\_CUR1}{SCAR\_CUR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCAR\+\_\+\+CUR1}

Flash Current Secure Address Register for bank1, Address offset\+: 0x30 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a7a92738841756e32785f31bd0afdce72}\label{struct_f_l_a_s_h___type_def_a7a92738841756e32785f31bd0afdce72}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SCAR\_PRG1@{SCAR\_PRG1}}
\index{SCAR\_PRG1@{SCAR\_PRG1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCAR\_PRG1}{SCAR\_PRG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCAR\+\_\+\+PRG1}

Flash Secure Address to Program Register for bank1, Address offset\+: 0x34 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}\label{struct_f_l_a_s_h___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR1}

Flash Status Register for bank1, Address offset\+: 0x10 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a8658dbf6aa33fffd2c6642a2dbd3ba95}\label{struct_f_l_a_s_h___type_def_a8658dbf6aa33fffd2c6642a2dbd3ba95}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WPSN\_CUR1@{WPSN\_CUR1}}
\index{WPSN\_CUR1@{WPSN\_CUR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPSN\_CUR1}{WPSN\_CUR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPSN\+\_\+\+CUR1}

Flash Current Write Protection Register on bank1, Address offset\+: 0x38 ~\newline
 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a491151da0994b653763712a255248dc1}\label{struct_f_l_a_s_h___type_def_a491151da0994b653763712a255248dc1}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WPSN\_PRG1@{WPSN\_PRG1}}
\index{WPSN\_PRG1@{WPSN\_PRG1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPSN\_PRG1}{WPSN\_PRG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPSN\+\_\+\+PRG1}

Flash Write Protection to Program Register on bank1, Address offset\+: 0x3C ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
