<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>root</design>
<<<<<<< HEAD
	<target_verilog>C:\Users\RG\Documents\Firmware\fpga\synthesis\root.vm</target_verilog>
=======
	<target_verilog>B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.vm</target_verilog>
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
</SynplifyOutput>
