============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  10:40:09 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           5   11.732    gscl45nm 
AOI21X1          4   11.263    gscl45nm 
BUFX2           22   51.623    gscl45nm 
DFFSR           18  185.843    gscl45nm 
HAX1            17   79.781    gscl45nm 
INVX1           31   43.645    gscl45nm 
MUX2X1          13   48.807    gscl45nm 
NAND3X1          1    2.346    gscl45nm 
OAI21X1          2    5.632    gscl45nm 
OR2X1            1    2.346    gscl45nm 
XOR2X1           5   23.465    gscl45nm 
----------------------------------------
total          119  466.484             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        18 185.843   39.8 
inverter          31  43.645    9.4 
buffer            22  51.623   11.1 
logic             48 185.373   39.7 
------------------------------------
total            119 466.484  100.0 

