
#####  START OF RAM REPORT FOR COMPILE POINT: PF_DDR3_SS  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                 DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem[65:0]                                 RAM                DEFAULT            PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_0                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_1                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_2                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_3                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_4                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_5                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo[65:0]     RAM                DEFAULT            PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                  RAM                DEFAULT            PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                  RAM                DEFAULT            PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                               RAM                DEFAULT            PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                              RAM                DEFAULT            PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size[8:0]                                                                                        RAM                DEFAULT            PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size_wrtq_b_size_0_0                                                                                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
==============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                           PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.merge_read_valid_gen\.merge_read_valid.read_attr_mem\[0\]\.read_attributes_mem[39:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.multiport_gen\.port_decode_r[31:0]                          ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.multiport_gen\.port_decode_r[31:0]                           ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.front_mux_sel_queue[15:0]                                                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_queue[15:0]                                                             RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.and_mux_sel_queue[15:0]                                                              RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_2[14:9]                                                                 ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_2[7:1]                                                                  ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.front_mux_sel_2[14:1]                                                                ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                         
PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.dfi_timing_gen.dfi_rddata_cs_n_1[15:0]                                                   ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=========================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: PF_DDR3_SS  #####

