Classic Timing Analyzer report for eDmem
Thu Nov 27 12:16:15 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pClock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                    ; To                                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.598 ns                         ; pAddress[4]                                                                                                             ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; --         ; pClock   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.396 ns                        ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[31]                                                                                                           ; pClock     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.644 ns                         ; pOE                                                                                                                     ; pReadData[17]                                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.143 ns                        ; pAddress[7]                                                                                                             ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; --         ; pClock   ; 0            ;
; Clock Setup: 'pClock'        ; N/A   ; None          ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg13 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg13 ; pClock     ; pClock   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                         ;                                                                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pClock          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pClock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                                    ; To                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg1   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg1   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg2   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg2   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg3   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg3   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg4   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg4   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg5   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg5   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg6   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg6   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg7   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg8   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg8   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg9   ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg9   ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg10  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg10  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg11  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg11  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg12  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg12  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg13  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg13  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg14  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg14  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg15  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg15  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg16  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg16  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg17  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg17  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg0  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg0  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg1  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg1  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg2  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg2  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg3  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg3  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg4  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg4  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg5  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg5  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg6  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg6  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg7  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg7  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg8  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg8  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg9  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg9  ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg10 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg10 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg11 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg11 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg12 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg12 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns ) ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg13 ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg13 ; pClock     ; pClock   ; None                        ; None                      ; 2.875 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                     ;
+-------+--------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                                      ; To Clock ;
+-------+--------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.598 ns   ; pAddress[4]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pClock   ;
; N/A   ; None         ; 3.577 ns   ; pAddress[3]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pClock   ;
; N/A   ; None         ; 3.464 ns   ; pWriteData[6]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg6   ; pClock   ;
; N/A   ; None         ; 3.459 ns   ; pWriteData[15] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg15  ; pClock   ;
; N/A   ; None         ; 3.456 ns   ; pAddress[5]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pClock   ;
; N/A   ; None         ; 3.453 ns   ; pWriteData[2]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg2   ; pClock   ;
; N/A   ; None         ; 3.452 ns   ; pWriteData[1]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg1   ; pClock   ;
; N/A   ; None         ; 3.441 ns   ; pWriteData[8]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg8   ; pClock   ;
; N/A   ; None         ; 3.352 ns   ; pWriteData[14] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg14  ; pClock   ;
; N/A   ; None         ; 3.340 ns   ; pWriteData[9]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg9   ; pClock   ;
; N/A   ; None         ; 3.312 ns   ; pWriteData[17] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg17  ; pClock   ;
; N/A   ; None         ; 3.223 ns   ; pAddress[4]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pClock   ;
; N/A   ; None         ; 3.170 ns   ; pWriteData[24] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg6  ; pClock   ;
; N/A   ; None         ; 3.166 ns   ; pAddress[3]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pClock   ;
; N/A   ; None         ; 3.159 ns   ; pWriteData[20] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg2  ; pClock   ;
; N/A   ; None         ; 3.157 ns   ; pAddress[6]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pClock   ;
; N/A   ; None         ; 3.147 ns   ; pWriteData[3]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg3   ; pClock   ;
; N/A   ; None         ; 3.136 ns   ; pAddress[5]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pClock   ;
; N/A   ; None         ; 3.113 ns   ; pWriteData[13] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg13  ; pClock   ;
; N/A   ; None         ; 3.110 ns   ; pWriteData[0]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0   ; pClock   ;
; N/A   ; None         ; 3.096 ns   ; pWriteData[26] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg8  ; pClock   ;
; N/A   ; None         ; 2.906 ns   ; pAddress[8]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pClock   ;
; N/A   ; None         ; 2.898 ns   ; pWriteData[4]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg4   ; pClock   ;
; N/A   ; None         ; 2.888 ns   ; pAddress[8]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pClock   ;
; N/A   ; None         ; 2.860 ns   ; pWriteData[16] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg16  ; pClock   ;
; N/A   ; None         ; 2.767 ns   ; pWriteData[25] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg7  ; pClock   ;
; N/A   ; None         ; 2.717 ns   ; pAddress[2]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pClock   ;
; N/A   ; None         ; 2.698 ns   ; pAddress[6]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pClock   ;
; N/A   ; None         ; 2.667 ns   ; pWriteData[27] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg9  ; pClock   ;
; N/A   ; None         ; 2.649 ns   ; pWriteData[21] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg3  ; pClock   ;
; N/A   ; None         ; 2.643 ns   ; pWriteData[12] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg12  ; pClock   ;
; N/A   ; None         ; 2.631 ns   ; pWriteData[19] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg1  ; pClock   ;
; N/A   ; None         ; 2.628 ns   ; pWriteData[11] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg11  ; pClock   ;
; N/A   ; None         ; 2.623 ns   ; pWE            ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_we_reg        ; pClock   ;
; N/A   ; None         ; 2.619 ns   ; pWriteData[31] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg13 ; pClock   ;
; N/A   ; None         ; 2.601 ns   ; pWriteData[28] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg10 ; pClock   ;
; N/A   ; None         ; 2.599 ns   ; pWriteData[10] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg10  ; pClock   ;
; N/A   ; None         ; 2.598 ns   ; pWriteData[23] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg5  ; pClock   ;
; N/A   ; None         ; 2.598 ns   ; pWE            ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_we_reg       ; pClock   ;
; N/A   ; None         ; 2.559 ns   ; pWriteData[30] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg12 ; pClock   ;
; N/A   ; None         ; 2.549 ns   ; pAddress[2]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pClock   ;
; N/A   ; None         ; 2.545 ns   ; pWriteData[18] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg0  ; pClock   ;
; N/A   ; None         ; 2.537 ns   ; pWriteData[7]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg7   ; pClock   ;
; N/A   ; None         ; 2.529 ns   ; pWriteData[22] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg4  ; pClock   ;
; N/A   ; None         ; 2.521 ns   ; pWriteData[5]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg5   ; pClock   ;
; N/A   ; None         ; 2.512 ns   ; pWriteData[29] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg11 ; pClock   ;
; N/A   ; None         ; 2.349 ns   ; pAddress[9]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pClock   ;
; N/A   ; None         ; 2.334 ns   ; pAddress[7]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pClock   ;
; N/A   ; None         ; 2.323 ns   ; pAddress[9]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pClock   ;
; N/A   ; None         ; 2.308 ns   ; pAddress[7]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pClock   ;
+-------+--------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 12.396 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[31] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.778 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[25] ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.314 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[9]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.108 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[3]  ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.107 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[11] ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[8]  ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.055 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[10] ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 11.011 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[7]  ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[16] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.967 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[17] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.871 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[12] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.795 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[26] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.776 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[24] ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.767 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[1]  ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.756 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[30] ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.647 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[2]  ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.641 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[18] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.636 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[27] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.622 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[29] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.443 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[15] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.423 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[21] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.394 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[22] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.370 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pReadData[20] ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.151 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[0]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pReadData[4]  ; pClock     ;
; N/A                                     ; None                                                ; 10.140 ns  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pReadData[4]  ; pClock     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To            ;
+-------+-------------------+-----------------+------+---------------+
; N/A   ; None              ; 8.644 ns        ; pOE  ; pReadData[17] ;
; N/A   ; None              ; 8.623 ns        ; pOE  ; pReadData[16] ;
; N/A   ; None              ; 7.560 ns        ; pOE  ; pReadData[31] ;
; N/A   ; None              ; 6.927 ns        ; pOE  ; pReadData[29] ;
; N/A   ; None              ; 6.927 ns        ; pOE  ; pReadData[18] ;
; N/A   ; None              ; 6.755 ns        ; pOE  ; pReadData[21] ;
; N/A   ; None              ; 6.750 ns        ; pOE  ; pReadData[14] ;
; N/A   ; None              ; 6.750 ns        ; pOE  ; pReadData[4]  ;
; N/A   ; None              ; 6.742 ns        ; pOE  ; pReadData[23] ;
; N/A   ; None              ; 6.718 ns        ; pOE  ; pReadData[28] ;
; N/A   ; None              ; 6.694 ns        ; pOE  ; pReadData[5]  ;
; N/A   ; None              ; 6.652 ns        ; pOE  ; pReadData[13] ;
; N/A   ; None              ; 6.652 ns        ; pOE  ; pReadData[0]  ;
; N/A   ; None              ; 6.651 ns        ; pOE  ; pReadData[19] ;
; N/A   ; None              ; 6.651 ns        ; pOE  ; pReadData[6]  ;
; N/A   ; None              ; 6.644 ns        ; pOE  ; pReadData[20] ;
; N/A   ; None              ; 6.627 ns        ; pOE  ; pReadData[22] ;
; N/A   ; None              ; 6.627 ns        ; pOE  ; pReadData[1]  ;
; N/A   ; None              ; 6.611 ns        ; pOE  ; pReadData[30] ;
; N/A   ; None              ; 6.611 ns        ; pOE  ; pReadData[24] ;
; N/A   ; None              ; 6.611 ns        ; pOE  ; pReadData[2]  ;
; N/A   ; None              ; 6.606 ns        ; pOE  ; pReadData[26] ;
; N/A   ; None              ; 6.606 ns        ; pOE  ; pReadData[11] ;
; N/A   ; None              ; 6.606 ns        ; pOE  ; pReadData[10] ;
; N/A   ; None              ; 6.361 ns        ; pOE  ; pReadData[15] ;
; N/A   ; None              ; 6.281 ns        ; pOE  ; pReadData[27] ;
; N/A   ; None              ; 6.227 ns        ; pOE  ; pReadData[25] ;
; N/A   ; None              ; 5.820 ns        ; pOE  ; pReadData[12] ;
; N/A   ; None              ; 5.400 ns        ; pOE  ; pReadData[8]  ;
; N/A   ; None              ; 5.332 ns        ; pOE  ; pReadData[7]  ;
; N/A   ; None              ; 5.317 ns        ; pOE  ; pReadData[3]  ;
; N/A   ; None              ; 5.290 ns        ; pOE  ; pReadData[9]  ;
+-------+-------------------+-----------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                            ;
+---------------+-------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                                                      ; To Clock ;
+---------------+-------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.143 ns ; pAddress[7]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 ; pClock   ;
; N/A           ; None        ; -2.158 ns ; pAddress[9]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7 ; pClock   ;
; N/A           ; None        ; -2.169 ns ; pAddress[7]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5  ; pClock   ;
; N/A           ; None        ; -2.184 ns ; pAddress[9]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7  ; pClock   ;
; N/A           ; None        ; -2.347 ns ; pWriteData[29] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg11 ; pClock   ;
; N/A           ; None        ; -2.356 ns ; pWriteData[5]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg5   ; pClock   ;
; N/A           ; None        ; -2.364 ns ; pWriteData[22] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg4  ; pClock   ;
; N/A           ; None        ; -2.372 ns ; pWriteData[7]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg7   ; pClock   ;
; N/A           ; None        ; -2.380 ns ; pWriteData[18] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg0  ; pClock   ;
; N/A           ; None        ; -2.384 ns ; pAddress[2]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 ; pClock   ;
; N/A           ; None        ; -2.394 ns ; pWriteData[30] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg12 ; pClock   ;
; N/A           ; None        ; -2.433 ns ; pWriteData[23] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg5  ; pClock   ;
; N/A           ; None        ; -2.433 ns ; pWE            ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_we_reg       ; pClock   ;
; N/A           ; None        ; -2.434 ns ; pWriteData[10] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg10  ; pClock   ;
; N/A           ; None        ; -2.436 ns ; pWriteData[28] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg10 ; pClock   ;
; N/A           ; None        ; -2.454 ns ; pWriteData[31] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg13 ; pClock   ;
; N/A           ; None        ; -2.458 ns ; pWE            ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_we_reg        ; pClock   ;
; N/A           ; None        ; -2.463 ns ; pWriteData[11] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg11  ; pClock   ;
; N/A           ; None        ; -2.466 ns ; pWriteData[19] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg1  ; pClock   ;
; N/A           ; None        ; -2.478 ns ; pWriteData[12] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg12  ; pClock   ;
; N/A           ; None        ; -2.484 ns ; pWriteData[21] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg3  ; pClock   ;
; N/A           ; None        ; -2.502 ns ; pWriteData[27] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg9  ; pClock   ;
; N/A           ; None        ; -2.533 ns ; pAddress[6]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4 ; pClock   ;
; N/A           ; None        ; -2.552 ns ; pAddress[2]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0  ; pClock   ;
; N/A           ; None        ; -2.602 ns ; pWriteData[25] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg7  ; pClock   ;
; N/A           ; None        ; -2.695 ns ; pWriteData[16] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg16  ; pClock   ;
; N/A           ; None        ; -2.723 ns ; pAddress[8]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6 ; pClock   ;
; N/A           ; None        ; -2.733 ns ; pWriteData[4]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg4   ; pClock   ;
; N/A           ; None        ; -2.741 ns ; pAddress[8]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6  ; pClock   ;
; N/A           ; None        ; -2.931 ns ; pWriteData[26] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg8  ; pClock   ;
; N/A           ; None        ; -2.945 ns ; pWriteData[0]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0   ; pClock   ;
; N/A           ; None        ; -2.948 ns ; pWriteData[13] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg13  ; pClock   ;
; N/A           ; None        ; -2.971 ns ; pAddress[5]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3  ; pClock   ;
; N/A           ; None        ; -2.982 ns ; pWriteData[3]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg3   ; pClock   ;
; N/A           ; None        ; -2.992 ns ; pAddress[6]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4  ; pClock   ;
; N/A           ; None        ; -2.994 ns ; pWriteData[20] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg2  ; pClock   ;
; N/A           ; None        ; -3.001 ns ; pAddress[3]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1 ; pClock   ;
; N/A           ; None        ; -3.005 ns ; pWriteData[24] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg6  ; pClock   ;
; N/A           ; None        ; -3.058 ns ; pAddress[4]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2  ; pClock   ;
; N/A           ; None        ; -3.147 ns ; pWriteData[17] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg17  ; pClock   ;
; N/A           ; None        ; -3.175 ns ; pWriteData[9]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg9   ; pClock   ;
; N/A           ; None        ; -3.187 ns ; pWriteData[14] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg14  ; pClock   ;
; N/A           ; None        ; -3.276 ns ; pWriteData[8]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg8   ; pClock   ;
; N/A           ; None        ; -3.287 ns ; pWriteData[1]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg1   ; pClock   ;
; N/A           ; None        ; -3.288 ns ; pWriteData[2]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg2   ; pClock   ;
; N/A           ; None        ; -3.291 ns ; pAddress[5]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3 ; pClock   ;
; N/A           ; None        ; -3.294 ns ; pWriteData[15] ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg15  ; pClock   ;
; N/A           ; None        ; -3.299 ns ; pWriteData[6]  ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg6   ; pClock   ;
; N/A           ; None        ; -3.412 ns ; pAddress[3]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1  ; pClock   ;
; N/A           ; None        ; -3.433 ns ; pAddress[4]    ; lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 ; pClock   ;
+---------------+-------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 27 12:16:14 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dmem -c eDmem --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pClock" is an undefined clock
Info: Clock "pClock" has Internal fmax of 290.87 MHz between source memory "lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0" (period= 3.438 ns)
    Info: + Longest memory to memory delay is 2.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y29; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.875 ns) = 2.875 ns; Loc. = M4K_X15_Y29; Fanout = 0; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0'
        Info: Total cell delay = 2.875 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.012 ns
        Info: + Shortest clock path from clock "pClock" to destination memory is 2.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'
            Info: 2: + IC(1.552 ns) + CELL(0.500 ns) = 2.880 ns; Loc. = M4K_X15_Y29; Fanout = 0; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.328 ns ( 46.11 % )
            Info: Total interconnect delay = 1.552 ns ( 53.89 % )
        Info: - Longest clock path from clock "pClock" to source memory is 2.892 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'
            Info: 2: + IC(1.552 ns) + CELL(0.512 ns) = 2.892 ns; Loc. = M4K_X15_Y29; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: Total cell delay = 1.340 ns ( 46.33 % )
            Info: Total interconnect delay = 1.552 ns ( 53.67 % )
    Info: + Micro clock to output delay of source is 0.420 ns
    Info: + Micro setup delay of destination is 0.131 ns
Info: tsu for memory "lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2" (data pin = "pAddress[4]", clock pin = "pClock") is 3.598 ns
    Info: + Longest pin to memory delay is 6.360 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_W15; Fanout = 2; PIN Node = 'pAddress[4]'
        Info: 2: + IC(5.020 ns) + CELL(0.253 ns) = 6.360 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2'
        Info: Total cell delay = 1.340 ns ( 21.07 % )
        Info: Total interconnect delay = 5.020 ns ( 78.93 % )
    Info: + Micro setup delay of destination is 0.131 ns
    Info: - Shortest clock path from clock "pClock" to destination memory is 2.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2'
        Info: Total cell delay = 1.340 ns ( 46.32 % )
        Info: Total interconnect delay = 1.553 ns ( 53.68 % )
Info: tco from clock "pClock" to destination pin "pReadData[31]" through memory "lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0" is 12.396 ns
    Info: + Longest clock path from clock "pClock" to source memory is 2.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0'
        Info: Total cell delay = 1.340 ns ( 46.32 % )
        Info: Total interconnect delay = 1.553 ns ( 53.68 % )
    Info: + Micro clock to output delay of source is 0.420 ns
    Info: + Longest memory to pin delay is 9.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X15_Y30; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31]'
        Info: 3: + IC(3.638 ns) + CELL(2.376 ns) = 9.083 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'pReadData[31]'
        Info: Total cell delay = 5.445 ns ( 59.95 % )
        Info: Total interconnect delay = 3.638 ns ( 40.05 % )
Info: Longest tpd from source pin "pOE" to destination pin "pReadData[17]" is 8.644 ns
    Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_N6; Fanout = 32; PIN Node = 'pOE'
    Info: 2: + IC(5.167 ns) + CELL(2.243 ns) = 8.644 ns; Loc. = PIN_P20; Fanout = 0; PIN Node = 'pReadData[17]'
    Info: Total cell delay = 3.477 ns ( 40.22 % )
    Info: Total interconnect delay = 5.167 ns ( 59.78 % )
Info: th for memory "lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5" (data pin = "pAddress[7]", clock pin = "pClock") is -2.143 ns
    Info: + Longest clock path from clock "pClock" to destination memory is 2.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'
        Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5'
        Info: Total cell delay = 1.340 ns ( 46.32 % )
        Info: Total interconnect delay = 1.553 ns ( 53.68 % )
    Info: + Micro hold delay of destination is 0.034 ns
    Info: - Shortest pin to memory delay is 5.070 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'pAddress[7]'
        Info: 2: + IC(3.730 ns) + CELL(0.253 ns) = 5.070 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5'
        Info: Total cell delay = 1.340 ns ( 26.43 % )
        Info: Total interconnect delay = 3.730 ns ( 73.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Thu Nov 27 12:16:15 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


