--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexysdemo.twx Nexysdemo.ncd -o Nexysdemo.twr Nexysdemo.pcf
-ucf nexys.ucf

Design file:              Nexysdemo.ncd
Physical constraint file: Nexysdemo.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   12.787(R)|clk_in_BUFGP      |   0.000|
an<1>       |   12.097(R)|clk_in_BUFGP      |   0.000|
an<2>       |   12.273(R)|clk_in_BUFGP      |   0.000|
an<3>       |   12.041(R)|clk_in_BUFGP      |   0.000|
hex<0>      |   12.399(R)|clk_in_BUFGP      |   0.000|
hex<2>      |   11.945(R)|clk_in_BUFGP      |   0.000|
hex<3>      |   12.577(R)|clk_in_BUFGP      |   0.000|
hex<4>      |   11.735(R)|clk_in_BUFGP      |   0.000|
hex<5>      |   12.455(R)|clk_in_BUFGP      |   0.000|
hex<6>      |   11.242(R)|clk_in_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.518|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    7.320|
sw<1>          |led<1>         |    7.422|
sw<2>          |led<2>         |    8.234|
sw<3>          |led<3>         |    7.143|
sw<4>          |led<4>         |    6.970|
sw<5>          |led<5>         |    6.634|
sw<6>          |led<6>         |    7.251|
sw<7>          |led<7>         |    6.970|
---------------+---------------+---------+


Analysis completed Fri Aug 11 18:23:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



