(assume nst97.0 (not (= (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0)))))))
(assume t94 (= (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))))
(assume t96 (= (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0))) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0)))))
(step st97 (cl (= (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0)))))) :rule cong :premises (t94 t96))
(step t.end (cl) :rule resolution :premises (nst97.0 st97))
