ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_SPI3_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI3_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_SPI3_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * @file    spi.c
   4:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/spi.c ****   *          of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/spi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/spi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI3 init function */
  30:Core/Src/spi.c **** void MX_SPI3_Init(void)
  31:Core/Src/spi.c **** {
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
  40:Core/Src/spi.c ****   hspi3.Instance = SPI3;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 18 is_stmt 0 view .LVU2
  38 0002 1548     		ldr	r0, .L5
  39 0004 154B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 19 is_stmt 0 view .LVU4
  43 0008 4FF48003 		mov	r3, #4194304
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 0722     		movs	r2, #7
  52 0014 C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 26 is_stmt 0 view .LVU10
  55 0016 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 23 is_stmt 0 view .LVU12
  58 0018 4FF08072 		mov	r2, #16777216
  59 001c 4261     		str	r2, [r0, #20]
  46:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 001e 4FF08062 		mov	r2, #67108864
  63 0022 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 0024 4FF0A042 		mov	r2, #1342177280
  67 0028 C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 23 is_stmt 0 view .LVU18
  70 002a 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 21 is_stmt 0 view .LVU20
  73 002c 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 29 is_stmt 0 view .LVU22
  76 002e 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 0x0;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 28 is_stmt 0 view .LVU24
  79 0030 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 23 is_stmt 0 view .LVU26
  82 0032 4FF08042 		mov	r2, #1073741824
  83 0036 4263     		str	r2, [r0, #52]
  53:Core/Src/spi.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  84              		.loc 1 53 3 is_stmt 1 view .LVU27
  85              		.loc 1 53 26 is_stmt 0 view .LVU28
  86 0038 8363     		str	r3, [r0, #56]
  54:Core/Src/spi.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  87              		.loc 1 54 3 is_stmt 1 view .LVU29
  88              		.loc 1 54 28 is_stmt 0 view .LVU30
  89 003a C363     		str	r3, [r0, #60]
  55:Core/Src/spi.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  90              		.loc 1 55 3 is_stmt 1 view .LVU31
  91              		.loc 1 55 41 is_stmt 0 view .LVU32
  92 003c 0364     		str	r3, [r0, #64]
  56:Core/Src/spi.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  93              		.loc 1 56 3 is_stmt 1 view .LVU33
  94              		.loc 1 56 41 is_stmt 0 view .LVU34
  95 003e 4364     		str	r3, [r0, #68]
  57:Core/Src/spi.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  96              		.loc 1 57 3 is_stmt 1 view .LVU35
  97              		.loc 1 57 31 is_stmt 0 view .LVU36
  98 0040 8364     		str	r3, [r0, #72]
  58:Core/Src/spi.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  99              		.loc 1 58 3 is_stmt 1 view .LVU37
 100              		.loc 1 58 38 is_stmt 0 view .LVU38
 101 0042 C364     		str	r3, [r0, #76]
  59:Core/Src/spi.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 102              		.loc 1 59 3 is_stmt 1 view .LVU39
 103              		.loc 1 59 37 is_stmt 0 view .LVU40
 104 0044 0365     		str	r3, [r0, #80]
  60:Core/Src/spi.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 105              		.loc 1 60 3 is_stmt 1 view .LVU41
 106              		.loc 1 60 32 is_stmt 0 view .LVU42
 107 0046 4365     		str	r3, [r0, #84]
  61:Core/Src/spi.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 108              		.loc 1 61 3 is_stmt 1 view .LVU43
 109              		.loc 1 61 21 is_stmt 0 view .LVU44
 110 0048 8365     		str	r3, [r0, #88]
  62:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 4


 111              		.loc 1 62 3 is_stmt 1 view .LVU45
 112              		.loc 1 62 7 is_stmt 0 view .LVU46
 113 004a FFF7FEFF 		bl	HAL_SPI_Init
 114              	.LVL0:
 115              		.loc 1 62 6 view .LVU47
 116 004e 00B9     		cbnz	r0, .L4
 117              	.L1:
  63:Core/Src/spi.c ****   {
  64:Core/Src/spi.c ****     Error_Handler();
  65:Core/Src/spi.c ****   }
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c **** }
 118              		.loc 1 70 1 view .LVU48
 119 0050 08BD     		pop	{r3, pc}
 120              	.L4:
  64:Core/Src/spi.c ****   }
 121              		.loc 1 64 5 is_stmt 1 view .LVU49
 122 0052 FFF7FEFF 		bl	Error_Handler
 123              	.LVL1:
 124              		.loc 1 70 1 is_stmt 0 view .LVU50
 125 0056 FBE7     		b	.L1
 126              	.L6:
 127              		.align	2
 128              	.L5:
 129 0058 00000000 		.word	.LANCHOR0
 130 005c 003C0040 		.word	1073757184
 131              		.cfi_endproc
 132              	.LFE144:
 134              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 135              		.align	1
 136              		.global	HAL_SPI_MspInit
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	HAL_SPI_MspInit:
 142              	.LVL2:
 143              	.LFB145:
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  73:Core/Src/spi.c **** {
 144              		.loc 1 73 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 224
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		.loc 1 73 1 is_stmt 0 view .LVU52
 149 0000 30B5     		push	{r4, r5, lr}
 150              		.cfi_def_cfa_offset 12
 151              		.cfi_offset 4, -12
 152              		.cfi_offset 5, -8
 153              		.cfi_offset 14, -4
 154 0002 B9B0     		sub	sp, sp, #228
 155              		.cfi_def_cfa_offset 240
 156 0004 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 5


  75:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 157              		.loc 1 75 3 is_stmt 1 view .LVU53
 158              		.loc 1 75 20 is_stmt 0 view .LVU54
 159 0006 0021     		movs	r1, #0
 160 0008 3391     		str	r1, [sp, #204]
 161 000a 3491     		str	r1, [sp, #208]
 162 000c 3591     		str	r1, [sp, #212]
 163 000e 3691     		str	r1, [sp, #216]
 164 0010 3791     		str	r1, [sp, #220]
  76:Core/Src/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 165              		.loc 1 76 3 is_stmt 1 view .LVU55
 166              		.loc 1 76 28 is_stmt 0 view .LVU56
 167 0012 BC22     		movs	r2, #188
 168 0014 04A8     		add	r0, sp, #16
 169              	.LVL3:
 170              		.loc 1 76 28 view .LVU57
 171 0016 FFF7FEFF 		bl	memset
 172              	.LVL4:
  77:Core/Src/spi.c ****   if(spiHandle->Instance==SPI3)
 173              		.loc 1 77 3 is_stmt 1 view .LVU58
 174              		.loc 1 77 15 is_stmt 0 view .LVU59
 175 001a 2268     		ldr	r2, [r4]
 176              		.loc 1 77 5 view .LVU60
 177 001c 2D4B     		ldr	r3, .L13
 178 001e 9A42     		cmp	r2, r3
 179 0020 01D0     		beq	.L11
 180              	.LVL5:
 181              	.L7:
  78:Core/Src/spi.c ****   {
  79:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  80:Core/Src/spi.c **** 
  81:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
  82:Core/Src/spi.c ****   /** Initializes the peripherals clock
  83:Core/Src/spi.c ****   */
  84:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
  85:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2M = 5;
  86:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2N = 160;
  87:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2P = 4;
  88:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
  89:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
  90:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
  91:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
  92:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
  93:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
  94:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  95:Core/Src/spi.c ****     {
  96:Core/Src/spi.c ****       Error_Handler();
  97:Core/Src/spi.c ****     }
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****     /* SPI3 clock enable */
 100:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 104:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 105:Core/Src/spi.c ****     PB2     ------> SPI3_MOSI
 106:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 6


 107:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 108:Core/Src/spi.c ****     */
 109:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 110:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 112:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 113:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 114:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 117:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 119:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 120:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 126:Core/Src/spi.c ****   }
 127:Core/Src/spi.c **** }
 182              		.loc 1 127 1 view .LVU61
 183 0022 39B0     		add	sp, sp, #228
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 12
 186              		@ sp needed
 187 0024 30BD     		pop	{r4, r5, pc}
 188              	.LVL6:
 189              	.L11:
 190              		.cfi_restore_state
  84:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2M = 5;
 191              		.loc 1 84 5 is_stmt 1 view .LVU62
  84:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2M = 5;
 192              		.loc 1 84 46 is_stmt 0 view .LVU63
 193 0026 4FF48053 		mov	r3, #4096
 194 002a 0493     		str	r3, [sp, #16]
  85:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2N = 160;
 195              		.loc 1 85 5 is_stmt 1 view .LVU64
  85:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2N = 160;
 196              		.loc 1 85 36 is_stmt 0 view .LVU65
 197 002c 0522     		movs	r2, #5
 198 002e 0592     		str	r2, [sp, #20]
  86:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2P = 4;
 199              		.loc 1 86 5 is_stmt 1 view .LVU66
  86:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2P = 4;
 200              		.loc 1 86 36 is_stmt 0 view .LVU67
 201 0030 A022     		movs	r2, #160
 202 0032 0692     		str	r2, [sp, #24]
  87:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 203              		.loc 1 87 5 is_stmt 1 view .LVU68
  87:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 204              		.loc 1 87 36 is_stmt 0 view .LVU69
 205 0034 0422     		movs	r2, #4
 206 0036 0792     		str	r2, [sp, #28]
  88:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 207              		.loc 1 88 5 is_stmt 1 view .LVU70
  88:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 7


 208              		.loc 1 88 36 is_stmt 0 view .LVU71
 209 0038 0222     		movs	r2, #2
 210 003a 0892     		str	r2, [sp, #32]
  89:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 211              		.loc 1 89 5 is_stmt 1 view .LVU72
  89:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 212              		.loc 1 89 36 is_stmt 0 view .LVU73
 213 003c 0992     		str	r2, [sp, #36]
  90:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 214              		.loc 1 90 5 is_stmt 1 view .LVU74
  90:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 215              		.loc 1 90 38 is_stmt 0 view .LVU75
 216 003e 8022     		movs	r2, #128
 217 0040 0A92     		str	r2, [sp, #40]
  91:Core/Src/spi.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 218              		.loc 1 91 5 is_stmt 1 view .LVU76
  92:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 219              		.loc 1 92 5 view .LVU77
  93:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 220              		.loc 1 93 5 view .LVU78
  93:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 221              		.loc 1 93 46 is_stmt 0 view .LVU79
 222 0042 1B93     		str	r3, [sp, #108]
  94:Core/Src/spi.c ****     {
 223              		.loc 1 94 5 is_stmt 1 view .LVU80
  94:Core/Src/spi.c ****     {
 224              		.loc 1 94 9 is_stmt 0 view .LVU81
 225 0044 04A8     		add	r0, sp, #16
 226 0046 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 227              	.LVL7:
  94:Core/Src/spi.c ****     {
 228              		.loc 1 94 8 view .LVU82
 229 004a 0028     		cmp	r0, #0
 230 004c 3ED1     		bne	.L12
 231              	.L9:
 100:Core/Src/spi.c **** 
 232              		.loc 1 100 5 is_stmt 1 view .LVU83
 233              	.LBB2:
 100:Core/Src/spi.c **** 
 234              		.loc 1 100 5 view .LVU84
 100:Core/Src/spi.c **** 
 235              		.loc 1 100 5 view .LVU85
 236 004e 224B     		ldr	r3, .L13+4
 237 0050 D3F8E820 		ldr	r2, [r3, #232]
 238 0054 42F40042 		orr	r2, r2, #32768
 239 0058 C3F8E820 		str	r2, [r3, #232]
 100:Core/Src/spi.c **** 
 240              		.loc 1 100 5 view .LVU86
 241 005c D3F8E820 		ldr	r2, [r3, #232]
 242 0060 02F40042 		and	r2, r2, #32768
 243 0064 0192     		str	r2, [sp, #4]
 100:Core/Src/spi.c **** 
 244              		.loc 1 100 5 view .LVU87
 245 0066 019A     		ldr	r2, [sp, #4]
 246              	.LBE2:
 100:Core/Src/spi.c **** 
 247              		.loc 1 100 5 view .LVU88
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 8


 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 248              		.loc 1 102 5 view .LVU89
 249              	.LBB3:
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 250              		.loc 1 102 5 view .LVU90
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 251              		.loc 1 102 5 view .LVU91
 252 0068 D3F8E020 		ldr	r2, [r3, #224]
 253 006c 42F00202 		orr	r2, r2, #2
 254 0070 C3F8E020 		str	r2, [r3, #224]
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 255              		.loc 1 102 5 view .LVU92
 256 0074 D3F8E020 		ldr	r2, [r3, #224]
 257 0078 02F00202 		and	r2, r2, #2
 258 007c 0292     		str	r2, [sp, #8]
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 259              		.loc 1 102 5 view .LVU93
 260 007e 029A     		ldr	r2, [sp, #8]
 261              	.LBE3:
 102:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 262              		.loc 1 102 5 view .LVU94
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 263              		.loc 1 103 5 view .LVU95
 264              	.LBB4:
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 265              		.loc 1 103 5 view .LVU96
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 266              		.loc 1 103 5 view .LVU97
 267 0080 D3F8E020 		ldr	r2, [r3, #224]
 268 0084 42F00402 		orr	r2, r2, #4
 269 0088 C3F8E020 		str	r2, [r3, #224]
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 270              		.loc 1 103 5 view .LVU98
 271 008c D3F8E030 		ldr	r3, [r3, #224]
 272 0090 03F00403 		and	r3, r3, #4
 273 0094 0393     		str	r3, [sp, #12]
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 274              		.loc 1 103 5 view .LVU99
 275 0096 039B     		ldr	r3, [sp, #12]
 276              	.LBE4:
 103:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 277              		.loc 1 103 5 view .LVU100
 109:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 278              		.loc 1 109 5 view .LVU101
 109:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279              		.loc 1 109 25 is_stmt 0 view .LVU102
 280 0098 0423     		movs	r3, #4
 281 009a 3393     		str	r3, [sp, #204]
 110:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 282              		.loc 1 110 5 is_stmt 1 view .LVU103
 110:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 283              		.loc 1 110 26 is_stmt 0 view .LVU104
 284 009c 0224     		movs	r4, #2
 285              	.LVL8:
 110:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 286              		.loc 1 110 26 view .LVU105
 287 009e 3494     		str	r4, [sp, #208]
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 9


 111:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 288              		.loc 1 111 5 is_stmt 1 view .LVU106
 111:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 289              		.loc 1 111 26 is_stmt 0 view .LVU107
 290 00a0 3594     		str	r4, [sp, #212]
 112:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 291              		.loc 1 112 5 is_stmt 1 view .LVU108
 112:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 292              		.loc 1 112 27 is_stmt 0 view .LVU109
 293 00a2 0325     		movs	r5, #3
 294 00a4 3695     		str	r5, [sp, #216]
 113:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 295              		.loc 1 113 5 is_stmt 1 view .LVU110
 113:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 296              		.loc 1 113 31 is_stmt 0 view .LVU111
 297 00a6 0723     		movs	r3, #7
 298 00a8 3793     		str	r3, [sp, #220]
 114:Core/Src/spi.c **** 
 299              		.loc 1 114 5 is_stmt 1 view .LVU112
 300 00aa 33A9     		add	r1, sp, #204
 301 00ac 0B48     		ldr	r0, .L13+8
 302 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 303              	.LVL9:
 116:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 116 5 view .LVU113
 116:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 116 25 is_stmt 0 view .LVU114
 306 00b2 4FF44063 		mov	r3, #3072
 307 00b6 3393     		str	r3, [sp, #204]
 117:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 308              		.loc 1 117 5 is_stmt 1 view .LVU115
 117:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 309              		.loc 1 117 26 is_stmt 0 view .LVU116
 310 00b8 3494     		str	r4, [sp, #208]
 118:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 311              		.loc 1 118 5 is_stmt 1 view .LVU117
 118:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 312              		.loc 1 118 26 is_stmt 0 view .LVU118
 313 00ba 3594     		str	r4, [sp, #212]
 119:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 314              		.loc 1 119 5 is_stmt 1 view .LVU119
 119:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 315              		.loc 1 119 27 is_stmt 0 view .LVU120
 316 00bc 3695     		str	r5, [sp, #216]
 120:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 317              		.loc 1 120 5 is_stmt 1 view .LVU121
 120:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 318              		.loc 1 120 31 is_stmt 0 view .LVU122
 319 00be 0623     		movs	r3, #6
 320 00c0 3793     		str	r3, [sp, #220]
 121:Core/Src/spi.c **** 
 321              		.loc 1 121 5 is_stmt 1 view .LVU123
 322 00c2 33A9     		add	r1, sp, #204
 323 00c4 0648     		ldr	r0, .L13+12
 324 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL10:
 326              		.loc 1 127 1 is_stmt 0 view .LVU124
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 10


 327 00ca AAE7     		b	.L7
 328              	.LVL11:
 329              	.L12:
  96:Core/Src/spi.c ****     }
 330              		.loc 1 96 7 is_stmt 1 view .LVU125
 331 00cc FFF7FEFF 		bl	Error_Handler
 332              	.LVL12:
 333 00d0 BDE7     		b	.L9
 334              	.L14:
 335 00d2 00BF     		.align	2
 336              	.L13:
 337 00d4 003C0040 		.word	1073757184
 338 00d8 00440258 		.word	1476543488
 339 00dc 00040258 		.word	1476527104
 340 00e0 00080258 		.word	1476528128
 341              		.cfi_endproc
 342              	.LFE145:
 344              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 345              		.align	1
 346              		.global	HAL_SPI_MspDeInit
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	HAL_SPI_MspDeInit:
 352              	.LVL13:
 353              	.LFB146:
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 130:Core/Src/spi.c **** {
 354              		.loc 1 130 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		.loc 1 130 1 is_stmt 0 view .LVU127
 359 0000 08B5     		push	{r3, lr}
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****   if(spiHandle->Instance==SPI3)
 363              		.loc 1 132 3 is_stmt 1 view .LVU128
 364              		.loc 1 132 15 is_stmt 0 view .LVU129
 365 0002 0268     		ldr	r2, [r0]
 366              		.loc 1 132 5 view .LVU130
 367 0004 0A4B     		ldr	r3, .L19
 368 0006 9A42     		cmp	r2, r3
 369 0008 00D0     		beq	.L18
 370              	.LVL14:
 371              	.L15:
 133:Core/Src/spi.c ****   {
 134:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 137:Core/Src/spi.c ****     /* Peripheral clock disable */
 138:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 11


 141:Core/Src/spi.c ****     PB2     ------> SPI3_MOSI
 142:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 143:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 144:Core/Src/spi.c ****     */
 145:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 146:Core/Src/spi.c **** 
 147:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 148:Core/Src/spi.c **** 
 149:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 150:Core/Src/spi.c **** 
 151:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 152:Core/Src/spi.c ****   }
 153:Core/Src/spi.c **** }
 372              		.loc 1 153 1 view .LVU131
 373 000a 08BD     		pop	{r3, pc}
 374              	.LVL15:
 375              	.L18:
 138:Core/Src/spi.c **** 
 376              		.loc 1 138 5 is_stmt 1 view .LVU132
 377 000c 094A     		ldr	r2, .L19+4
 378 000e D2F8E830 		ldr	r3, [r2, #232]
 379 0012 23F40043 		bic	r3, r3, #32768
 380 0016 C2F8E830 		str	r3, [r2, #232]
 145:Core/Src/spi.c **** 
 381              		.loc 1 145 5 view .LVU133
 382 001a 0421     		movs	r1, #4
 383 001c 0648     		ldr	r0, .L19+8
 384              	.LVL16:
 145:Core/Src/spi.c **** 
 385              		.loc 1 145 5 is_stmt 0 view .LVU134
 386 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 387              	.LVL17:
 147:Core/Src/spi.c **** 
 388              		.loc 1 147 5 is_stmt 1 view .LVU135
 389 0022 4FF44061 		mov	r1, #3072
 390 0026 0548     		ldr	r0, .L19+12
 391 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 392              	.LVL18:
 393              		.loc 1 153 1 is_stmt 0 view .LVU136
 394 002c EDE7     		b	.L15
 395              	.L20:
 396 002e 00BF     		.align	2
 397              	.L19:
 398 0030 003C0040 		.word	1073757184
 399 0034 00440258 		.word	1476543488
 400 0038 00040258 		.word	1476527104
 401 003c 00080258 		.word	1476528128
 402              		.cfi_endproc
 403              	.LFE146:
 405              		.global	hspi3
 406              		.section	.bss.hspi3,"aw",%nobits
 407              		.align	2
 408              		.set	.LANCHOR0,. + 0
 411              	hspi3:
 412 0000 00000000 		.space	136
 412      00000000 
 412      00000000 
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 12


 412      00000000 
 412      00000000 
 413              		.text
 414              	.Letext0:
 415              		.file 2 "d:\\tool\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 416              		.file 3 "d:\\tool\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 417              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 418              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 419              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 420              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 421              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 422              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 423              		.file 10 "Core/Inc/main.h"
 424              		.file 11 "Core/Inc/spi.h"
 425              		.file 12 "<built-in>"
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:19     .text.MX_SPI3_Init:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:25     .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:129    .text.MX_SPI3_Init:00000058 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:135    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:141    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:337    .text.HAL_SPI_MspInit:000000d4 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:345    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:351    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:398    .text.HAL_SPI_MspDeInit:00000030 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:411    .bss.hspi3:00000000 hspi3
C:\Users\MSI_NB\AppData\Local\Temp\cc2HTZKk.s:407    .bss.hspi3:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
