## Synthesis
- 
## Source [^1]
- (1) The complete sequence of events for a unit of memory to go from a quiescent state through a read and/or write phase and back to a quiescent state.
- (2) The minimum length of time that is required between successive accesses (read or write) to a memory. See also CYCLE.
## References

[^1]: [[(Home Page) A Dictionary of Computer Science 7th Edition by Oxford Reference]]