#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun  7 17:02:29 2024
# Process ID: 3908
# Current directory: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29268 C:\2024_CA_LAB\LAB\Final_Project_team1\hardware\impl\02.GPIO_SEG\vivado\fpga\MIPS_System_SEG_impl\MIPS_System_SEG_impl.xpr
# Log file: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl/MIPS_System_SEG_impl.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl'
INFO: [Project 1-313] Project file moved from 'C:/2024_CA_LAB/LAB/Final_Project/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 925.348 ; gain = 192.234
update_compile_order -fileset sources_1
add_files -norecurse C:/2024_CA_LAB/LAB/Final_Project_team1/software/02.seg/code.hex
set_property file_type {Memory File} [get_files  C:/2024_CA_LAB/LAB/Final_Project_team1/software/02.seg/code.hex]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  7 17:04:52 2024] Launched synth_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl/MIPS_System_SEG_impl.runs/synth_1/runme.log
[Fri Jun  7 17:04:52 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/02.GPIO_SEG/vivado/fpga/MIPS_System_SEG_impl/MIPS_System_SEG_impl.runs/impl_1/runme.log
add_files -norecurse C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v
WARNING: [filemgmt 56-12] File 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v
WARNING: [filemgmt 56-12] File 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 17:08:27 2024...
