<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab05_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab05_2Schematic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab05_2Schematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab05_2Schematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab05_2Schematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab05_2Schematic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab05_2Schematic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab05_2Schematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab05_2Schematic.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab05_2Schematic.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab05_2Schematic.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab05_2Schematic_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab05_2Schematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1630955595" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1630955595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630982341" xil_pn:in_ck="-5030621949185875126" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1630982341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_2Veriliog.v"/>
    </transform>
    <transform xil_pn:end_ts="1630955595" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6512497545238467443" xil_pn:start_ts="1630955595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630955902" xil_pn:in_ck="5957425412901404546" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-241109718669688117" xil_pn:start_ts="1630955900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_2Schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1630955597" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6162002946046976005" xil_pn:start_ts="1630955597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630982341" xil_pn:in_ck="2237004805546323850" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1630982341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_2Schematic.vf"/>
      <outfile xil_pn:name="Lab05_2Veriliog.v"/>
    </transform>
    <transform xil_pn:end_ts="1630982343" xil_pn:in_ck="2237004805546323850" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="956468303097004192" xil_pn:start_ts="1630982341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630982344" xil_pn:in_ck="-4678332127960070132" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3640068895336907229" xil_pn:start_ts="1630982343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_2Schematic_Lab05_2Schematic_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1630954710" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1630954710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630955369" xil_pn:in_ck="5957425412901404546" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1392528053648751396" xil_pn:start_ts="1630955367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_2Schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1630954712" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6162002946046976005" xil_pn:start_ts="1630954712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630954712" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1630954712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630954712" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4316370166282401958" xil_pn:start_ts="1630954712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630955369" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1630955369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1630955369" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3062200297165647301" xil_pn:start_ts="1630955369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1630955377" xil_pn:in_ck="180528042815194176" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3321563217559789373" xil_pn:start_ts="1630955369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_2Schematic.jhd"/>
      <outfile xil_pn:name="Lab05_2Schematic.lso"/>
      <outfile xil_pn:name="Lab05_2Schematic.ngc"/>
      <outfile xil_pn:name="Lab05_2Schematic.ngr"/>
      <outfile xil_pn:name="Lab05_2Schematic.prj"/>
      <outfile xil_pn:name="Lab05_2Schematic.stx"/>
      <outfile xil_pn:name="Lab05_2Schematic.syr"/>
      <outfile xil_pn:name="Lab05_2Schematic.xst"/>
      <outfile xil_pn:name="Lab05_2Schematic_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
