CMD:./cmake-build-debug/cbp restricted_traces/compress/compress_0_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
EOF
Table[0]
	 occupation: 2716 / 8192
	 total predictions: 3097622
Table[1]
	 occupation: 7156 / 8192
	 total predictions: 3038128
Table[2]
	 occupation: 8158 / 8192
	 total predictions: 1252362
Table[3]
	 occupation: 8190 / 8192
	 total predictions: 773109
Table[4]
	 occupation: 8189 / 8192
	 total predictions: 165817
Table[5]
	 occupation: 8186 / 8192
	 total predictions: 21080
Table[6]
	 occupation: 4749 / 8192
	 total predictions: 20053
Table[7]
	 occupation: 1826 / 8192
	 total predictions: 44575
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 22196185
Number of loads that miss in SQ: 21667280 (97.62%)
Number of PFs issued to the memory system 4372745
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 126276306
	misses     = 2715
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 33160278
	misses     = 2088165
	miss ratio = 6.30%
	pf accesses   = 4372745
	pf misses     = 74385
	pf miss ratio = 1.70%
L2$:
	accesses   = 2090880
	misses     = 176767
	miss ratio = 8.45%
	pf accesses   = 74385
	pf misses     = 6079
	pf miss ratio = 8.17%
L3$:
	accesses   = 176767
	misses     = 53500
	miss ratio = 30.27%
	pf accesses   = 6079
	pf misses     = 1396
	pf miss ratio = 22.96%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :22196185
Num Prefetches generated :4435020
Num Prefetches issued :8180246
Num Prefetches filtered by PF queue :204174
Num untimely prefetches dropped from PF queue :62275
Num prefetches not issued LDST contention :3807501
Num prefetches not issued stride 0 :6965105
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 120000052
cycles       = 39006719
CycWP        = 28216774
IPC          = 3.0764

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         11747875    1133168   9.6457%   9.4431
JumpDirect          1288926          0   0.0000%   0.0000
JumpIndirect           1254          0   0.0000%   0.0000
JumpReturn           171854          0   0.0000%   0.0000
Not control       113066397          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2930991   3.4118     965109      83973   0.3293       0.0287   8.7009%   8.3973    2043476    24.3349   204.3465
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      7837620   3.1898    2465291     234644   0.3145       0.0299   9.5179%   9.3857    5668388    24.1574   226.7350
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    60000052     19257522   3.1157    5895554     587290   0.3061       0.0305   9.9616%   9.7882   14027593    23.8853   233.7930
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   120000052     39006719   3.0764   11747875    1133168   0.3012       0.0291   9.6457%   9.4431   28216774    24.9008   235.1397
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 120000052 instrs 

ExecTime = 3283.851511001587
