$date
	Tue Sep 27 17:13:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ALU $end
$var wire 4 ! ans [3:0] $end
$var reg 1 " clk $end
$var reg 4 # inA [3:0] $end
$var reg 4 $ inB [3:0] $end
$var reg 2 % op [1:0] $end
$scope module dut $end
$var wire 4 & inA [3:0] $end
$var wire 4 ' inB [3:0] $end
$var wire 2 ( inC [1:0] $end
$var wire 2 ) op [1:0] $end
$var reg 4 * ans [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
bz (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
bx !
$end
#1000
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
b1111 !
b1111 *
0"
b10 %
b10 )
b11 $
b11 '
b10 #
b10 &
#11000
1"
#12000
b101 !
b101 *
0"
b11 %
b11 )
#13000
1"
#14000
0"
#15000
1"
#16000
0"
