Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 74f16295b1bf4cd593f59318c2d7c0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 10 for port 'IC' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'input_addra' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'input_dina' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'weight_addra' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'weight_dina' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:138]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'out_mem_addrb' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:142]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'out_mem_doutb' [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:143]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'OC' [C:/minsung/senior_project/VIVADO/project_1/top.v:112]
WARNING: [VRFC 10-5021] port 'out_mem_dinb' is not connected on this instance [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.act_n_weight_ctrlr_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IA_ROW_MEM
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.WEIGHT_ROW_MEM
Compiling module xil_defaultlib.dense_core_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.INPUT_MEM
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.WEIGHT_MEM
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
