--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf Implement.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    6.405(R)|   -0.904(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carryout    |   23.264(R)|clock_BUFGP       |   0.000|
dout<0>     |   29.116(R)|clock_BUFGP       |   0.000|
dout<1>     |   29.254(R)|clock_BUFGP       |   0.000|
dout<2>     |   29.138(R)|clock_BUFGP       |   0.000|
dout<3>     |   29.298(R)|clock_BUFGP       |   0.000|
dout<4>     |   29.296(R)|clock_BUFGP       |   0.000|
dout<5>     |   30.148(R)|clock_BUFGP       |   0.000|
dout<6>     |   29.248(R)|clock_BUFGP       |   0.000|
overflow    |   23.517(R)|clock_BUFGP       |   0.000|
pcout<0>    |    9.088(R)|clock_BUFGP       |   0.000|
pcout<1>    |    8.188(R)|clock_BUFGP       |   0.000|
pcout<2>    |    7.542(R)|clock_BUFGP       |   0.000|
pcout<3>    |    7.655(R)|clock_BUFGP       |   0.000|
pcout<4>    |    7.952(R)|clock_BUFGP       |   0.000|
zero        |   25.162(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clock1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |   12.166(R)|clock1_BUFGP      |   0.000|
dout<1>     |   12.061(R)|clock1_BUFGP      |   0.000|
dout<2>     |   12.199(R)|clock1_BUFGP      |   0.000|
dout<3>     |   12.165(R)|clock1_BUFGP      |   0.000|
dout<4>     |   12.163(R)|clock1_BUFGP      |   0.000|
dout<5>     |   13.319(R)|clock1_BUFGP      |   0.000|
dout<6>     |   12.219(R)|clock1_BUFGP      |   0.000|
enout<0>    |    9.224(R)|clock1_BUFGP      |   0.000|
enout<1>    |    8.847(R)|clock1_BUFGP      |   0.000|
enout<2>    |    9.454(R)|clock1_BUFGP      |   0.000|
enout<3>    |    9.482(R)|clock1_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   19.920|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock1         |    3.040|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
MSB            |dout<0>        |    7.192|
MSB            |dout<1>        |    6.869|
MSB            |dout<2>        |    7.376|
MSB            |dout<3>        |    7.728|
MSB            |dout<4>        |    7.726|
MSB            |dout<5>        |    8.084|
MSB            |dout<6>        |    7.415|
MSB            |dout<7>        |    6.399|
reset          |dout<0>        |   14.919|
reset          |dout<1>        |   15.057|
reset          |dout<2>        |   14.941|
reset          |dout<3>        |   15.101|
reset          |dout<4>        |   15.099|
reset          |dout<5>        |   15.951|
reset          |dout<6>        |   15.051|
---------------+---------------+---------+


Analysis completed Fri Apr 11 23:02:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



