#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 29 17:20:52 2018
# Process ID: 18385
# Current directory: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1
# Command line: vivado -log adder_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source adder_top.tcl -notrace
# Log file: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top.vdi
# Journal file: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source adder_top.tcl -notrace
Command: link_design -top adder_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wymt/code/system2018/Arch2018/adder/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/wymt/code/system2018/Arch2018/adder/src/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1539.605 ; gain = 316.832 ; free physical = 8527 ; free virtual = 13032
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.637 ; gain = 96.031 ; free physical = 8519 ; free virtual = 13024

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cf028122

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2076.137 ; gain = 440.500 ; free physical = 8149 ; free virtual = 12653

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf028122

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cf028122

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1503f651a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1503f651a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13737b882

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13737b882

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
Ending Logic Optimization Task | Checksum: 13737b882

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13737b882

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13737b882

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.137 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12653
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2076.137 ; gain = 536.531 ; free physical = 8149 ; free virtual = 12653
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2108.152 ; gain = 0.000 ; free physical = 8148 ; free virtual = 12653
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adder_top_drc_opted.rpt -pb adder_top_drc_opted.pb -rpx adder_top_drc_opted.rpx
Command: report_drc -file adder_top_drc_opted.rpt -pb adder_top_drc_opted.pb -rpx adder_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wymt/XILINX_Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.172 ; gain = 0.000 ; free physical = 8101 ; free virtual = 12606
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102983e27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.172 ; gain = 0.000 ; free physical = 8101 ; free virtual = 12606
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.172 ; gain = 0.000 ; free physical = 8101 ; free virtual = 12606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 163dbac2e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2148.172 ; gain = 0.000 ; free physical = 8102 ; free virtual = 12606

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 220b57b08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2163.828 ; gain = 15.656 ; free physical = 8099 ; free virtual = 12604

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 220b57b08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2163.828 ; gain = 15.656 ; free physical = 8099 ; free virtual = 12604
Phase 1 Placer Initialization | Checksum: 220b57b08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2163.828 ; gain = 15.656 ; free physical = 8099 ; free virtual = 12604

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f9d0cfcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2251.871 ; gain = 103.699 ; free physical = 8095 ; free virtual = 12600

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 8088 ; free virtual = 12593

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 22b96bd0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8088 ; free virtual = 12593
Phase 2 Global Placement | Checksum: 225f9ce20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8088 ; free virtual = 12592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 225f9ce20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8088 ; free virtual = 12592

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1990568d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d3a203e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11d3a203e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 167d21027

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ed5ef4fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ed5ef4fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591
Phase 3 Detail Placement | Checksum: ed5ef4fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8086 ; free virtual = 12591

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 69c8edcd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 69c8edcd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.830. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 750a4263

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592
Phase 4.1 Post Commit Optimization | Checksum: 750a4263

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 750a4263

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 750a4263

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12d0977e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d0977e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8087 ; free virtual = 12592
Ending Placer Task | Checksum: d66ef521

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.875 ; gain = 111.703 ; free physical = 8097 ; free virtual = 12601
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 8095 ; free virtual = 12601
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file adder_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 8089 ; free virtual = 12594
INFO: [runtcl-4] Executing : report_utilization -file adder_top_utilization_placed.rpt -pb adder_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 8094 ; free virtual = 12599
INFO: [runtcl-4] Executing : report_control_sets -verbose -file adder_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 8093 ; free virtual = 12598
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 69cd0a7 ConstDB: 0 ShapeSum: cfd2247a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d5b62ed8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 7981 ; free virtual = 12486
Post Restoration Checksum: NetGraph: 5a763ee8 NumContArr: 7b3feff0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d5b62ed8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 7981 ; free virtual = 12486

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d5b62ed8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 7952 ; free virtual = 12457

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d5b62ed8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.875 ; gain = 0.000 ; free physical = 7952 ; free virtual = 12457
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19761633e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7943 ; free virtual = 12448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.962  | TNS=0.000  | WHS=-0.156 | THS=-12.218|

Phase 2 Router Initialization | Checksum: 23560ef8a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7942 ; free virtual = 12448

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19afafa16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7945 ; free virtual = 12450

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.670  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c8962f22

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451
Phase 4 Rip-up And Reroute | Checksum: 1c8962f22

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c302560f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.670  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c302560f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c302560f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451
Phase 5 Delay and Skew Optimization | Checksum: 1c302560f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11392acd2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.670  | TNS=0.000  | WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 111c3059a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451
Phase 6 Post Hold Fix | Checksum: 111c3059a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.064817 %
  Global Horizontal Routing Utilization  = 0.0724883 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e1ecb4a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7946 ; free virtual = 12451

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1ecb4a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7945 ; free virtual = 12450

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d83dec1a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7945 ; free virtual = 12450

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.670  | TNS=0.000  | WHS=0.083  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d83dec1a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7945 ; free virtual = 12450
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7976 ; free virtual = 12481

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2265.676 ; gain = 5.801 ; free physical = 7972 ; free virtual = 12477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2267.676 ; gain = 0.000 ; free physical = 7969 ; free virtual = 12476
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adder_top_drc_routed.rpt -pb adder_top_drc_routed.pb -rpx adder_top_drc_routed.rpx
Command: report_drc -file adder_top_drc_routed.rpt -pb adder_top_drc_routed.pb -rpx adder_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file adder_top_methodology_drc_routed.rpt -pb adder_top_methodology_drc_routed.pb -rpx adder_top_methodology_drc_routed.rpx
Command: report_methodology -file adder_top_methodology_drc_routed.rpt -pb adder_top_methodology_drc_routed.pb -rpx adder_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/adder_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file adder_top_power_routed.rpt -pb adder_top_power_summary_routed.pb -rpx adder_top_power_routed.rpx
Command: report_power -file adder_top_power_routed.rpt -pb adder_top_power_summary_routed.pb -rpx adder_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file adder_top_route_status.rpt -pb adder_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file adder_top_timing_summary_routed.rpt -pb adder_top_timing_summary_routed.pb -rpx adder_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file adder_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file adder_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file adder_top_bus_skew_routed.rpt -pb adder_top_bus_skew_routed.pb -rpx adder_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force adder_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./adder_top.bit...
Writing bitstream ./adder_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 29 17:22:16 2018. For additional details about this file, please refer to the WebTalk help file at /home/wymt/XILINX_Vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2582.387 ; gain = 194.617 ; free physical = 7941 ; free virtual = 12451
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 17:22:16 2018...
