;redcode
;assert 1
	SPL 0, 190
	CMP -207, <-122
	MOV -1, <-20
	MOV 207, <-20
	DJN -1, @-20
	SPL 0, 90
	MOV 207, <-20
	MOV 207, <-20
	SUB @127, 6
	MOV 207, <-20
	MOV 207, <-20
	MOV 207, <-20
	SUB @123, @103
	SUB 12, @530
	SUB @127, 6
	MOV 207, <-20
	SUB @121, 206
	SUB @127, 6
	SUB @121, 103
	SUB @10, @2
	SUB @127, 6
	MOV #210, 360
	MOV #210, 360
	SUB 12, @530
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-122
	SUB 1, -301
	SUB @127, 6
	ADD 210, 30
	SUB #12, @0
	ADD 210, 30
	SUB @127, 6
	JMN @12, #200
	SUB 12, @10
	SUB #12, @0
	SUB 12, @10
	SPL 0, 190
	SUB #-0, 9
	CMP -207, <-122
	JMN -13, #10
	ADD 0, 901
	MOV @207, <-920
	JMP 72, #200
	JMP 72, #200
	JMP 72, #200
	JMN @12, #200
	CMP -207, <-122
	JMP 72, #200
	MOV 207, <-20
	DJN -1, @-20
	SPL 0, 90
