,type,name,author,event,year
0,j,The Bitlet Model: A Parameterized Analytical Model to Compare PIM and CPU Systems.,"['Ronny Ronen', 'Adi Eliahu', 'Orian Leitersdorf', 'Natan Peled', 'Kunal Korgaonkar', 'Anupam Chattopadhyay', 'Ben Perach', 'Shahar Kvatinsky']",ACM J. Emerg. Technol. Comput. Syst.,2022
1,j,Will You Cross the Threshold for Me? Generic Side-Channel Assisted Chosen-Ciphertext Attacks on NTRU-based KEMs.,"['Prasanna Ravi', 'Martianus Frederic Ezerman', 'Shivam Bhasin', 'Anupam Chattopadhyay', 'Sujoy Sinha Roy']",IACR Trans. Cryptogr. Hardw. Embed. Syst.,2022
2,j,On Exploiting Message Leakage in (Few) NIST PQC Candidates for Practical Message Recovery Attacks.,"['Prasanna Ravi', 'Shivam Bhasin', 'Sujoy Sinha Roy', 'Anupam Chattopadhyay']",IEEE Trans. Inf. Forensics Secur.,2022
3,j,Differential fault location identification by machine learning.,"['Anubhab Baksi', 'Santanu Sarkar', 'Akhilesh Siddhanti', 'Ravi Anand', 'Anupam Chattopadhyay']",CAAI Trans. Intell. Technol.,2021
4,j,A survey on adversarial attacks and defences.,"['Anirban Chakraborty', 'Manaar Alam', 'Vishal Dey', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay']",CAAI Trans. Intell. Technol.,2021
5,j,Lattice-based Key-sharing Schemes: A Survey.,"['Prasanna Ravi', 'James Howe', 'Anupam Chattopadhyay', 'Shivam Bhasin']",ACM Comput. Surv.,2021
6,j,"MemEnc: A Lightweight, Low-Power, and Transparent Memory Encryption Engine for IoT.","['Naina Gupta', 'Arpan Jati', 'Anupam Chattopadhyay']",IEEE Internet Things J.,2021
7,j,Autonomous Vehicle: Security by Design.,"['Anupam Chattopadhyay', 'Kwok-Yan Lam', 'Yaswanth Tavva']",IEEE Trans. Intell. Transp. Syst.,2021
8,j,"PQC Acceleration Using GPUs: FrodoKEM, NewHope, and Kyber.","['Naina Gupta', 'Arpan Jati', 'Amit Kumar Chauhan', 'Anupam Chattopadhyay']",IEEE Trans. Parallel Distributed Syst.,2021
9,j,Hierarchical discovery of large-scale and focal copy number alterations in low-coverage cancer genomes.,"['Ahmed Ibrahim S. Khalil', 'Costerwell Khyriem', 'Anupam Chattopadhyay', 'Amartya Sanyal']",BMC Bioinform.,2020
10,j,Identification and utilization of copy number information for correcting Hi-C contact map of cancer cell lines.,"['Ahmed Ibrahim S. Khalil', 'Siti Rawaidah Binte Mohammad Muzaki', 'Anupam Chattopadhyay', 'Amartya Sanyal']",BMC Bioinform.,2020
11,j,A Brain-Computer Interface Framework Based on Compressive Sensing and Deep Learning.,"['Ritu Ranjan Shrivastwa', 'Vikramkumar Pudi', 'Duo Chen', 'Rosa Q. So', 'Anupam Chattopadhyay', 'Cuntai Guan']",IEEE Consumer Electron. Mag.,2020
12,j,Towards Designing a Secure RISC-V System-on-Chip: ITUS.,"['Vinay B. Y. Kumar', 'Suman Deb', 'Naina Gupta', 'Shivam Bhasin', 'Jawad Haj-Yahya', 'Anupam Chattopadhyay', 'Avi Mendelson']",J. Hardw. Syst. Secur.,2020
13,j,A Coding Theoretic Approach towards Symmetrization in Reversible Circuit Synthesis.,"['Anubhab Baksi', 'Sumanta Sarkar', 'Anupam Chattopadhyay']",J. Multiple Valued Log. Soft Comput.,2020
14,j,Crossbar-Constrained Technology Mapping for ReRAM Based In-Memory Computing.,"['Debjyoti Bhattacharjee', 'Yaswanth Tavva', 'Arvind Easwaran', 'Anupam Chattopadhyay']",IEEE Trans. Computers,2020
15,j,Generic Side-channel attacks on CCA-secure lattice-based PKE and KEMs.,"['Prasanna Ravi', 'Sujoy Sinha Roy', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Trans. Cryptogr. Hardw. Embed. Syst.,2020
16,j,Threshold Implementations of ,"['Arpan Jati', 'Naina Gupta', 'Anupam Chattopadhyay', 'Somitra Kumar Sanadhya', 'Donghoon Chang']",IEEE Trans. Inf. Forensics Secur.,2020
17,j,Design and synthesis of improved reversible circuits using AIG- and MIG-based graph data structures.,"['Chandan Bandyopadhyay', 'Rakesh Das', 'Anupam Chattopadhyay', 'Hafizur Rahaman']",IET Comput. Digit. Tech.,2019
18,j,Security is an architectural design constraint.,"['Prasanna Ravi', 'Zakaria Najm', 'Shivam Bhasin', 'Mustafa Khairallah', 'Sourav Sen Gupta', 'Anupam Chattopadhyay']",Microprocess. Microsystems,2019
19,j,Guest Editorial Special Section on Security Challenges and Solutions With Emerging Computing Technologies.,"['Anupam Chattopadhyay', 'Swaroop Ghosh', 'Wayne P. Burleson', 'Debdeep Mukhopadhyay']",IEEE Trans. Very Large Scale Integr. Syst.,2019
20,j,TriviA and uTriviA: two fast and secure authenticated encryption schemes.,"['Avik Chakraborti', 'Anupam Chattopadhyay', 'Muhammad Hassan', 'Mridul Nandi']",J. Cryptogr. Eng.,2018
21,j,Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays.,"['Debjyoti Bhattacharjee', 'Anne Siemon', 'Eike Linn', 'Stephan Menzel', 'Anupam Chattopadhyay']",ACM J. Emerg. Technol. Comput. Syst.,2018
22,j,A template-based technique for efficient Clifford+T-based quantum circuit implementation.,"['Laxmidhar Biswal', 'Rakesh Das', 'Chandan Bandyopadhyay', 'Anupam Chattopadhyay', 'Hafizur Rahaman']",Microelectron. J.,2018
23,j,Wireless Communication and Security Issues for Cyber-Physical Systems and the Internet-of-Things.,"['Andreas Burg', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",Proc. IEEE,2018
24,j,Domain Wall Motion-Based Dual-Threshold Activation Unit for Low-Power Classification of Non-Linearly Separable Functions.,"['Suman Deb', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Arindam Basu', 'Xuanyao Fong']",IEEE Trans. Biomed. Circuits Syst.,2018
25,j,Secure and Lightweight Compressive Sensing Using Stream Cipher.,"['Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",IEEE Trans. Circuits Syst. II Express Briefs,2018
26,j,Toward Threat of Implementation Attacks on Substation Security: Case Study on Fault Detection and Isolation.,"['Anupam Chattopadhyay', 'Abhisek Ukil', 'Dirmanto Jap', 'Shivam Bhasin']",IEEE Trans. Ind. Informatics,2018
27,j,Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",IEEE Trans. Parallel Distributed Syst.,2018
28,j,Storages Are Not Forever.,"['Erik Cambria', 'Anupam Chattopadhyay', 'Eike Linn', 'Bappaditya Mandal', 'Bebo White']",Cogn. Comput.,2017
29,j,An analysis of root functions - A subclass of the Impossible Class of Faulty Functions (ICFF).,"['Enes Pasalic', 'Anupam Chattopadhyay', 'Debabani Chowdhury']",Discret. Appl. Math.,2017
30,j,Efficient implementation of generalized Maiorana-McFarland class of cryptographic functions.,"['Enes Pasalic', 'Anupam Chattopadhyay', 'WeiGuo Zhang']",J. Cryptogr. Eng.,2017
31,j,Attacks in Reality: the Limits of Concurrent Error Detection Codes Against Laser Fault Injection.,"['Jakub Breier', 'Wei He', 'Dirmanto Jap', 'Shivam Bhasin', 'Anupam Chattopadhyay']",J. Hardw. Syst. Secur.,2017
32,j,Efficient complementary resistive switch-based crossbar array Booth multiplier.,"['Debjyoti Bhattacharjee', 'Anne Siemon', 'Eike Linn', 'Anupam Chattopadhyay']",Microelectron. J.,2017
33,j,Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.,"['Farhad Merchant', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",Parallel Process. Lett.,2017
34,j,Hardware Architectures for Embedded Speaker Recognition Applications: A Survey.,"['Hasna Bouraoui', 'Chadlia Jerad', 'Anupam Chattopadhyay', 'Nejib Ben Hadj-Alouane']",ACM Trans. Embed. Comput. Syst.,2017
35,j,RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers.,"['Ayesha Khalid', 'Goutam Paul', 'Anupam Chattopadhyay']",IEEE Trans. Very Large Scale Integr. Syst.,2017
36,j,A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation.,"['Luechao Yuan', 'Cang Liu', 'Chuan Tang', 'Shan Huang', 'Anupam Chattopadhyay', 'Gerd Ascheid', 'Zuocheng Xing']",IEEE Trans. Very Large Scale Integr. Syst.,2017
37,j,RunFein: a rapid prototyping framework for Feistel and SPN-based block ciphers.,"['Ayesha Khalid', 'Muhammad Hassan', 'Goutam Paul', 'Anupam Chattopadhyay']",J. Cryptogr. Eng.,2016
38,j,Three Snakes in One Hole: The First Systematic Hardware Accelerator Design for SOSEMANUK with Optional Serpent and SNOW 2.0 Modes.,"['Goutam Paul', 'Anupam Chattopadhyay']",IEEE Trans. Computers,2016
39,j,A Sound and Complete Axiomatization of Majority-n Logic.,"['Luca Gaetano Amarù', 'Pierre-Emmanuel Gaillardon', 'Anupam Chattopadhyay', 'Giovanni De Micheli']",IEEE Trans. Computers,2016
40,j,RunStream: A High-Level Rapid Prototyping Framework for Stream Ciphers.,"['Ayesha Khalid', 'Goutam Paul', 'Anupam Chattopadhyay', 'Faezeh Abediostad', 'Syed Imad Ud Din', 'Muhammad Hassan', 'Baishik Biswas', 'Prasanna Ravi']",ACM Trans. Embed. Comput. Syst.,2016
41,j,"Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP.","['Xiaolin Chen', 'Andreas Minwegen', 'Bilal Syed Hussain', 'Anupam Chattopadhyay', 'Gerd Ascheid', 'Rainer Leupers']",IEEE Trans. Very Large Scale Integr. Syst.,2015
42,j,Designing stream ciphers with scalable data-widths: a case study with HC-128.,"['Goutam Paul', 'Anupam Chattopadhyay']",J. Cryptogr. Eng.,2014
43,j,Designing integrated accelerator for stream ciphers with structural similarities.,"['Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Ayesha Khalid']",Cryptogr. Commun.,2013
44,j,High-Performance Hardware Implementation for RC4 Stream Cipher.,"['Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Koushik Sinha', 'Subhamoy Maitra', 'Bhabani P. Sinha']",IEEE Trans. Computers,2013
45,j,Ingredients of Adaptability: A Survey of Reconfigurable Processors.,['Anupam Chattopadhyay'],VLSI Design,2013
46,j,"High-Level Design Space and Flexibility Exploration for Adaptive, Energy-Efficient WCDMA Channel Estimation Architectures.","['Zoltán Endre Rákossy', 'Zheng Wang', 'Anupam Chattopadhyay']",Int. J. Reconfigurable Comput.,2012
47,j,Automatic Generation of Memory Interfaces for ASIPs.,"['David Kammler', 'Ernst Martin Witte', 'Anupam Chattopadhyay', 'Bastian Bauwens', 'Gerd Ascheid', 'Rainer Leupers', 'Heinrich Meyr']",Int. J. Embed. Real Time Commun. Syst.,2010
48,j,Integrated verification approach during ADL-driven processor design.,"['Anupam Chattopadhyay', 'Arnab Sinha', 'Diandian Zhang', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",Microelectron. J.,2009
49,j,Power-efficient Instruction Encoding Optimization for Various Architecture Classes.,"['Diandian Zhang', 'Anupam Chattopadhyay', 'David Kammler', 'Ernst Martin Witte', 'Gerd Ascheid', 'Rainer Leupers', 'Heinrich Meyr']",J. Comput.,2008
50,j,Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors.,"['Anupam Chattopadhyay', 'Harold Ishebabi', 'Xiaolin Chen', 'Zoltan Endre Rakosi', 'Kingshuk Karuri', 'David Kammler', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",ACM Trans. Embed. Comput. Syst.,2008
51,j,A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors.,"['Kingshuk Karuri', 'Anupam Chattopadhyay', 'Xiaolin Chen', 'David Kammler', 'Ling Hao', 'Rainer Leupers', 'Heinrich Meyr', 'Gerd Ascheid']",IEEE Trans. Very Large Scale Integr. Syst.,2008
52,c,On the Cost of ASIC Hardware Crackers: A SHA-1 Case Study.,"['Anupam Chattopadhyay', 'Mustafa Khairallah', 'Gaëtan Leurent', 'Zakaria Najm', 'Thomas Peyrin', 'Vesselin Velichkov']",CT-RSA,2021
53,c,Feeding Three Birds With One Scone: A Generic Duplication Based Countermeasure To Fault Attacks.,"['Anubhab Baksi', 'Shivam Bhasin', 'Jakub Breier', 'Anupam Chattopadhyay', 'Vinay B. Y. Kumar']",DATE,2021
54,c,Perspectives on Emerging Computation-in-Memory Paradigms.,"['Shubham Rai', 'Mengyun Liu', 'Anteneh Gebregiorgis', 'Debjyoti Bhattacharjee', 'Krishnendu Chakrabarty', 'Said Hamdioui', 'Anupam Chattopadhyay', 'Jens Trommer', 'Akash Kumar']",DATE,2021
55,c,ROWBACK: RObust Watermarking for neural networks using BACKdoors.,"['Nandish Chattopadhyay', 'Anupam Chattopadhyay']",ICMLA,2021
56,c,Three Input Exclusive-OR Gate Support for Boyar-Peralta's Algorithm.,"['Anubhab Baksi', 'Vishnu Asutosh Dasu', 'Banashri Karmakar', 'Anupam Chattopadhyay', 'Takanori Isobe']",INDOCRYPT,2021
57,c,On Threat of Hardware Trojan to Post-Quantum Lattice-Based Schemes: A Key Recovery Attack on SABER and Beyond.,"['Prasanna Ravi', 'Suman Deb', 'Anubhab Baksi', 'Anupam Chattopadhyay', 'Shivam Bhasin', 'Avi Mendelson']",SPACE,2021
58,c,Robustness Against Adversarial Attacks Using Dimensionality.,"['Nandish Chattopadhyay', 'Subhrojyoti Chatterjee', 'Anupam Chattopadhyay']",SPACE,2021
59,c,In Quest for Fast and Secure SoC.,"['Naina Gupta', 'Anupam Chattopadhyay']",VLSI-SoC,2021
60,c,Practical Side-Channel and Fault Attacks on Lattice-Based Cryptography.,"['Prasanna Ravi', 'Anupam Chattopadhyay', 'Shivam Bhasin']",VLSI-SoC,2021
61,c,In-memory realization of SHA-2 using ReVAMP architecture.,"['Debjyoti Bhattacharjee', 'Anirban Majumder', 'Anupam Chattopadhyay']",VLSI Design,2021
62,c,A Novel Duplication Based Countermeasure to Statistical Ineffective Fault Analysis.,"['Anubhab Baksi', 'Vinay B. Y. Kumar', 'Banashri Karmakar', 'Shivam Bhasin', 'Dhiman Saha', 'Anupam Chattopadhyay']",ACISP,2020
63,c,Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA.,"['Johann Knechtel', 'Elif Bilge Kavun', 'Francesco Regazzoni', 'Annelie Heuser', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay', 'Soumyajit Dey', 'Yunsi Fei', 'Yaacov Belenky', 'Itamar Levi', 'Tim Güneysu', 'Patrick Schaumont', 'Ilia Polian']",DATE,2020
64,c,Post-Quantum Secure Boot.,"['Vinay B. Y. Kumar', 'Naina Gupta', 'Anupam Chattopadhyay', 'Michael Kasper', 'Christoph Krauß', 'Ruben Niederhagen']",DATE,2020
65,c,CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay', 'Srijit Dutta', 'Ronny Ronen', 'Shahar Kvatinsky']",ICCAD,2020
66,c,Noise Resilient Compilation Policies for Quantum Approximate Optimization Algorithm.,"['Mahabubul Alam', 'Abdullah Ash-Saki', 'Junde Li', 'Anupam Chattopadhyay', 'Swaroop Ghosh']",ICCAD,2020
67,c,Deploy-able Privacy Preserving Collaborative ML.,"['Nandish Chattopadhyay', 'Ritabrata Maiti', 'Anupam Chattopadhyay']",ICDCS,2020
68,c,Enabling Efficient Mapping of XMG-Synthesized Networks to Spintronic Hardware.,"['Suman Deb', 'Anupam Chattopadhyay']",ISCAS,2020
69,c,Authentication Protocol for Secure Automotive Systems: Benchmarking Post-Quantum Cryptography.,"['Prasanna Ravi', 'Vijaya Kumar Sundar', 'Anupam Chattopadhyay', 'Shivam Bhasin', 'Arvind Easwaran']",ISCAS,2020
70,c,Cyber Security Protocol for Secure Traffic Monitoring Systems using PUF-based Key Management.,"['Vikramkumar Pudi', 'Srinivasu Bodapati', 'Sachin Kumar', 'Anupam Chattopadhyay']",iSES,2020
71,c,FlexWatts: A Power- and Workload-Aware Hybrid Power Delivery Network for Energy-Efficient Microprocessors.,"['Jawad Haj-Yahya', 'Mohammed Alser', 'Jeremie S. Kim', 'Lois Orosa', 'Efraim Rotem', 'Avi Mendelson', 'Anupam Chattopadhyay', 'Onur Mutlu']",MICRO,2020
72,c,Mind the Portability: A Warriors Guide through Realistic Profiled Side-channel Analysis.,"['Shivam Bhasin', 'Anupam Chattopadhyay', 'Annelie Heuser', 'Dirmanto Jap', 'Stjepan Picek', 'Ritu Ranjan Shrivastwa']",NDSS,2020
73,c,Secure Your SoC: Building System-an-Chip Designs for Security.,"['Shivam Bhasin', 'Trevor E. Carlson', 'Anupam Chattopadhyay', 'Vinay B. Y. Kumar', 'Avi Mendelson', 'Romain Poussier', 'Yaswanth Tavva']",SoCC,2020
74,c,Re-markable: Stealing Watermarked Neural Networks Through Synthesis.,"['Nandish Chattopadhyay', 'Chua Sheng Yang Viroy', 'Anupam Chattopadhyay']",SPACE,2020
75,c,On Configurable SCA Countermeasures Against Single Trace Attacks for the NTT - A Performance Evaluation Study over Kyber and Dilithium on the ARM Cortex-M4.,"['Prasanna Ravi', 'Romain Poussier', 'Shivam Bhasin', 'Anupam Chattopadhyay']",SPACE,2020
76,c,Efficient Quantum Circuits for Square-Root and Inverse Square-Root.,"['Srijit Dutta', 'Yaswanth Tavva', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",VLSI Design,2020
77,c,Recruiting Fault Tolerance Techniques for Microprocessor Security.,"['Vinay B. Y. Kumar', 'Suman Deb', 'Rupesh Kumar', 'Mustafa Khairallah', 'Anupam Chattopadhyay', 'Avi Mendelson']",ATS,2019
78,c,Improving Speed of Dilithium's Signing Procedure.,"['Prasanna Ravi', 'Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Shivam Bhasin']",CARDIS,2019
79,c,Exploiting Determinism in Lattice-based Signatures: Practical Fault Attacks on pqm4 Implementations of NIST Candidates.,"['Prasanna Ravi', 'Mahabir Prasad Jhanwar', 'James Howe', 'Anupam Chattopadhyay', 'Shivam Bhasin']",AsiaCCS,2019
80,c,"Number ""Not Used"" Once - Practical Fault Attack on pqm4 Implementations of NIST Candidates.","['Prasanna Ravi', 'Debapriya Basu Roy', 'Shivam Bhasin', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay']",COSADE,2019
81,c,La Petite Fee Cosmo: Learning Data Structures Through Game-Based Learning.,"['Vinayak Teoh Kannappan', 'Owen Noel Newton Fernando', 'Anupam Chattopadhyay', 'Xavier Tan', 'Jeffrey Yan Jack Hong', 'Hock Soon Seah', 'Hui En Lye']",CW,2019
82,c,SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.,"['Valerio Tenace', 'Roberto Giorgio Rizzo', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay', 'Andrea Calimera']",DATE,2019
83,c,RATAFIA: Ransomware Analysis using Time And Frequency Informed Autoencoders.,"['Manaar Alam', 'Sarani Bhattacharya', 'Swastika Dutta', 'Sayan Sinha', 'Debdeep Mukhopadhyay', 'Anupam Chattopadhyay']",HOST,2019
84,c,MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper.,"['Debjyoti Bhattacharjee', 'Abdullah Ash-Saki', 'Mahabubul Alam', 'Anupam Chattopadhyay', 'Swaroop Ghosh']",ICCAD,2019
85,c,Curse of Dimensionality in Adversarial Examples.,"['Nandish Chattopadhyay', 'Anupam Chattopadhyay', 'Sourav Sen Gupta', 'Michael Kasper']",IJCNN,2019
86,c,Analysis of the Strict Avalanche Criterion in Variants of Arbiter-Based Physically Unclonable Functions.,"['Akhilesh Anilkumar Siddhanti', 'Srinivasu Bodapati', 'Anupam Chattopadhyay', 'Subhamoy Maitra', 'Dibyendu Roy', 'Pantelimon Stanica']",INDOCRYPT,2019
87,c,Spintronic Device-Structure for Low-Energy XOR Logic using Domain Wall Motion.,"['Suman Deb', 'Anupam Chattopadhyay']",ISCAS,2019
88,c,SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing.,"['Karthikeyan Nagarajan', 'Sina Sayyah Ensan', 'Mohammad Nasim Imtiaz Khan', 'Swaroop Ghosh', 'Anupam Chattopadhyay']",ISLPED,2019
89,c,Reversible Pebble Games for Reducing Qubits in Hierarchical Quantum Circuit Synthesis.,"['Debjyoti Bhattacharjee', 'Mathias Soeken', 'Srijit Dutta', 'Anupam Chattopadhyay', 'Giovanni De Micheli']",ISMVL,2019
90,c,A Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors.,"['Jawad Haj-Yahya', 'Efraim Rotem', 'Avi Mendelson', 'Anupam Chattopadhyay']",ISQED,2019
91,c,Lightweight Secure-Boot Architecture for RISC-V System-on-Chip.,"['Jawad Haj-Yahya', 'Ming Ming Wong', 'Vikramkumar Pudi', 'Shivam Bhasin', 'Anupam Chattopadhyay']",ISQED,2019
92,c,iMACE: In-Memory Acceleration of Classic McEliece Encoder.,"['Karthikeyan Nagarajan', 'Sina Sayyah Ensan', 'Swagata Mandal', 'Swaroop Ghosh', 'Anupam Chattopadhyay']",ISVLSI,2019
93,c,On Misuse of Nonce-Misuse Resistance : Adapting Differential Fault Attacks on (few) CAESAR Winners.,"['Mustafa Khairallah', 'Shivam Bhasin', 'Anupam Chattopadhyay']",IWASI,2019
94,c,Accelerating Binary-Matrix Multiplication on FPGA.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay', 'Ricardo Jack Liwongan']",SoCC,2019
95,c,LIGHTER-R: Optimized Reversible Circuit Implementation For SBoxes.,"['Vishnu Asutosh Dasu', 'Anubhab Baksi', 'Sumanta Sarkar', 'Anupam Chattopadhyay']",SoCC,2019
96,c,ITUS: A Secure RISC-V System-on-Chip.,"['Vinay B. Y. Kumar', 'Anupam Chattopadhyay', 'Jawad Haj-Yahya', 'Avi Mendelson']",SoCC,2019
97,c,A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan', 'Rainer Leupers']",VLSI Design,2019
98,c,Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM Based FPGA.,"['Swagata Mandal', 'Sreetama Sarkar', 'Ming Ming Wong', 'Anupam Chattopadhyay', 'Amlan Chakrabarti']",VLSI Design,2019
99,c,SoCINT: Resilient System-on-Chip via Dynamic Intrusion Detection.,"['Amr Sayed-Ahmed', 'Jawad Haj-Yahya', 'Anupam Chattopadhyay']",VLSI Design,2019
100,c,Optimizing Quantum Circuits for Modular Exponentiation.,"['Rakesh Das', 'Anupam Chattopadhyay', 'Hafizur Rahaman']",VLSI Design,2019
101,c,Applying Modified Householder Transform to Kalman Filter.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan', 'Rainer Leupers']",VLSI Design,2019
102,c,La Petite Fee Cosmo.,"['Owen Noel Newton Fernando', 'Vinayak Teoh Kannappan', 'Xavier Tan', 'Jeffrey Yan Jack Hong', 'Anupam Chattopadhyay', 'Hock Soon Seah']",VRCAI,2019
103,c,CoLPUF : A Novel Configurable LFSR-based PUF.,"['B. Srinivasu', 'Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",APCCAS,2018
104,c,MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array.,"['Debjyoti Bhattacharjee', 'Arko Dutt', 'Anupam Chattopadhyay']",APCCAS,2018
105,c,Secure and Tamper-resilient Distributed Ledger for Data Aggregation in Autonomous Vehicles.,"['Sananda Mitra', 'Sumanta Bose', 'Sourav Sen Gupta', 'Anupam Chattopadhyay']",APCCAS,2018
106,c,Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",ARC,2018
107,c,DFARPA: Differential fault attack resistant physical design automation.,"['Mustafa Khairallah', 'Rajat Sadhukhan', 'Radhamanjari Samanta', 'Jakub Breier', 'Shivam Bhasin', 'Rajat Subhra Chakraborty', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay']",DATE,2018
108,c,Technology-aware logic synthesis for ReRAM based in-memory computing.,"['Debjyoti Bhattacharjee', 'Luca G. Amarù', 'Anupam Chattopadhyay']",DATE,2018
109,c,Certificate Transparency Using Blockchain.,"['D. S. V. Madala', 'Mahabir Prasad Jhanwar', 'Anupam Chattopadhyay']",ICDM Workshops,2018
110,c,Logic-In-Memory Architecture For Min/Max Search.,"['Marco Vacca', 'Yaswanth Tavva', 'Anupam Chattopadhyay', 'Andrea Calimera']",ICECS,2018
111,c,Domain Wall Motion-based XOR-like Activation Unit With A Programmable Threshold.,"['Suman Deb', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Arindam Basu', 'Xuanyao Fong']",IJCNN,2018
112,c,SMARTS: secure memory assurance of RISC-V trusted SoC.,"['Ming Ming Wong', 'Jawad Haj-Yahya', 'Anupam Chattopadhyay']",HASP@ISCA,2018
113,c,Efficient Hardware Accelerator for NORX Authenticated Encryption.,"['Sachin Kumar', 'Jawad Haj-Yahya', 'Anupam Chattopadhyay']",ISCAS,2018
114,c,Efficient and Lightweight Quantized Compressive Sensing using μ-Law.,"['Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",ISCAS,2018
115,c,A New High Throughput and Area Efficient SHA-3 Implementation.,"['Ming Ming Wong', 'Jawad Haj-Yahya', 'Suman Sau', 'Anupam Chattopadhyay']",ISCAS,2018
116,c,Synthesis of Multi-valued Literal Using Lukasiewicz Logic.,"['Anmol Prakash Surhonne', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",ISMVL,2018
117,c,Lightweight ASIC Implementation of AEGIS-128.,"['Anubhab Baksi', 'Vikramkumar Pudi', 'Swagata Mandal', 'Anupam Chattopadhyay']",ISVLSI,2018
118,c,A Hardware-Efficient Implementation of CLOC for On-chip Authenticated Encryption.,"['Mahmoud A. Elmohr', 'Sachin Kumar', 'Mustafa Khairallah', 'Anupam Chattopadhyay']",ISVLSI,2018
119,c,"Synthesis, Technology Mapping and Optimization for Emerging Technologies.","['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",ISVLSI,2018
120,c,PPAP and iPPAP: PLL-Based Protection Against Physical Attacks.,"['Prasanna Ravi', 'Shivam Bhasin', 'Jakub Breier', 'Anupam Chattopadhyay']",ISVLSI,2018
121,c,An FPGA-Based Brain Computer Interfacing Using Compressive Sensing and Machine Learning.,"['Ritu Ranjan Shrivastwa', 'Vikramkumar Pudi', 'Anupam Chattopadhyay']",ISVLSI,2018
122,c,BLIC: A Blockchain Protocol for Manufacturing and Supply Chain Management of ICS.,"['Sumanta Bose', 'Mayank Raikwar', 'Debdeep Mukhopadhyay', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",iThings/GreenCom/CPSCom/SmartData,2018
123,c,A Security Model for Intelligent Vehicles and Smart Traffic Infrastructure.,"['Sachin Kumar', 'Sonu Jha', 'Sumit Kumar Pandey', 'Anupam Chattopadhyay']",Intelligent Vehicles Symposium,2018
124,c,A Blockchain Framework for Insurance Processes.,"['Mayank Raikwar', 'Subhra Mazumdar', 'Sushmita Ruj', 'Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Kwok-Yan Lam']",NTMS,2018
125,c,Crack me if you can: hardware acceleration bridging the gap between practical and theoretical cryptanalysis?: a Survey.,"['Mustafa Khairallah', 'Zakaria Najm', 'Anupam Chattopadhyay', 'Thomas Peyrin']",SAMOS,2018
126,c,ReRAM-based In-Memory Computation of Galois Field arithmetic.,"['Swagata Mandal', 'Debjyoti Bhattacharjee', 'Yaswanth Tavva', 'Anupam Chattopadhyay']",VLSI-SoC,2018
127,c,Lightweight and High Performance SHA-256 using Architectural Folding and 4-2 Adder Compressor.,"['Ming Ming Wong', 'Vikramkumar Pudi', 'Anupam Chattopadhyay']",VLSI-SoC,2018
128,c,ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code.,"['Swagata Mandal', 'Yaswanth Tavva', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",VLSI-SoC (Selected Papers),2018
129,c,Accelerating Hash Computations Through Efficient Instruction-Set Customisation.,"['Mayuran Sivanesan', 'Anupam Chattopadhyay', 'Bajaj Ronak']",VLSI Design,2018
130,c,Security Vulnerabilities of Unmanned Aerial Vehicles and Countermeasures: An Experimental Study.,"['Vishal Dey', 'Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Yuval Elovici']",VLSI Design,2018
131,c,Floating Point Multiplication Mapping on ReRAM Based In-memory Computing Architecture.,"['Tarun Vatwani', 'Arko Dutt', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",VLSI Design,2018
132,c,On Hardware Implementation of Tang-Maitra Boolean Functions.,"['Mustafa Khairallah', 'Anupam Chattopadhyay', 'Bimal Mandal', 'Subhamoy Maitra']",WAIFI,2018
133,c,Area-constrained technology mapping for in-memory computing using ReRAM devices.,"['Debjyoti Bhattacharjee', 'Arvind Easwaran', 'Anupam Chattopadhyay']",ASP-DAC,2017
134,c,A systematic security analysis of real-time cyber-physical systems.,"['Arvind Easwaran', 'Anupam Chattopadhyay', 'Shivam Bhasin']",ASP-DAC,2017
135,c,ReVAMP: ReRAM based VLIW architecture for in-memory computing.,"['Debjyoti Bhattacharjee', 'Rajeswari Devadoss', 'Anupam Chattopadhyay']",DATE,2017
136,c,"Secure Cyber-Physical Systems: Current trends, tools and open research problems.","['Anupam Chattopadhyay', 'Alok Prakash', 'Muhammad Shafique']",DATE,2017
137,c,A Practical Fault Attack on ARX-Like Ciphers with a Case Study on ChaCha20.,"['S. V. Dilip Kumar', 'Sikhar Patranabis', 'Jakub Breier', 'Debdeep Mukhopadhyay', 'Shivam Bhasin', 'Anupam Chattopadhyay', 'Anubhab Baksi']",FDTC,2017
138,c,Side-Channel Attack on STTRAM Based Cache for Cryptographic Application.,"['Mohammad Nasim Imtiaz Khan', 'Shivam Bhasin', 'Alex Yuan', 'Anupam Chattopadhyay', 'Swaroop Ghosh']",ICCD,2017
139,c,Looting the LUTs: FPGA Optimization of AES and AES-like Ciphers for Authenticated Encryption.,"['Mustafa Khairallah', 'Anupam Chattopadhyay', 'Thomas Peyrin']",INDOCRYPT,2017
140,c,Security of autonomous vehicle as a cyber-physical system.,"['Anupam Chattopadhyay', 'Kwok-Yan Lam']",ISED,2017
141,c,SHA-3 implementation using ReRAM based in-memory computing architecture.,"['Debjyoti Bhattacharjee', 'Vikramkumar Pudi', 'Anupam Chattopadhyay']",ISQED,2017
142,c,Designing Parity Preserving Reversible Circuits.,"['Goutam Paul', 'Anupam Chattopadhyay', 'Chander Chandak']",RC,2017
143,c,Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits - Work in Progress Report.,"['Anmol Prakash Surhonne', 'Anupam Chattopadhyay', 'Robert Wille']",RC,2017
144,c,Survey of secure processors.,"['Suman Sau', 'Jawad Haj-Yahya', 'Ming Ming Wong', 'Kwok-Yan Lam', 'Anupam Chattopadhyay']",SAMOS,2017
145,c,"Differential Fault Attack on Grain v1, ACORN v3 and Lizard.","['Akhilesh Siddhanti', 'Santanu Sarkar', 'Subhamoy Maitra', 'Anupam Chattopadhyay']",SPACE,2017
146,c,Efficient Binary Basic Linear Algebra Operations on ReRAM Crossbar Arrays.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",VLSI Design,2017
147,c,Look-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuits.,"['Robert Wille', 'Oliver Keszöcze', 'Marcel Walter', 'Patrick Rohrs', 'Anupam Chattopadhyay', 'Rolf Drechsler']",ASP-DAC,2016
148,c,Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control.,"['Song Bian', 'Michihiro Shintani', 'Zheng Wang', 'Masayuki Hiromoto', 'Anupam Chattopadhyay', 'Takashi Sato']",ATS,2016
149,c,Bypassing Parity Protected Cryptography using Laser Fault Injection in Cyber-Physical System.,"['Wei He', 'Jakub Breier', 'Shivam Bhasin', 'Anupam Chattopadhyay']",CPSS@AsiaCCS,2016
150,c,Statistical fault injection for impact-evaluation of timing errors on application performance.,"['Jeremy Constantin', 'Andreas Peter Burg', 'Zheng Wang', 'Anupam Chattopadhyay', 'Georgios Karakonstantis']",DAC,2016
151,c,Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.,"['Mathias Soeken', 'Anupam Chattopadhyay']",DAC,2016
152,c,The Programmable Logic-in-Memory (PLiM) computer.,"['Pierre-Emmanuel Gaillardon', 'Luca Gaetano Amarù', 'Anne Siemon', 'Eike Linn', 'Rainer Waser', 'Anupam Chattopadhyay', 'Giovanni De Micheli']",DATE,2016
153,c,A low overhead error confinement method based on application statistical characteristics.,"['Zheng Wang', 'Georgios Karakonstantis', 'Anupam Chattopadhyay']",DATE,2016
154,c,Delay-optimal technology mapping for in-memory computing using ReRAM devices.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",ICCAD,2016
155,c,Low-quantum cost circuit constructions for adder and symmetric Boolean functions.,"['Anupam Chattopadhyay', 'Anubhab Baksi']",ISCAS,2016
156,c,Modified projected Landweber method for Compressive-Sensing reconstruction of images with non-orthogonal matrices.,"['Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Thambipillai Srikanthan']",ISIC,2016
157,c,Notes on Majority Boolean Algebra.,"['Anupam Chattopadhyay', 'Luca Gaetano Amarù', 'Mathias Soeken', 'Pierre-Emmanuel Gaillardon', 'Giovanni De Micheli']",ISMVL,2016
158,c,Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits.,"['Md. Mazder Rahman', 'Gerhard W. Dueck', 'Anupam Chattopadhyay', 'Robert Wille']",ISMVL,2016
159,c,Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation.,"['Laxmidhar Biswal', 'Chandan Bandyopadhyay', 'Anupam Chattopadhyay', 'Robert Wille', 'Rolf Drechsler', 'Hafizur Rahaman']",ISMVL,2016
160,c,FPGA Based Cyber Security Protocol for Automated Traffic Monitoring Systems: Proposal and Implementation.,"['Anupam Chattopadhyay', 'Vikramkumar Pudi', 'Anubhab Baksi', 'Thambipillai Srikanthan']",ISVLSI,2016
161,c,Energy Optimization of Racetrack Memory-Based SIMON Block Cipher.,"['Suman Deb', 'Anupam Chattopadhyay', 'Hao Yu']",ISVLSI,2016
162,c,Reliable Many-Core System-on-Chip Design Using K-Node Fault Tolerant Graphs.,"['Zheng Wang', 'Alessandro Littarru', 'Emmanuel Ikechukwu Ugwu', 'Shazia Kanwal', 'Anupam Chattopadhyay']",ISVLSI,2016
163,c,Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays.,"['Debjyoti Bhattacharjee', 'Anne Siemon', 'Eike Linn', 'Stephan Menzel', 'Anupam Chattopadhyay']",MWSCAS,2016
164,c,From reversible logic to quantum circuits: Logic design for an emerging technology.,"['Robert Wille', 'Anupam Chattopadhyay', 'Rolf Drechsler']",SAMOS,2016
165,c,Racetrack memory-based encoder/decoder for low-power interconnect architectures.,"['Suman Deb', 'Leibin Ni', 'Hao Yu', 'Anupam Chattopadhyay']",SAMOS,2016
166,c,Hardware Accelerator for Stream Cipher Spritz.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",SECRYPT,2016
167,c,Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays.,"['Debjyoti Bhattacharjee', 'Farhad Merchant', 'Anupam Chattopadhyay']",VLSI-SoC,2016
168,c,Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",VLSI Design,2016
169,c,A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures.,"['Anupam Chattopadhyay', 'Xiaolin Chen']",ARC,2015
170,c,Scalable and Efficient Linear Algebra Kernel Mapping for Low Energy Consumption on the Layers CGRA.,"['Zoltán Endre Rákossy', 'Dominik Stengele', 'Axel Acosta-Aponte', 'Saumitra Chafekar', 'Paolo Bientinesi', 'Anupam Chattopadhyay']",ARC,2015
171,c,TriviA: A Fast and Secure Authenticated Encryption Scheme.,"['Avik Chakraborti', 'Anupam Chattopadhyay', 'Muhammad Hassan', 'Mridul Nandi']",CHES,2015
172,c,Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment.,"['Jeremy Constantin', 'Lai Wang', 'Georgios Karakonstantis', 'Anupam Chattopadhyay', 'Andreas Burg']",DATE,2015
173,c,New ASIC/FPGA Cost Estimates for SHA-1 Collisions.,"['Muhammad Hassan', 'Ayesha Khalid', 'Anupam Chattopadhyay', 'Christian Rechberger', 'Tim Güneysu', 'Christof Paar']",DSD,2015
174,c,Direct FPGA-based power profiling for a RISC processor.,"['Cosmin Cernazanu-Glavan', 'Marius Marcu', 'Alexandru Amaricai', 'Stefan Fedeac', 'Madalin Ghenea', 'Zheng Wang', 'Anupam Chattopadhyay', 'Jan Weinstock', 'Rainer Leupers']",I2MTC,2015
175,c,In-memory adder functionality in 1S1R arrays.,"['Anne Siemon', 'Stephan Menzel', 'Anupam Chattopadhyay', 'Rainer Waser', 'Eike Linn']",ISCAS,2015
176,c,Reversible Logic Synthesis via Biconditional Binary Decision Diagrams.,"['Anupam Chattopadhyay', 'Alessandro Littarru', 'Luca Gaetano Amarù', 'Pierre-Emmanuel Gaillardon', 'Giovanni De Micheli']",ISMVL,2015
177,c,Fredkin-Enabled Transformation-Based Reversible Logic Synthesis.,"['Mathias Soeken', 'Anupam Chattopadhyay']",ISMVL,2015
178,c,Architectural reliability estimation using design diversity.,"['Zheng Wang', 'Liu Yang', 'Anupam Chattopadhyay']",ISQED,2015
179,c,Design and synthesis of reconfigurable control-flow structures for CGRA.,"['Zoltán Endre Rákossy', 'Axel Acosta-Aponte', 'Tobias G. Noll', 'Gerd Ascheid', 'Rainer Leupers', 'Anupam Chattopadhyay']",ReConFig,2015
180,c,Exploiting scalable CGRA mapping of LU for energy efficiency using the Layers architecture.,"['Zoltán Endre Rákossy', 'Dominik Stengele', 'Gerd Ascheid', 'Rainer Leupers', 'Anupam Chattopadhyay']",VLSI-SoC,2015
181,c,Trace Buffer Attack: Security versus observability study in post-silicon debug.,"['Yuanwen Huang', 'Anupam Chattopadhyay', 'Prabhat Mishra']",VLSI-SoC,2015
182,c,EvoDeb: Debugging Evolving Hardware Designs.,"['Debjyoti Bhattacharjee', 'Ansuman Banerjee', 'Anupam Chattopadhyay']",VLSI Design,2015
183,c,Efficient and scalable CGRA-based implementation of Column-wise Givens Rotation.,"['Zoltán Endre Rákossy', 'Farhad Merchant', 'Axel Acosta-Aponte', 'S. K. Nandy', 'Anupam Chattopadhyay']",ASAP,2014
184,c,Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",Inscrypt,2014
185,c,System-level reliability exploration framework for heterogeneous MPSoC.,"['Zheng Wang', 'Chao Chen', 'Piyush Sharma', 'Anupam Chattopadhyay']",ACM Great Lakes Symposium on VLSI,2014
186,c,Cryptanalysis of the Double-Feedback XOR-Chain Scheme Proposed in Indocrypt 2013.,"['Subhadeep Banik', 'Anupam Chattopadhyay', 'Anusha Chowdhury']",INDOCRYPT,2014
187,c,One Word/Cycle HC-128 Accelerator via State-Splitting Optimization.,"['Ayesha Khalid', 'Prasanna Ravi', 'Anupam Chattopadhyay', 'Goutam Paul']",INDOCRYPT,2014
188,c,Efficient Reversible Logic Synthesis via Isomorphic Subgraph Matching.,"['Mridul Krishna', 'Anupam Chattopadhyay']",ISMVL,2014
189,c,Processor Design with Asymmetric Reliability.,"['Zheng Wang', 'Goutam Paul', 'Anupam Chattopadhyay']",ISVLSI,2014
190,c,Constructive Reversible Logic Synthesis for Boolean Functions with Special Properties.,"['Anupam Chattopadhyay', 'Soumajit Majumder', 'Chander Chandak', 'Nahian Chowdhury']",RC,2014
191,c,Force-directed scheduling for Data Flow Graph mapping on Coarse-Grained Reconfigurable Architectures.,"['Alexander Fell', 'Zoltán Endre Rákossy', 'Anupam Chattopadhyay']",ReConFig,2014
192,c,Scalable and energy-efficient reconfigurable accelerator for column-wise givens rotation.,"['Zoltán Endre Rákossy', 'Farhad Merchant', 'Axel Acosta-Aponte', 'S. K. Nandy', 'Anupam Chattopadhyay']",VLSI-SoC,2014
193,c,Tutorial T2B: Cost / Application / Time to Market Driven SoC Design and Manufacturing Strategy.,"['Barun Kumar De', 'Anupam Chattopadhyay', 'Ansuman Banerjee']",VLSI Design,2014
194,c,Efficient QR Decomposition Using Low Complexity Column-wise Givens Rotation (CGR).,"['Farhad Merchant', 'Anupam Chattopadhyay', 'Ganesh Garga', 'S. K. Nandy', 'Ranjani Narayan', 'Nandhini Gopalan']",VLSI Design,2014
195,c,New Speed Records for Salsa20 Stream Cipher Using an Autotuning Framework on GPUs.,"['Ayesha Khalid', 'Goutam Paul', 'Anupam Chattopadhyay']",AFRICACRYPT,2013
196,c,CoARX: a coprocessor for ARX-based cryptographic algorithms.,"['Khawar Shahzad', 'Ayesha Khalid', 'Zoltán Endre Rákossy', 'Goutam Paul', 'Anupam Chattopadhyay']",DAC,2013
197,c,Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design.,"['Zheng Wang', 'Kapil Singh', 'Chao Chen', 'Anupam Chattopadhyay']",DATE,2013
198,c,High-level modeling and synthesis for embedded FPGAs.,"['Xiaolin Chen', 'Shuai Li', 'Jochen Schleifer', 'Thomas Coenen', 'Anupam Chattopadhyay', 'Gerd Ascheid', 'Tobias G. Noll']",DATE,2013
199,c,SI-DFA: Sub-expression integrated Deterministic Finite Automata for Deep Packet Inspection.,"['Ayesha Khalid', 'Rajat Sen', 'Anupam Chattopadhyay']",HPSR,2013
200,c,Power modeling and estimation during ADL-driven embedded processor design.,"['Zheng Wang', 'Lai Wang', 'Hui Xie', 'Anupam Chattopadhyay']",ICEAC,2013
201,c,RAPID-FeinSPN: A Rapid Prototyping Framework for Feistel and SPN-Based Block Ciphers.,"['Ayesha Khalid', 'Muhammad Hassan', 'Anupam Chattopadhyay', 'Goutam Paul']",ICISS,2013
202,c,Opportunistic redundancy for improving reliability of embedded processors.,"['Zheng Wang', 'Renlin Li', 'Anupam Chattopadhyay']",IDT,2013
203,c,Analysis and Improvement of Transformation-Based Reversible Logic Synthesis.,"['Chander Chandak', 'Anupam Chattopadhyay', 'Soumajit Majumder', 'Subhamoy Maitra']",ISMVL,2013
204,c,Fast reliability exploration for embedded processors via high-level fault injection.,"['Zheng Wang', 'Chao Chen', 'Anupam Chattopadhyay']",ISQED,2013
205,c,Exploiting architecture description language for diverse IP synthesis in heterogeneous MPSoC.,"['Zoltán Endre Rákossy', 'Axel Acosta-Aponte', 'Anupam Chattopadhyay']",ReConFig,2013
206,c,"FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP.","['Xiaolin Chen', 'Andreas Minwegen', 'Yahia Hassan', 'David Kammler', 'Shuai Li', 'Torsten Kempf', 'Anupam Chattopadhyay', 'Gerd Ascheid']",FCCM,2012
207,c,Optimized GPU Implementation and Performance Analysis of HC Series of Stream Ciphers.,"['Ayesha Khalid', 'Deblin Bagchi', 'Goutam Paul', 'Anupam Chattopadhyay']",ICISC,2012
208,c,Designing high-throughput hardware accelerator for stream cipher HC-128.,"['Anupam Chattopadhyay', 'Ayesha Khalid', 'Subhamoy Maitra', 'Shashwat Raizada']",ISCAS,2012
209,c,Design and analysis of layered coarse-grained reconfigurable architecture.,"['Zoltán Endre Rákossy', 'Tejas Naphade', 'Anupam Chattopadhyay']",ReConFig,2012
210,c,Exploring security-performance trade-offs during hardware accelerator design of stream cipher RC4.,"['Anupam Chattopadhyay', 'Goutam Paul']",VLSI-SoC,2012
211,c,ASIC synthesis using Architecture Description Language.,"['Zheng Wang', 'Xiao Wang', 'Anupam Chattopadhyay', 'Zoltan Endre Rakosi']",VLSI-DAT,2012
212,c,HiPAcc-LTE: An Integrated High Performance Accelerator for 3GPP LTE Stream Ciphers.,"['Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Ayesha Khalid']",INDOCRYPT,2011
213,c,Adaptive Energy-Efficient Architecture for WCDMA Channel Estimation.,"['Zoltan Endre Rakosi', 'Zheng Wang', 'Anupam Chattopadhyay']",ReConFig,2011
214,c,Combinational logic synthesis for material implication.,"['Anupam Chattopadhyay', 'Zoltan Endre Rakosi']",VLSI-SoC,2011
215,c,Automatic generation of memory interfaces.,"['David Kammler', 'Bastian Bauwens', 'Ernst Martin Witte', 'Gerd Ascheid', 'Rainer Leupers', 'Heinrich Meyr', 'Anupam Chattopadhyay']",SoC,2009
216,c,High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures.,"['Anupam Chattopadhyay', 'Xiaolin Chen', 'Harold Ishebabi', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",DATE,2008
217,c,Design space exploration of partially re-configurable embedded processors.,"['Anupam Chattopadhyay', 'W. Ahmed', 'Kingshuk Karuri', 'David Kammler', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",DATE,2007
218,c,Increasing data-bandwidth to instruction-set extensions through register clustering.,"['Kingshuk Karuri', 'Anupam Chattopadhyay', 'Manuel Hohenauer', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",ICCAD,2007
219,c,Pre- and Post-Fabrication Architecture Exploration for Partially Reconfigurable VLIW Processors.,"['Anupam Chattopadhyay', 'Zoltan Endre Rakosi', 'Kingshuk Karuri', 'David Kammler', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",IEEE International Workshop on Rapid System Prototyping,2007
220,c,Power-efficient Instruction Encoding Optimization for Embedded Processors.,"['Anupam Chattopadhyay', 'Diandian Zhang', 'David Kammler', 'Ernst Martin Witte']",VLSI Design,2007
221,c,Automatic ADL-based operand isolation for embedded processors.,"['Anupam Chattopadhyay', 'B. Geukes', 'David Kammler', 'Ernst Martin Witte', 'Oliver Schliebusch', 'Harold Ishebabi', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",DATE,2006
222,c,Integrated Verification Approach during ADL-Driven Processor Design.,"['Anupam Chattopadhyay', 'Arnab Sinha', 'Diandian Zhang', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr']",IEEE International Workshop on Rapid System Prototyping,2006
223,c,Instruction Set Customization of Application Specific Processors for Network Processing: A Case Study.,"['Mohammad Mostafizur Rahman Mozumdar', 'Kingshuk Karuri', 'Anupam Chattopadhyay', 'Stefan Kraemer', 'Hanno Scharwächter', 'Heinrich Meyr', 'Gerd Ascheid', 'Rainer Leupers']",ASAP,2005
224,c,A framework for automated and optimized ASIP implementation supporting multiple hardware description languages.,"['Oliver Schliebusch', 'Anupam Chattopadhyay', 'David Kammler', 'Gerd Ascheid', 'Rainer Leupers', 'Heinrich Meyr', 'Tim Kogel']",ASP-DAC,2005
225,c,Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation.,"['Ernst Martin Witte', 'Anupam Chattopadhyay', 'Oliver Schliebusch', 'David Kammler']",ICCD,2005
226,c,Optimization Techniques for ADL-Driven RTL Processor Synthesis.,"['Oliver Schliebusch', 'Anupam Chattopadhyay', 'Ernst Martin Witte', 'David Kammler', 'Gerd Ascheid', 'Rainer Leupers', 'Heinrich Meyr']",IEEE International Workshop on Rapid System Prototyping,2005
227,c,RTL Processor Synthesis for Architecture Exploration and Implementation.,"['Oliver Schliebusch', 'Anupam Chattopadhyay', 'Rainer Leupers', 'Gerd Ascheid', 'Heinrich Meyr', 'Mario Steinert', 'Gunnar Braun', 'Achim Nohl']",DATE,2004
228,i,Optimal Codeword Construction for DNA-based Finite Automata.,"['Anupam Chattopadhyay', 'Arnab Chakrabarti']",CoRR,2022
229,i,PA-PUF: A Novel Priority Arbiter PUF.,"['Simranjeet Singh', 'Srinivasu Bodapati', 'Sachin Patkar', 'Rainer Leupers', 'Anupam Chattopadhyay', 'Farhad Merchant']",CoRR,2022
230,i,Lightweight Hardware Accelerator for Post-Quantum Digital Signature CRYSTALS-Dilithium.,"['Naina Gupta', 'Arpan Jati', 'Anupam Chattopadhyay', 'Gautam Jha']",IACR Cryptol. ePrint Arch.,2022
231,i,Quantum Implementation and Analysis of DEFAULT.,"['Kyungbae Jang', 'Anubhab Baksi', 'Jakub Breier', 'Hwajeong Seo', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2022
232,i,Quantum Analysis of AES.,"['Kyungbae Jang', 'Anubhab Baksi', 'Gyeongju Song', 'Hyunji Kim', 'Hwajeong Seo', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2022
233,i,"Side-channel and Fault-injection attacks over Lattice-based Post-quantum Schemes (Kyber, Dilithium): Survey and New Results.","['Prasanna Ravi', 'Anupam Chattopadhyay', 'Anubhab Baksi']",IACR Cryptol. ePrint Arch.,2022
234,i,Fiddling the Twiddle Constants - Fault Injection Analysis of the Number Theoretic Transform.,"['Prasanna Ravi', 'Bolin Yang', 'Shivam Bhasin', 'Fan Zhang', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2022
235,i,Pushing the Limits of Generic Side-Channel Attacks on LWE-based KEMs - Parallel PC Oracle Attacks on Kyber KEM and Beyond.,"['Gokulnath Rajendran', 'Prasanna Ravi', ""Jan-Pieter D'Anvers"", 'Shivam Bhasin', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2022
236,i,Security and Quantum Computing: An Overview.,"['Prasannna Ravi', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2022
237,i,The Bitlet Model: A Parameterized Analytical Model to Compare PIM and CPU Systems.,"['Ronny Ronen', 'Adi Eliahu', 'Orian Leitersdorf', 'Natan Peled', 'Kunal Korgaonkar', 'Anupam Chattopadhyay', 'Ben Perach', 'Shahar Kvatinsky']",CoRR,2021
238,i,Generic Side-Channel Assisted Chosen-Ciphertext Attacks on Streamlined NTRU Prime.,"['Prasanna Ravi', 'Martianus Frederic Ezerman', 'Shivam Bhasin', 'Anupam Chattopadhyay', 'Sujoy Sinha Roy']",IACR Cryptol. ePrint Arch.,2021
239,i,A Configurable Crystals-Kyber Hardware Implementation with Side-Channel Protection.,"['Arpan Jati', 'Naina Gupta', 'Anupam Chattopadhyay', 'Somitra Kumar Sanadhya']",IACR Cryptol. ePrint Arch.,2021
240,i,Three Input Exclusive-OR Gate Support For Boyar-Peralta's Algorithm (Extended Version).,"['Anubhab Baksi', 'Vishnu Asutosh Dasu', 'Banashri Karmakar', 'Anupam Chattopadhyay', 'Takanori Isobe']",IACR Cryptol. ePrint Arch.,2021
241,i,Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA.,"['Johann Knechtel', 'Elif Bilge Kavun', 'Francesco Regazzoni', 'Annelie Heuser', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay', 'Soumyajit Dey', 'Yunsi Fei', 'Yaacov Belenky', 'Itamar Levi', 'Tim Güneysu', 'Patrick Schaumont', 'Ilia Polian']",CoRR,2020
242,i,RAPPER: Ransomware Prevention via Performance Counters.,"['Manaar Alam', 'Sayan Sinha', 'Sarani Bhattacharya', 'Swastika Dutta', 'Debdeep Mukhopadhyay', 'Anupam Chattopadhyay']",CoRR,2020
243,i,CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay', 'Srijit Dutta', 'Ronny Ronen', 'Shahar Kvatinsky']",CoRR,2020
244,i,FlexWatts: A Power- and Workload-Aware Hybrid Power Delivery Network for Energy-Efficient Microprocessors.,"['Jawad Haj-Yahya', 'Mohammed Alser', 'Jeremie S. Kim', 'Lois Orosa', 'Efraim Rotem', 'Avi Mendelson', 'Anupam Chattopadhyay', 'Onur Mutlu']",CoRR,2020
245,i,Spatially Correlated Patterns in Adversarial Images.,"['Nandish Chattopadhyay', 'Lionell Yip En Zhi', 'Bryan Tan Bing Xing', 'Anupam Chattopadhyay']",CoRR,2020
246,i,Drop by Drop you break the rock - Exploiting generic vulnerabilities in Lattice-based PKE/KEMs using EM-based Physical Attacks.,"['Prasanna Ravi', 'Shivam Bhasin', 'Sujoy Sinha Roy', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
247,i,Fault Location Identification By Machine Learning.,"['Anubhab Baksi', 'Santanu Sarkar', 'Akhilesh Siddhanti', 'Ravi Anand', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
248,i,On Configurable SCA Countermeasures Against Single Trace Attacks for the NTT - A Performance Evaluation Study over Kyber and Dilithium on the ARM Cortex-M4.,"['Prasanna Ravi', 'Romain Poussier', 'Shivam Bhasin', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
249,i,A Novel Duplication Based Countermeasure To Statistical Ineffective Fault Analysis.,"['Anubhab Baksi', 'Vinay B. Y. Kumar', 'Banashri Karmakar', 'Shivam Bhasin', 'Dhiman Saha', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
250,i,Lattice-based Key Sharing Schemes - A Survey.,"['Prasanna Ravi', 'James Howe', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2020
251,i,Preliminary Hardware Benchmarking of a Group of Round 2 NIST Lightweight AEAD Candidates.,"['Mustafa Khairallah', 'Thomas Peyrin', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
252,i,Feeding Three Birds With One Scone: A Generic Duplication Based Countermeasure To Fault Attacks (Extended Version).,"['Anubhab Baksi', 'Shivam Bhasin', 'Jakub Breier', 'Anupam Chattopadhyay', 'Vinay B. Y. Kumar']",IACR Cryptol. ePrint Arch.,2020
253,i,On Exploiting Message Leakage in (few) NIST PQC Candidates for Practical Message Recovery and Key Recovery Attacks.,"['Prasanna Ravi', 'Shivam Bhasin', 'Sujoy Sinha Roy', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2020
254,i,New techniques for fault-tolerant decomposition of Multi-Controlled Toffoli gate.,"['Laxmidhar Biswal', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay', 'Hafizur Rahaman']",CoRR,2019
255,i,The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm.,"['Kunal Korgaonkar', 'Ronny Ronen', 'Anupam Chattopadhyay', 'Shahar Kvatinsky']",CoRR,2019
256,i,Security is an Architectural Design Constraint.,"['Prasanna Ravi', 'Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Mustafa Khairallah', 'Zakaria Najm', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2019
257,i,Improving Speed of Dilithium's Signing Procedure.,"['Prasanna Ravi', 'Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2019
258,i,On Misuse of Nonce-Misuse Resistance: Adapting Differential Fault Attacks on (few) CAESAR Winners.,"['Mustafa Khairallah', 'Shivam Bhasin', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2019
259,i,Mind the Portability: A Warriors Guide through Realistic Profiled Side-channel Analysis.,"['Shivam Bhasin', 'Anupam Chattopadhyay', 'Annelie Heuser', 'Dirmanto Jap', 'Stjepan Picek', 'Ritu Ranjan Shrivastwa']",IACR Cryptol. ePrint Arch.,2019
260,i,SPQCop: Side-channel protected Post-Quantum Cryptoprocessor.,"['Arpan Jati', 'Naina Gupta', 'Anupam Chattopadhyay', 'Somitra Kumar Sanadhya']",IACR Cryptol. ePrint Arch.,2019
261,i,Exploiting Determinism in Lattice-based Signatures - Practical Fault Attacks on pqm4 Implementations of NIST candidates.,"['Prasanna Ravi', 'Mahabir Prasad Jhanwar', 'James Howe', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2019
262,i,Generic Side-channel attacks on CCA-secure lattice-based PKE and KEM schemes.,"['Prasanna Ravi', 'Sujoy Sinha Roy', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2019
263,i,Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",CoRR,2018
264,i,RAPPER: Ransomware Prevention via Performance Counters.,"['Manaar Alam', 'Sarani Bhattacharya', 'Debdeep Mukhopadhyay', 'Anupam Chattopadhyay']",CoRR,2018
265,i,Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan', 'Rainer Leupers']",CoRR,2018
266,i,Quantum Circuits for Toom-Cook Multiplication.,"['Srijit Dutta', 'Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",CoRR,2018
267,i,Crossbar-Constrained Technology Mapping for ReRAM based In-Memory Computing.,"['Debjyoti Bhattacharjee', 'Yaswanth Tavva', 'Arvind Easwaran', 'Anupam Chattopadhyay']",CoRR,2018
268,i,Adversarial Attacks and Defences: A Survey.,"['Anirban Chakraborty', 'Manaar Alam', 'Vishal Dey', 'Anupam Chattopadhyay', 'Debdeep Mukhopadhyay']",CoRR,2018
269,i,Autonomous Vehicle: Security by Design.,"['Anupam Chattopadhyay', 'Kwok-Yan Lam']",CoRR,2018
270,i,Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA.,"['Swagata Mandal', 'Sreetama Sarkar', 'Ming Ming Wong', 'Anupam Chattopadhyay', 'Amlan Chakrabarti']",CoRR,2018
271,i,"Number ""Not"" Used Once - Key Recovery Fault Attacks on LWE Based Lattice Cryptographic Schemes.","['Prasanna Ravi', 'Shivam Bhasin', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2018
272,i,On Hardware Implementation of Tang-Maitra Boolean Functions.,"['Mustafa Khairallah', 'Anupam Chattopadhyay', 'Bimal Mandal', 'Subhamoy Maitra']",IACR Cryptol. ePrint Arch.,2018
273,i,Side-channel Assisted Existential Forgery Attack on Dilithium - A NIST PQC candidate.,"['Prasanna Ravi', 'Mahabir Prasad Jhanwar', 'James Howe', 'Anupam Chattopadhyay', 'Shivam Bhasin']",IACR Cryptol. ePrint Arch.,2018
274,i,Certificate Transparency Using Blockchain.,"['D. S. V. Madala', 'Mahabir Prasad Jhanwar', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2018
275,i,Depth-Optimal Quantum Circuit Placement for Arbitrary Topologies.,"['Debjyoti Bhattacharjee', 'Anupam Chattopadhyay']",CoRR,2017
276,i,"Differential Fault Attack on Grain v1, ACORN v3 and Lizard.","['Akhilesh Siddhanti', 'Santanu Sarkar', 'Subhamoy Maitra', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2017
277,i,Looting the LUTs : FPGA Optimization of AES and AES-like Ciphers for Authenticated Encryption.,"['Mustafa Khairallah', 'Anupam Chattopadhyay', 'Thomas Peyrin']",IACR Cryptol. ePrint Arch.,2017
278,i,Threshold Implementations of GIFT: A Trade-off Analysis.,"['Naina Gupta', 'Arpan Jati', 'Anupam Chattopadhyay', 'Somitra Kumar Sanadhya', 'Donghoon Chang']",IACR Cryptol. ePrint Arch.,2017
279,i,A Practical Fault Attack on ARX-like Ciphers with a Case Study on ChaCha20.,"['S. V. Dilip Kumar', 'Sikhar Patranabis', 'Jakub Breier', 'Debdeep Mukhopadhyay', 'Shivam Bhasin', 'Anupam Chattopadhyay', 'Anubhab Baksi']",IACR Cryptol. ePrint Arch.,2017
280,i,A Comprehensive Performance Analysis of Hardware Implementations of CAESAR Candidates.,"['Sachin Kumar', 'Jawad Haj-Yihia', 'Mustafa Khairallah', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2017
281,i,Reversible Logic Circuit Complexity Analysis via Functional Decomposition.,"['Anupam Chattopadhyay', 'Anubhab Baksi']",CoRR,2016
282,i,Ancilla-free Reversible Logic Synthesis via Sorting.,"['Anupam Chattopadhyay', 'Sharif Md Khairul Hossain']",CoRR,2016
283,i,Accelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",CoRR,2016
284,i,Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.,"['Farhad Merchant', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",CoRR,2016
285,i,Efficient Realization of Householder Transform through Algorithm-Architecture Co-design for Acceleration of QR Factorization.,"['Farhad Merchant', 'Tarun Vatwani', 'Anupam Chattopadhyay', 'Soumyendu Raha', 'S. K. Nandy', 'Ranjani Narayan']",CoRR,2016
286,i,A Sound and Complete Axiomatization of Majority-n Logic.,"['Luca Gaetano Amarù', 'Pierre-Emmanuel Gaillardon', 'Anupam Chattopadhyay', 'Giovanni De Micheli']",CoRR,2015
287,i,TriviA: A Fast and Secure Authenticated Encryption Scheme.,"['Avik Chakraborti', 'Anupam Chattopadhyay', 'Muhammad Hassan', 'Mridul Nandi']",IACR Cryptol. ePrint Arch.,2015
288,i,Complexity Analysis of Reversible Logic Synthesis.,"['Anupam Chattopadhyay', 'Chander Chandak', 'Kaushik Chakraborty']",CoRR,2014
289,i,Ancilla-Quantum Cost Trade-off during Reversible Logic Synthesis using Exclusive Sum-of-Products.,"['Anupam Chattopadhyay', 'Nilanjan Pal', 'Soumajit Majumder']",CoRR,2014
290,i,Designing Parity Preserving Reversible Circuits.,"['Goutam Paul', 'Anupam Chattopadhyay', 'Chander Chandak']",CoRR,2013
291,i,Optimized GPU Implementation and Performance Analysis of HC Series of Stream Ciphers.,"['Ayesha Khalid', 'Deblin Bagchi', 'Goutam Paul', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2013
292,i,Three Snakes in One Hole: A 67 Gbps Flexible Hardware for SOSEMANUK with Optional Serpent and SNOW 2.0 Modes.,"['Goutam Paul', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2013
293,i,Quad-RC4: Merging Four RC4 States towards a 32-bit Stream Cipher.,"['Goutam Paul', 'Subhamoy Maitra', 'Anupam Chattopadhyay']",IACR Cryptol. ePrint Arch.,2013
294,i,Designing Integrated Accelerator for Stream Ciphers with Structural Similarities.,"['Sourav Sen Gupta', 'Anupam Chattopadhyay', 'Ayesha Khalid']",IACR Cryptol. ePrint Arch.,2012
295,e,"Security, Privacy, and Applied Cryptography Engineering - 8th International Conference, SPACE 2018, Kanpur, India, December 15-19, 2018, Proceedings.","['Anupam Chattopadhyay', 'Chester Rebeiro', 'Yuval Yarom']",Lecture Notes in Computer Science,2018
