$date
	Mon Nov 06 23:13:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! mux_out $end
$var reg 1 " din_0 $end
$var reg 1 # din_1 $end
$var reg 1 $ sel $end
$scope module mux1 $end
$var wire 1 " din_0 $end
$var wire 1 # din_1 $end
$var wire 1 ! mux_out $end
$var wire 1 $ sel $end
$var wire 1 % w_and1 $end
$var wire 1 & w_and2 $end
$var wire 1 ' w_not1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
1#
0"
0!
$end
#5
1!
0'
1&
1$
#10
0!
1'
0&
0$
#15
1!
0'
1&
1$
#20
0!
1'
0&
0$
#25
1!
0'
1&
1$
#30
0!
1'
0&
0$
#35
1!
0'
1&
1$
#40
0!
1'
0&
0$
#45
1!
0'
1&
1$
#50
0!
1'
0&
0$
#55
1!
0'
1&
1$
#60
0!
1'
0&
0$
#65
1!
0'
1&
1$
#70
0!
1'
0&
0$
#75
1!
0'
1&
1$
#80
0!
1'
0&
0$
#85
1!
0'
1&
1$
#90
0!
1'
0&
0$
#95
1!
0'
1&
1$
#100
0!
1'
0&
0$
