# do SeqDetector_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula9/Parte1/SeqDetFSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:49 on May 31,2022
# vcom -reportprogress 300 -93 -work work /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula9/Parte1/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 10:10:49 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula9/Parte1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:53 on May 31,2022
# vcom -reportprogress 300 -work work /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula9/Parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 10:10:53 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb
# vsim work.seqdetfsm_tb 
# Start time: 10:10:56 on May 31,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_Xin
add wave -position end  sim:/seqdetfsm_tb/s_Yout
run
run
# End time: 10:12:53 on May 31,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
