

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Tue Jan  9 16:03:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1922|     1922|  19.220 us|  19.220 us|  1922|  1922|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_col_zxi2mat  |     1920|     1920|         2|          1|          1|  1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    103|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_191_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_condition_217                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_220                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_225                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   1|           1|           1|
    |icmp_ln133_fu_185_p2              |      icmp|   0|  0|  11|          11|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |or_ln139_fu_197_p2                |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          31|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_last_phi_fu_148_p4   |  13|          3|    1|          3|
    |ap_phi_mux_start_phi_fu_159_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3            |   9|          2|   11|         22|
    |axi_data_fu_84                  |   9|          2|   24|         48|
    |axi_last_fu_80                  |   9|          2|    1|          2|
    |j_fu_76                         |   9|          2|   11|         22|
    |last_reg_145                    |   9|          2|    1|          2|
    |srcImg_data_blk_n               |   9|          2|    1|          2|
    |src_TDATA_blk_n                 |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 103|         23|   54|        109|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_84           |  24|   0|   24|          0|
    |axi_last_fu_80           |   1|   0|    1|          0|
    |icmp_ln133_reg_259       |   1|   0|    1|          0|
    |j_fu_76                  |  11|   0|   11|          0|
    |last_reg_145             |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|src_TVALID                  |   in|    1|        axis|                                                        src_V_data_V|       pointer|
|src_TDATA                   |   in|   24|        axis|                                                        src_V_data_V|       pointer|
|srcImg_data_din             |  out|   24|     ap_fifo|                                                         srcImg_data|       pointer|
|srcImg_data_num_data_valid  |   in|    2|     ap_fifo|                                                         srcImg_data|       pointer|
|srcImg_data_fifo_cap        |   in|    2|     ap_fifo|                                                         srcImg_data|       pointer|
|srcImg_data_full_n          |   in|    1|     ap_fifo|                                                         srcImg_data|       pointer|
|srcImg_data_write           |  out|    1|     ap_fifo|                                                         srcImg_data|       pointer|
|start_2                     |   in|    1|     ap_none|                                                             start_2|        scalar|
|axi_data_2                  |   in|   24|     ap_none|                                                          axi_data_2|        scalar|
|axi_last_2                  |   in|    1|     ap_none|                                                          axi_last_2|        scalar|
|src_TREADY                  |  out|    1|        axis|                                                        src_V_dest_V|       pointer|
|src_TDEST                   |   in|    1|        axis|                                                        src_V_dest_V|       pointer|
|src_TKEEP                   |   in|    3|        axis|                                                        src_V_keep_V|       pointer|
|src_TSTRB                   |   in|    3|        axis|                                                        src_V_strb_V|       pointer|
|src_TUSER                   |   in|    1|        axis|                                                        src_V_user_V|       pointer|
|src_TLAST                   |   in|    1|        axis|                                                        src_V_last_V|       pointer|
|src_TID                     |   in|    1|        axis|                                                          src_V_id_V|       pointer|
|last_out                    |  out|    1|      ap_vld|                                                            last_out|       pointer|
|last_out_ap_vld             |  out|    1|      ap_vld|                                                            last_out|       pointer|
|axi_data_5_out              |  out|   24|      ap_vld|                                                      axi_data_5_out|       pointer|
|axi_data_5_out_ap_vld       |  out|    1|      ap_vld|                                                      axi_data_5_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

