{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591468750060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591468750074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 19:39:09 2020 " "Processing started: Sat Jun 06 19:39:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591468750074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591468750074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verificaMoore -c verificaMoore " "Command: quartus_map --read_settings_files=on --write_settings_files=off verificaMoore -c verificaMoore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591468750075 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591468751044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "verificaMoore.vhd " "Can't analyze file -- file verificaMoore.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1591468773736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica_moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verifica_moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verificaMoore-arch " "Found design unit 1: verificaMoore-arch" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591468774670 ""} { "Info" "ISGN_ENTITY_NAME" "1 verificaMoore " "Found entity 1: verificaMoore" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591468774670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591468774670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verificaMoore " "Elaborating entity \"verificaMoore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591468774735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_moore verifica_moore.vhd(62) " "VHDL Process Statement warning at verifica_moore.vhd(62): signal \"saida_moore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591468774738 "|verificaMoore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_moore verifica_moore.vhd(68) " "VHDL Process Statement warning at verifica_moore.vhd(68): signal \"saida_moore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591468774738 "|verificaMoore"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_mealy verifica_moore.vhd(57) " "VHDL Process Statement warning at verifica_moore.vhd(57): inferring latch(es) for signal or variable \"saida_mealy\", which holds its previous value in one or more paths through the process" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591468774738 "|verificaMoore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_mealy verifica_moore.vhd(57) " "Inferred latch for \"saida_mealy\" at verifica_moore.vhd(57)" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591468774738 "|verificaMoore"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_mealy\$latch " "Latch saida_mealy\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateMealy_reg " "Ports D and ENA on the latch are fed by the same signal stateMealy_reg" {  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591468775695 ""}  } { { "verifica_moore.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/verificaMoore/verifica_moore.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591468775695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591468775866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591468776638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591468776638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591468776743 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591468776743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591468776743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591468776743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591468776823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 19:39:36 2020 " "Processing ended: Sat Jun 06 19:39:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591468776823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591468776823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591468776823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591468776823 ""}
