#! /home/haiyan/Research/yosys-sta/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-53-g30f1de906)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55556daac500 .scope module, "simple_alu_tb" "simple_alu_tb" 2 1;
 .timescale 0 0;
v0x55556dadd740_0 .var "a", 3 0;
v0x55556dadd820_0 .var "b", 3 0;
v0x55556dadd8c0_0 .var "op", 1 0;
v0x55556dadd990_0 .net "result", 3 0, v0x55556dadd4b0_0;  1 drivers
v0x55556dadda60_0 .net "zero_flag", 0 0, v0x55556dadd590_0;  1 drivers
S_0x55556dab1f50 .scope module, "uut" "simple_alu" 2 13, 3 1 0, S_0x55556daac500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0x55556dab2190_0 .net "a", 3 0, v0x55556dadd740_0;  1 drivers
v0x55556dadd310_0 .net "b", 3 0, v0x55556dadd820_0;  1 drivers
v0x55556dadd3f0_0 .net "op", 1 0, v0x55556dadd8c0_0;  1 drivers
v0x55556dadd4b0_0 .var "result", 3 0;
v0x55556dadd590_0 .var "zero_flag", 0 0;
E_0x55556da778e0 .event anyedge, v0x55556dadd3f0_0, v0x55556dab2190_0, v0x55556dadd310_0, v0x55556dadd4b0_0;
    .scope S_0x55556dab1f50;
T_0 ;
    %wait E_0x55556da778e0;
    %load/vec4 v0x55556dadd3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd4b0_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55556dab2190_0;
    %load/vec4 v0x55556dadd310_0;
    %add;
    %store/vec4 v0x55556dadd4b0_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55556dab2190_0;
    %load/vec4 v0x55556dadd310_0;
    %sub;
    %store/vec4 v0x55556dadd4b0_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55556dab2190_0;
    %load/vec4 v0x55556dadd310_0;
    %and;
    %store/vec4 v0x55556dadd4b0_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55556dab2190_0;
    %load/vec4 v0x55556dadd310_0;
    %or;
    %store/vec4 v0x55556dadd4b0_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55556dadd4b0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55556dadd590_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55556daac500;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "simple_alu_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55556daac500 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Test Case 1: a=0, b=0, op=ADD -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "Test Case 2: a=1, b=1, op=ADD -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "Test Case 3: a=0, b=0, op=SUB -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "Test Case 4: a=1, b=1, op=SUB -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "Test Case 5: a=0, b=0, op=AND -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 65 "$display", "Test Case 6: a=1, b=1, op=AND -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 72 "$display", "Test Case 7: a=0, b=0, op=OR -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 79 "$display", "Test Case 8: a=1, b=1, op=OR -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 86 "$display", "Test Case 9: a=7, b=7, op=ADD -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 93 "$display", "Test Case 10: a=7, b=0, op=SUB -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 100 "$display", "Test Case 11: a=15, b=15, op=AND -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 107 "$display", "Test Case 12: a=15, b=15, op=OR -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 114 "$display", "Test Case 13: a=8, b=8, op=ADD -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 121 "$display", "Test Case 14: a=0, b=8, op=SUB -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 128 "$display", "Test Case 15: a=5, b=3, op=ADD -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 135 "$display", "Test Case 16: a=10, b=5, op=SUB -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 142 "$display", "Test Case 17: a=3, b=5, op=AND -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 149 "$display", "Test Case 18: a=12, b=13, op=OR -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556dadd820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55556dadd8c0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 156 "$display", "Test Case 19: a=0, b=0, op=INVALID -> result=%b, zero_flag=%b", v0x55556dadd990_0, v0x55556dadda60_0 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simple_alu_tb.v";
    "test_simple_alu.v";
