Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/root/FPGA-MISC/FIFO_TEST/fifo_tb_isim_beh.exe" -prj "/root/FPGA-MISC/FIFO_TEST/fifo_tb_beh.prj" "work.fifo_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/root/FPGA-MISC/FIFO_TEST/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/root/FPGA-MISC/FIFO_TEST/fifo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100652 KB
Fuse CPU Usage: 1490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(8,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,4,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,4,"Blan...]
Compiling architecture fifo_a of entity fifo [fifo_default]
Compiling architecture behavior of entity fifo_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /root/FPGA-MISC/FIFO_TEST/fifo_tb_isim_beh.exe
Fuse Memory Usage: 213652 KB
Fuse CPU Usage: 1620 ms
GCC CPU Usage: 170 ms
