# Verilog-RTL-Design
This is my learning as I progress my career towards ASIC Design &amp; Verification 
