git clone --depth 1 --no-tags https://github.com/TIANYU-Li-HFUT/Smartpark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312959197
git clone --depth 1 --no-tags https://github.com/FINE3-max/DSST-tracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312967491
git clone --depth 1 --no-tags https://github.com/ishaan-bose/Ima-make-A-CPU-from-scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314723273
git clone --depth 1 --no-tags https://github.com/ARMINPAN/Verilog-HWs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314662428
git clone --depth 1 --no-tags https://github.com/cpantel/HardwareMalwareSupervisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312122256
git clone --depth 1 --no-tags https://github.com/wtfuzz/cyclone10-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316670853
git clone --depth 1 --no-tags https://github.com/XIAO-V/Handwriting_digits_detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312956608
git clone --depth 1 --no-tags https://github.com/myminieye/Runber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313173227
git clone --depth 1 --no-tags https://github.com/rileychin/50.002-1D-GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313099912
git clone --depth 1 --no-tags https://github.com/mohithsathyanarayanan/caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315093141
git clone --depth 1 --no-tags https://github.com/khaizon/1DFlashQuantumTunneling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313208519
git clone --depth 1 --no-tags https://github.com/lloo099/MIPI_VA-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313499171
git clone --depth 1 --no-tags https://github.com/supleed2/ELEC50010-IAC-CW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314504750
git clone --depth 1 --no-tags https://github.com/pat19218/Proyecto_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314712581
git clone --depth 1 --no-tags https://github.com/keven-deoliveira/FPGA-DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313417050
git clone --depth 1 --no-tags https://github.com/Nastya880/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315724122
git clone --depth 1 --no-tags https://github.com/thegamingbot/16-bit-5-2-Compression-Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312585975
git clone --depth 1 --no-tags https://github.com/thegamingbot/32-bit-15-4-Compression-Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312588165
git clone --depth 1 --no-tags https://github.com/eemans21/Creating-Different-Circuits-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314593766
git clone --depth 1 --no-tags https://github.com/Dhruval360/16-bit-Shift-adder-Serial-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312786903
git clone --depth 1 --no-tags https://github.com/li-t2016/AHB-SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313407759
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/fpga-base-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312862202
git clone --depth 1 --no-tags https://github.com/kargaranamir/Sobel-Filter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316559325
git clone --depth 1 --no-tags https://github.com/HayXaQAQ/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312995404
git clone --depth 1 --no-tags https://github.com/kmisimn76/Spartan3_200_MLP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313926864
git clone --depth 1 --no-tags https://github.com/dac2021-submission/dac2021-submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315077890
git clone --depth 1 --no-tags https://github.com/mwwhited/EmbeddedBakery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315966439
git clone --depth 1 --no-tags https://github.com/zzp1012/cache-verilog-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312483371
git clone --depth 1 --no-tags https://github.com/PhoenixTAN/Computer-Organizaion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313501182
git clone --depth 1 --no-tags https://github.com/Yuming-s-Project/FPGA_Car_Racing_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314648177
git clone --depth 1 --no-tags https://github.com/nuclearliu/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315038464
git clone --depth 1 --no-tags https://github.com/povik/wiretrace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313675691
git clone --depth 1 --no-tags https://github.com/albertomata8/Digitales2-PCI_capa_transmision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313844048
git clone --depth 1 --no-tags https://github.com/ninlar/DistanceLED-Altera-Cyclone-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314130682
git clone --depth 1 --no-tags https://github.com/milovanovic/spectrometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316012955
git clone --depth 1 --no-tags https://github.com/wansizhe/MIPSCPU-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316171161
git clone --depth 1 --no-tags https://github.com/za1nrkhan/Ghazi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315978966
git clone --depth 1 --no-tags https://github.com/neeldug/elec50010-2020-cpu-cw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315979113
git clone --depth 1 --no-tags https://github.com/TaoTao-real/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312617615
git clone --depth 1 --no-tags https://github.com/zyp351791/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312530075
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316655521
git clone --depth 1 --no-tags https://github.com/my123123123/digital_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312970603
git clone --depth 1 --no-tags https://github.com/chmo2019/EC311_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313969196
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316507548
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/pipe_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316173940
git clone --depth 1 --no-tags https://github.com/ntsdwkr/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312232022
git clone --depth 1 --no-tags https://github.com/Renliang-dotcom/USTB_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314614886
git clone --depth 1 --no-tags https://github.com/Tony14235/16-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312195503
git clone --depth 1 --no-tags https://github.com/Alaa-Morsy/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314876914
git clone --depth 1 --no-tags https://github.com/dsheffie/sudoku-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312611891
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/advance-system-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313240152
git clone --depth 1 --no-tags https://github.com/yiqiu-sys/FPGA_Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312989805
git clone --depth 1 --no-tags https://github.com/levi-8896032/anlgic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312968561
git clone --depth 1 --no-tags https://github.com/blairtyx/SCD_64bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313435575
git clone --depth 1 --no-tags https://github.com/Zwang1680/ECE154A_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313437826
git clone --depth 1 --no-tags https://github.com/emwilbanks/SPLICE_SL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313069431
git clone --depth 1 --no-tags https://github.com/Tatev2919/Sequence_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314304261
git clone --depth 1 --no-tags https://github.com/Tatev2919/Led_animation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314314909
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/Proyecto_uP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314342773
git clone --depth 1 --no-tags https://github.com/emwilbanks/SE18_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313069264
git clone --depth 1 --no-tags https://github.com/Aarya03/High-Speed-ALU-Processor-in-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313021774
git clone --depth 1 --no-tags https://github.com/kilimanj4r0/simple_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314275629
git clone --depth 1 --no-tags https://github.com/piyawat-at/CPE223_Final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314455812
git clone --depth 1 --no-tags https://github.com/alinaj2110/DDCO-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313911509
git clone --depth 1 --no-tags https://github.com/h20190097/BITS-G540.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315839093
git clone --depth 1 --no-tags https://github.com/ben-0220/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316272130
git clone --depth 1 --no-tags https://github.com/shivanshu-sahoo/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316321140
git clone --depth 1 --no-tags https://github.com/jedmijares/Tangled-Qat-Team-47.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314634396
git clone --depth 1 --no-tags https://github.com/wansizhe/DigitalLogic-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316162508
git clone --depth 1 --no-tags https://github.com/dclay0324/Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313630087
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/iob-soc-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313679745
git clone --depth 1 --no-tags https://github.com/huaixil/off_chip_sec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313167825
git clone --depth 1 --no-tags https://github.com/manueldamiani/ISA_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313568741
git clone --depth 1 --no-tags https://github.com/NadavAshkenazi/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313606295
git clone --depth 1 --no-tags https://github.com/mazy1998/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313324232
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_qflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313461447
git clone --depth 1 --no-tags https://github.com/josephtnguyen/VGA_pong_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313196015
git clone --depth 1 --no-tags https://github.com/Adair2028/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312977412
git clone --depth 1 --no-tags https://github.com/tianhanGo/2020FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312965984
git clone --depth 1 --no-tags https://github.com/lukemyh123/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315203000
git clone --depth 1 --no-tags https://github.com/shinco0327/Verilog_Fianl_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315265591
git clone --depth 1 --no-tags https://github.com/hayleydmartinez/solitaire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315410234
git clone --depth 1 --no-tags https://github.com/Bruhath10/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316732676
git clone --depth 1 --no-tags https://github.com/Tatev2919/Out_divider_PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314310738
git clone --depth 1 --no-tags https://github.com/lam19267/uP_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315175543
git clone --depth 1 --no-tags https://github.com/shananjana/SmartCounter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314432458
git clone --depth 1 --no-tags https://github.com/malcolmmcswain/141l-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314392887
git clone --depth 1 --no-tags https://github.com/carmenhg/EC311_Fall2020_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316067815
git clone --depth 1 --no-tags https://github.com/barawn/pueo-rfsoc-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315735012
git clone --depth 1 --no-tags https://github.com/renatoseb/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315707202
git clone --depth 1 --no-tags https://github.com/HaianhC/C-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315676999
git clone --depth 1 --no-tags https://github.com/LoesterFranco/sky130A-prebuilt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312580192
git clone --depth 1 --no-tags https://github.com/TszwangKo/mine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312482790
git clone --depth 1 --no-tags https://github.com/Arthur-Chang016/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316784244
git clone --depth 1 --no-tags https://github.com/blake-c-aggienetwork/blakesLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316620059
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Qflow_Synthesis_physical_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312604605
git clone --depth 1 --no-tags https://github.com/hadongzhu/music_strip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312980624
