// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_mq_pointer_table_500_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mq_pointerUpdFifo_dout,
        mq_pointerUpdFifo_num_data_valid,
        mq_pointerUpdFifo_fifo_cap,
        mq_pointerUpdFifo_empty_n,
        mq_pointerUpdFifo_read,
        mq_pointerReqFifo_dout,
        mq_pointerReqFifo_num_data_valid,
        mq_pointerReqFifo_fifo_cap,
        mq_pointerReqFifo_empty_n,
        mq_pointerReqFifo_read,
        mq_pointerRspFifo_din,
        mq_pointerRspFifo_num_data_valid,
        mq_pointerRspFifo_fifo_cap,
        mq_pointerRspFifo_full_n,
        mq_pointerRspFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] mq_pointerUpdFifo_dout;
input  [1:0] mq_pointerUpdFifo_num_data_valid;
input  [1:0] mq_pointerUpdFifo_fifo_cap;
input   mq_pointerUpdFifo_empty_n;
output   mq_pointerUpdFifo_read;
input  [31:0] mq_pointerReqFifo_dout;
input  [1:0] mq_pointerReqFifo_num_data_valid;
input  [1:0] mq_pointerReqFifo_fifo_cap;
input   mq_pointerReqFifo_empty_n;
output   mq_pointerReqFifo_read;
output  [47:0] mq_pointerRspFifo_din;
input  [1:0] mq_pointerRspFifo_num_data_valid;
input  [1:0] mq_pointerRspFifo_fifo_cap;
input   mq_pointerRspFifo_full_n;
output   mq_pointerRspFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mq_pointerUpdFifo_read;
reg mq_pointerReqFifo_read;
reg[47:0] mq_pointerRspFifo_din;
reg mq_pointerRspFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_76_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_428;
wire   [0:0] or_ln146_fu_284_p2;
reg    ap_predicate_op38_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_428_pp0_iter2_reg;
reg   [0:0] or_ln146_reg_461;
reg   [0:0] or_ln146_reg_461_pp0_iter2_reg;
reg   [0:0] tmp_reg_476;
reg   [0:0] tmp_reg_476_pp0_iter2_reg;
reg    ap_predicate_op94_write_state4;
reg   [0:0] mq_isLocked_load_reg_453;
reg   [0:0] mq_isLocked_load_reg_453_pp0_iter2_reg;
reg    ap_predicate_op101_write_state4;
reg   [0:0] mq_wait_load_reg_457;
reg   [0:0] mq_wait_load_reg_457_pp0_iter2_reg;
reg    ap_predicate_op108_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] mq_lockedKey_V;
reg   [0:0] mq_isLocked;
wire   [8:0] ptr_table_head_V_address0;
reg    ptr_table_head_V_ce0;
reg    ptr_table_head_V_we0;
reg   [8:0] ptr_table_head_V_address1;
reg    ptr_table_head_V_ce1;
wire   [15:0] ptr_table_head_V_q1;
wire   [8:0] ptr_table_tail_V_address0;
reg    ptr_table_tail_V_ce0;
reg    ptr_table_tail_V_we0;
reg   [8:0] ptr_table_tail_V_address1;
reg    ptr_table_tail_V_ce1;
wire   [15:0] ptr_table_tail_V_q1;
wire   [8:0] ptr_table_valid_address0;
reg    ptr_table_valid_ce0;
reg    ptr_table_valid_we0;
reg   [8:0] ptr_table_valid_address1;
reg    ptr_table_valid_ce1;
wire   [0:0] ptr_table_valid_q1;
reg   [0:0] mq_wait;
reg   [15:0] mq_request_key_V;
reg    mq_pointerUpdFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    mq_pointerReqFifo_blk_n;
reg    mq_pointerRspFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_428_pp0_iter1_reg;
wire   [15:0] udpate_key_V_fu_234_p1;
reg   [15:0] udpate_key_V_reg_432;
reg   [15:0] udpate_entry_head_V_reg_438;
reg   [15:0] udpate_entry_tail_V_reg_443;
reg   [0:0] udpate_entry_valid_reg_448;
wire   [0:0] mq_isLocked_load_load_fu_270_p1;
wire   [0:0] mq_wait_load_load_fu_280_p1;
reg   [15:0] mq_request_key_V_load_reg_465;
wire   [15:0] trunc_ln148_fu_294_p1;
reg   [15:0] trunc_ln148_reg_470;
wire   [0:0] tmp_fu_304_p3;
wire   [63:0] zext_ln541_fu_348_p1;
wire   [63:0] zext_ln541_4_fu_365_p1;
wire   [63:0] zext_ln541_6_fu_371_p1;
wire   [63:0] zext_ln541_5_fu_377_p1;
wire   [0:0] icmp_ln1019_fu_354_p2;
wire   [0:0] tmp_i_254_nbreadreq_fu_90_p3;
wire   [47:0] zext_ln155_fu_393_p1;
reg    ap_block_pp0_stage0_01001;
wire   [47:0] zext_ln155_1_fu_408_p1;
wire   [47:0] zext_ln167_fu_423_p1;
wire   [0:0] xor_ln146_fu_274_p2;
wire   [32:0] tmp_131_i_fu_383_p4;
wire   [32:0] tmp_133_i_fu_398_p4;
wire   [32:0] tmp_132_i_fu_413_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_413;
reg    ap_condition_418;
reg    ap_condition_421;
reg    ap_condition_412;
reg    ap_condition_430;
reg    ap_condition_434;
reg    ap_condition_427;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 mq_lockedKey_V = 16'd0;
#0 mq_isLocked = 1'd0;
#0 mq_wait = 1'd0;
#0 mq_request_key_V = 16'd0;
end

rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_head_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_head_V_address0),
    .ce0(ptr_table_head_V_ce0),
    .we0(ptr_table_head_V_we0),
    .d0(udpate_entry_head_V_reg_438),
    .address1(ptr_table_head_V_address1),
    .ce1(ptr_table_head_V_ce1),
    .q1(ptr_table_head_V_q1)
);

rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_tail_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_tail_V_address0),
    .ce0(ptr_table_tail_V_ce0),
    .we0(ptr_table_tail_V_we0),
    .d0(udpate_entry_tail_V_reg_443),
    .address1(ptr_table_tail_V_address1),
    .ce1(ptr_table_tail_V_ce1),
    .q1(ptr_table_tail_V_q1)
);

rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_valid_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_valid_address0),
    .ce0(ptr_table_valid_ce0),
    .we0(ptr_table_valid_we0),
    .d0(udpate_entry_valid_reg_448),
    .address1(ptr_table_valid_address1),
    .ce1(ptr_table_valid_ce1),
    .q1(ptr_table_valid_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_428 == 1'd1) & (icmp_ln1019_fu_354_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_isLocked <= 1'd0;
    end else if ((((or_ln146_fu_284_p2 == 1'd0) & (tmp_i_reg_428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_fu_304_p3 == 1'd1) & (mq_isLocked_load_load_fu_270_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln146_fu_284_p2 == 1'd1) & (tmp_i_reg_428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (mq_wait_load_load_fu_280_p1 == 1'd1) & (mq_isLocked_load_load_fu_270_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        mq_isLocked <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((or_ln146_fu_284_p2 == 1'd1) & (mq_wait_load_load_fu_280_p1 == 1'd1))) begin
            mq_lockedKey_V <= mq_request_key_V;
        end else if (((or_ln146_fu_284_p2 == 1'd0) & (tmp_fu_304_p3 == 1'd1))) begin
            mq_lockedKey_V <= trunc_ln148_fu_294_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((1'b1 == ap_condition_421)) begin
            mq_wait <= 1'd0;
        end else if ((1'b1 == ap_condition_418)) begin
            mq_wait <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_isLocked_load_reg_453 <= mq_isLocked;
        tmp_i_reg_428 <= tmp_i_nbreadreq_fu_76_p3;
        tmp_i_reg_428_pp0_iter1_reg <= tmp_i_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mq_isLocked_load_reg_453_pp0_iter2_reg <= mq_isLocked_load_reg_453;
        mq_wait_load_reg_457_pp0_iter2_reg <= mq_wait_load_reg_457;
        or_ln146_reg_461_pp0_iter2_reg <= or_ln146_reg_461;
        tmp_i_reg_428_pp0_iter2_reg <= tmp_i_reg_428_pp0_iter1_reg;
        tmp_reg_476_pp0_iter2_reg <= tmp_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln146_fu_284_p2 == 1'd0) & (tmp_i_reg_428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_request_key_V <= trunc_ln148_fu_294_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_428 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_request_key_V_load_reg_465 <= mq_request_key_V;
        mq_wait_load_reg_457 <= mq_wait;
        or_ln146_reg_461 <= or_ln146_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln146_fu_284_p2 == 1'd0) & (tmp_i_reg_428 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_476 <= mq_pointerReqFifo_dout[32'd16];
        trunc_ln148_reg_470 <= trunc_ln148_fu_294_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        udpate_entry_head_V_reg_438 <= {{mq_pointerUpdFifo_dout[31:16]}};
        udpate_entry_tail_V_reg_443 <= {{mq_pointerUpdFifo_dout[47:32]}};
        udpate_entry_valid_reg_448 <= mq_pointerUpdFifo_dout[64'd48];
        udpate_key_V_reg_432 <= udpate_key_V_fu_234_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mq_pointerReqFifo_blk_n = mq_pointerReqFifo_empty_n;
    end else begin
        mq_pointerReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_pointerReqFifo_read = 1'b1;
    end else begin
        mq_pointerReqFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op94_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op108_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op101_write_state4 == 1'b1)))) begin
        mq_pointerRspFifo_blk_n = mq_pointerRspFifo_full_n;
    end else begin
        mq_pointerRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op108_write_state4 == 1'b1)) begin
            mq_pointerRspFifo_din = zext_ln167_fu_423_p1;
        end else if ((ap_predicate_op101_write_state4 == 1'b1)) begin
            mq_pointerRspFifo_din = zext_ln155_1_fu_408_p1;
        end else if ((ap_predicate_op94_write_state4 == 1'b1)) begin
            mq_pointerRspFifo_din = zext_ln155_fu_393_p1;
        end else begin
            mq_pointerRspFifo_din = 'bx;
        end
    end else begin
        mq_pointerRspFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op94_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op108_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op101_write_state4 == 1'b1)))) begin
        mq_pointerRspFifo_write = 1'b1;
    end else begin
        mq_pointerRspFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mq_pointerUpdFifo_blk_n = mq_pointerUpdFifo_empty_n;
    end else begin
        mq_pointerUpdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mq_pointerUpdFifo_read = 1'b1;
    end else begin
        mq_pointerUpdFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((1'b1 == ap_condition_434)) begin
            ptr_table_head_V_address1 = zext_ln541_5_fu_377_p1;
        end else if ((1'b1 == ap_condition_430)) begin
            ptr_table_head_V_address1 = zext_ln541_6_fu_371_p1;
        end else if (((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0))) begin
            ptr_table_head_V_address1 = zext_ln541_4_fu_365_p1;
        end else begin
            ptr_table_head_V_address1 = 'bx;
        end
    end else begin
        ptr_table_head_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_head_V_ce0 = 1'b1;
    end else begin
        ptr_table_head_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((mq_isLocked_load_reg_453 == 1'd0) & (or_ln146_reg_461 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (mq_wait_load_reg_457 == 1'd1)) | ((mq_isLocked_load_reg_453 == 1'd0) & (tmp_reg_476 == 1'd1) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_head_V_ce1 = 1'b1;
    end else begin
        ptr_table_head_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_428 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_head_V_we0 = 1'b1;
    end else begin
        ptr_table_head_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((1'b1 == ap_condition_434)) begin
            ptr_table_tail_V_address1 = zext_ln541_5_fu_377_p1;
        end else if ((1'b1 == ap_condition_430)) begin
            ptr_table_tail_V_address1 = zext_ln541_6_fu_371_p1;
        end else if (((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0))) begin
            ptr_table_tail_V_address1 = zext_ln541_4_fu_365_p1;
        end else begin
            ptr_table_tail_V_address1 = 'bx;
        end
    end else begin
        ptr_table_tail_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_tail_V_ce0 = 1'b1;
    end else begin
        ptr_table_tail_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((mq_isLocked_load_reg_453 == 1'd0) & (or_ln146_reg_461 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (mq_wait_load_reg_457 == 1'd1)) | ((mq_isLocked_load_reg_453 == 1'd0) & (tmp_reg_476 == 1'd1) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_tail_V_ce1 = 1'b1;
    end else begin
        ptr_table_tail_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_428 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_tail_V_we0 = 1'b1;
    end else begin
        ptr_table_tail_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((1'b1 == ap_condition_434)) begin
            ptr_table_valid_address1 = zext_ln541_5_fu_377_p1;
        end else if ((1'b1 == ap_condition_430)) begin
            ptr_table_valid_address1 = zext_ln541_6_fu_371_p1;
        end else if (((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0))) begin
            ptr_table_valid_address1 = zext_ln541_4_fu_365_p1;
        end else begin
            ptr_table_valid_address1 = 'bx;
        end
    end else begin
        ptr_table_valid_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_valid_ce0 = 1'b1;
    end else begin
        ptr_table_valid_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((mq_isLocked_load_reg_453 == 1'd0) & (or_ln146_reg_461 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (mq_wait_load_reg_457 == 1'd1)) | ((mq_isLocked_load_reg_453 == 1'd0) & (tmp_reg_476 == 1'd1) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_476 == 1'd0) & (or_ln146_reg_461 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_valid_ce1 = 1'b1;
    end else begin
        ptr_table_valid_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_428 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ptr_table_valid_we0 = 1'b1;
    end else begin
        ptr_table_valid_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state2 == 1'b1) & (mq_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (mq_pointerUpdFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op94_write_state4 == 1'b1) & (mq_pointerRspFifo_full_n == 1'b0)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op108_write_state4 == 1'b1)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op101_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state2 == 1'b1) & (mq_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (mq_pointerUpdFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op94_write_state4 == 1'b1) & (mq_pointerRspFifo_full_n == 1'b0)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op108_write_state4 == 1'b1)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op101_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state2 == 1'b1) & (mq_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (mq_pointerUpdFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op94_write_state4 == 1'b1) & (mq_pointerRspFifo_full_n == 1'b0)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op108_write_state4 == 1'b1)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op101_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (mq_pointerUpdFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op38_read_state2 == 1'b1) & (mq_pointerReqFifo_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op94_write_state4 == 1'b1) & (mq_pointerRspFifo_full_n == 1'b0)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op108_write_state4 == 1'b1)) | ((mq_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op101_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_412 = ((tmp_i_reg_428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_413 = ((tmp_i_reg_428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (mq_isLocked_load_load_fu_270_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_418 = ((or_ln146_fu_284_p2 == 1'd0) & (tmp_fu_304_p3 == 1'd1) & (mq_isLocked_load_load_fu_270_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_421 = ((or_ln146_fu_284_p2 == 1'd1) & (mq_wait_load_load_fu_280_p1 == 1'd1) & (mq_isLocked_load_load_fu_270_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_427 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_428_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_430 = ((mq_isLocked_load_reg_453 == 1'd0) & (tmp_reg_476 == 1'd1) & (or_ln146_reg_461 == 1'd0));
end

always @ (*) begin
    ap_condition_434 = ((mq_isLocked_load_reg_453 == 1'd0) & (or_ln146_reg_461 == 1'd1) & (mq_wait_load_reg_457 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op101_write_state4 = ((mq_isLocked_load_reg_453_pp0_iter2_reg == 1'd0) & (tmp_reg_476_pp0_iter2_reg == 1'd1) & (or_ln146_reg_461_pp0_iter2_reg == 1'd0) & (tmp_i_reg_428_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_write_state4 = ((mq_isLocked_load_reg_453_pp0_iter2_reg == 1'd0) & (or_ln146_reg_461_pp0_iter2_reg == 1'd1) & (tmp_i_reg_428_pp0_iter2_reg == 1'd0) & (mq_wait_load_reg_457_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op38_read_state2 = ((or_ln146_fu_284_p2 == 1'd0) & (tmp_i_reg_428 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_write_state4 = ((tmp_reg_476_pp0_iter2_reg == 1'd0) & (or_ln146_reg_461_pp0_iter2_reg == 1'd0) & (tmp_i_reg_428_pp0_iter2_reg == 1'd0));
end

assign icmp_ln1019_fu_354_p2 = ((mq_lockedKey_V == udpate_key_V_reg_432) ? 1'b1 : 1'b0);

assign mq_isLocked_load_load_fu_270_p1 = mq_isLocked;

assign mq_wait_load_load_fu_280_p1 = mq_wait;

assign or_ln146_fu_284_p2 = (xor_ln146_fu_274_p2 | mq_wait);

assign ptr_table_head_V_address0 = zext_ln541_fu_348_p1;

assign ptr_table_tail_V_address0 = zext_ln541_fu_348_p1;

assign ptr_table_valid_address0 = zext_ln541_fu_348_p1;

assign tmp_131_i_fu_383_p4 = {{{ptr_table_valid_q1}, {ptr_table_tail_V_q1}}, {ptr_table_head_V_q1}};

assign tmp_132_i_fu_413_p4 = {{{ptr_table_valid_q1}, {ptr_table_tail_V_q1}}, {ptr_table_head_V_q1}};

assign tmp_133_i_fu_398_p4 = {{{ptr_table_valid_q1}, {ptr_table_tail_V_q1}}, {ptr_table_head_V_q1}};

assign tmp_fu_304_p3 = mq_pointerReqFifo_dout[32'd16];

assign tmp_i_254_nbreadreq_fu_90_p3 = mq_pointerReqFifo_empty_n;

assign tmp_i_nbreadreq_fu_76_p3 = mq_pointerUpdFifo_empty_n;

assign trunc_ln148_fu_294_p1 = mq_pointerReqFifo_dout[15:0];

assign udpate_key_V_fu_234_p1 = mq_pointerUpdFifo_dout[15:0];

assign xor_ln146_fu_274_p2 = (tmp_i_254_nbreadreq_fu_90_p3 ^ 1'd1);

assign zext_ln155_1_fu_408_p1 = tmp_133_i_fu_398_p4;

assign zext_ln155_fu_393_p1 = tmp_131_i_fu_383_p4;

assign zext_ln167_fu_423_p1 = tmp_132_i_fu_413_p4;

assign zext_ln541_4_fu_365_p1 = trunc_ln148_reg_470;

assign zext_ln541_5_fu_377_p1 = mq_request_key_V_load_reg_465;

assign zext_ln541_6_fu_371_p1 = trunc_ln148_reg_470;

assign zext_ln541_fu_348_p1 = udpate_key_V_reg_432;

endmodule //rocev2_top_mq_pointer_table_500_s
