;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB @127, 106
	MOV -1, <-20
	SLT -7, <-20
	SUB #10, 20
	SUB #10, 20
	ADD 100, 9
	SLT 812, @10
	MOV 50, -403
	CMP -7, <-20
	SUB @127, 101
	SUB @121, 106
	MOV -7, <-20
	SUB @0, @10
	ADD #-30, 9
	SUB 1, 220
	DAT <-30, #9
	ADD @10, 0
	SPL 0, -2
	MOV -1, <-20
	SPL 0, -2
	MOV -7, <-20
	SLT 100, 0
	SUB @427, -806
	SPL 0, -2
	ADD #-30, 9
	DAT <300, #90
	DAT <300, #90
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	SUB @427, -806
	ADD 270, 62
	ADD 270, 60
	ADD 0, @20
	JMP @12, #200
	ADD 0, @20
	SUB @121, 106
	MOV -7, <-20
	ADD #270, <1
	SUB @121, 106
	SPL 0, <2
	DJN -1, @-20
	SPL 0, <792
	ADD 3, 20
