.ALIASES
R_RFL           RFL(1=N28823 2=N28767 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS28789@ANALOG_P.r.Normal(chips)
V_VINA          VINA(+=N28695 -=0 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS28733@SOURCE.VSIN.Normal(chips)
E_E2            E2(3=0 4=IN- 1=N28695 2=0 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS28827@ANALOG.E.Normal(chips)
E_E1            E1(3=IN+ 4=0 1=N28695 2=0 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS28667@ANALOG.E.Normal(chips)
V_Vcc           Vcc(+=N29049 -=0 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS29004@SOURCE.VDC.Normal(chips)
V_Vee           Vee(+=0 -=N29106 ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS29122@SOURCE.VDC.Normal(chips)
R_RL            RL(1=0 2=OUT ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS29324@ANALOG_P.r.Normal(chips)
C_CL            CL(1=0 2=OUT ) CN @INA848 TEST CIRCUIT.INA848_Test_Circuit(sch_1):INS29344@ANALOG.C.Normal(chips)
X_U1            U1(IN+=IN+ IN-=IN- VCC=N29049 VEE=N29106 OUT=OUT REF=0 +FL=N28767 -FL=N28823 ) CN @INA848 TEST
+CIRCUIT.INA848_Test_Circuit(sch_1):INS29549@INA848.INA848.Normal(chips)
_    _(IN+=IN+)
_    _(IN-=IN-)
_    _(OUT=OUT)
.ENDALIASES
