// Seed: 1636886405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_7;
  wire id_8;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wire id_7,
    output supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input tri1 id_11,
    output wire id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri0 id_15,
    output tri0 id_16,
    output tri0 id_17,
    input uwire id_18,
    input uwire id_19,
    input wor id_20,
    input wand id_21,
    input supply0 id_22,
    output tri1 id_23,
    output tri0 id_24,
    input tri id_25,
    input tri1 id_26,
    input wand id_27,
    input wand id_28,
    input uwire id_29,
    input wire id_30,
    output wand id_31,
    input tri0 id_32,
    output wand id_33
    , id_51,
    input tri1 id_34,
    input tri1 id_35,
    output tri0 id_36,
    input supply1 id_37,
    input wand id_38,
    output uwire id_39,
    output supply1 id_40,
    output wor id_41,
    output wand id_42,
    input tri0 id_43
    , id_52,
    output uwire id_44,
    input wor id_45,
    input uwire id_46,
    input supply0 id_47,
    input uwire id_48,
    input wor id_49
    , id_53
);
  assign id_9 = 1;
  module_0(
      id_51, id_53, id_51, id_53, id_51, id_51
  );
endmodule
