ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.section	.rodata.str1.4,"aMS",%progbits,1
  17              		.align	2
  18              	.LC0:
  19 0000 64656661 		.ascii	"defaultTask\000"
  19      756C7454 
  19      61736B00 
  20              		.text
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  24              		.align	1
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  29              	MX_SDMMC1_SD_Init:
  30              	.LFB159:
  31              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** #include "usb_device.h"
  25:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 2


  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** FATFS SDFatFs; /* File system object for SD card logical drive */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** FIL MyFile; /* File object */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** char SDPath[4]; /* SD card logical drive path */
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  57:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_rx;
  65:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_tx;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** UART_HandleTypeDef huart1;
  70:Core/Src/main.c **** UART_HandleTypeDef huart6;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** osThreadId defaultTaskHandle;
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END PV */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  80:Core/Src/main.c **** void SystemClock_Config(void);
  81:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  82:Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 3


  83:Core/Src/main.c **** static void MX_CRC_Init(void);
  84:Core/Src/main.c **** static void MX_FMC_Init(void);
  85:Core/Src/main.c **** static void MX_I2C1_Init(void);
  86:Core/Src/main.c **** static void MX_I2C3_Init(void);
  87:Core/Src/main.c **** static void MX_LTDC_Init(void);
  88:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  89:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
  90:Core/Src/main.c **** static void MX_SPI2_Init(void);
  91:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  92:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
  93:Core/Src/main.c **** static void MX_DMA_Init(void);
  94:Core/Src/main.c **** static void MX_DMA2D_Init(void);
  95:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /* USER CODE END PFP */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 102:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* USER CODE END 0 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /**
 107:Core/Src/main.c ****   * @brief  The application entry point.
 108:Core/Src/main.c ****   * @retval int
 109:Core/Src/main.c ****   */
 110:Core/Src/main.c **** int main(void)
 111:Core/Src/main.c **** {
 112:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END 1 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 119:Core/Src/main.c ****   HAL_Init();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* USER CODE END Init */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Configure the system clock */
 126:Core/Src/main.c ****   SystemClock_Config();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* Configure the peripherals common clocks */
 129:Core/Src/main.c ****   PeriphCommonClock_Config();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Initialize all configured peripherals */
 136:Core/Src/main.c ****   MX_GPIO_Init();
 137:Core/Src/main.c ****   MX_CRC_Init();
 138:Core/Src/main.c ****   MX_FMC_Init();
 139:Core/Src/main.c ****   MX_I2C1_Init();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 4


 140:Core/Src/main.c ****   MX_I2C3_Init();
 141:Core/Src/main.c ****   MX_LTDC_Init();
 142:Core/Src/main.c ****   MX_QUADSPI_Init();
 143:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 144:Core/Src/main.c ****   MX_SPI2_Init();
 145:Core/Src/main.c ****   MX_USART1_UART_Init();
 146:Core/Src/main.c ****   MX_USART6_UART_Init();
 147:Core/Src/main.c ****   MX_FATFS_Init();
 148:Core/Src/main.c ****   MX_DMA_Init();
 149:Core/Src/main.c ****   MX_DMA2D_Init();
 150:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END 2 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 155:Core/Src/main.c ****   /* add mutexes, ... */
 156:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 159:Core/Src/main.c ****   /* add semaphores, ... */
 160:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 163:Core/Src/main.c ****   /* start timers, add new ones, ... */
 164:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 167:Core/Src/main.c ****   /* add queues, ... */
 168:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* Create the thread(s) */
 171:Core/Src/main.c ****   /* definition and creation of defaultTask */
 172:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 173:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 176:Core/Src/main.c ****   /* add threads, ... */
 177:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* Start scheduler */
 180:Core/Src/main.c ****   osKernelStart();
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 183:Core/Src/main.c ****   /* Infinite loop */
 184:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 185:Core/Src/main.c ****   while (1)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     /* USER CODE END WHILE */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   /* USER CODE END 3 */
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /**
 195:Core/Src/main.c ****   * @brief System Clock Configuration
 196:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 5


 197:Core/Src/main.c ****   */
 198:Core/Src/main.c **** void SystemClock_Config(void)
 199:Core/Src/main.c **** {
 200:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 201:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Configure LSE Drive Capability
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 213:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 216:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 223:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /** Activate the Over-Drive mode
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 238:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 239:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 240:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 241:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 242:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 252:Core/Src/main.c ****   * @retval None
 253:Core/Src/main.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 6


 254:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 255:Core/Src/main.c **** {
 256:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /** Initializes the peripherals clock
 259:Core/Src/main.c ****   */
 260:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SDMMC1
 261:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 267:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 268:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 269:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 270:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****   * @brief CRC Initialization Function
 278:Core/Src/main.c ****   * @param None
 279:Core/Src/main.c ****   * @retval None
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c **** static void MX_CRC_Init(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 291:Core/Src/main.c ****   hcrc.Instance = CRC;
 292:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 293:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 294:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 295:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 296:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 297:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** }
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
 308:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 309:Core/Src/main.c ****   * @param None
 310:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 7


 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 313:Core/Src/main.c **** {
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 322:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 323:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 324:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 325:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 326:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 327:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 328:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 329:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 330:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** }
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** /**
 345:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 346:Core/Src/main.c ****   * @param None
 347:Core/Src/main.c ****   * @retval None
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** static void MX_I2C1_Init(void)
 350:Core/Src/main.c **** {
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 359:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 360:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 361:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 362:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 363:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 364:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 365:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 366:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 367:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 8


 368:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /** Configure Analogue filter
 374:Core/Src/main.c ****   */
 375:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /** Configure Digital filter
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /**
 393:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 394:Core/Src/main.c ****   * @param None
 395:Core/Src/main.c ****   * @retval None
 396:Core/Src/main.c ****   */
 397:Core/Src/main.c **** static void MX_I2C3_Init(void)
 398:Core/Src/main.c **** {
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 407:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 408:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 409:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 410:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 411:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 412:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 413:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 414:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 415:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 416:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****     Error_Handler();
 419:Core/Src/main.c ****   }
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /** Configure Analogue filter
 422:Core/Src/main.c ****   */
 423:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 424:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 9


 425:Core/Src/main.c ****     Error_Handler();
 426:Core/Src/main.c ****   }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /** Configure Digital filter
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 431:Core/Src/main.c ****   {
 432:Core/Src/main.c ****     Error_Handler();
 433:Core/Src/main.c ****   }
 434:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** }
 439:Core/Src/main.c **** 
 440:Core/Src/main.c **** /**
 441:Core/Src/main.c ****   * @brief LTDC Initialization Function
 442:Core/Src/main.c ****   * @param None
 443:Core/Src/main.c ****   * @retval None
 444:Core/Src/main.c ****   */
 445:Core/Src/main.c **** static void MX_LTDC_Init(void)
 446:Core/Src/main.c **** {
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 457:Core/Src/main.c ****   hltdc.Instance = LTDC;
 458:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 459:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 460:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 461:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 462:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 463:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 467:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 468:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 469:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 472:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 473:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 478:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 479:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 480:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 481:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 10


 482:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 483:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 485:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 486:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 487:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 488:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 491:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 492:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 493:Core/Src/main.c ****   {
 494:Core/Src/main.c ****     Error_Handler();
 495:Core/Src/main.c ****   }
 496:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c **** }
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** /**
 503:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 504:Core/Src/main.c ****   * @param None
 505:Core/Src/main.c ****   * @retval None
 506:Core/Src/main.c ****   */
 507:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 508:Core/Src/main.c **** {
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 517:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 518:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 519:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 520:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 521:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 522:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 523:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 524:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 525:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 526:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 527:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 528:Core/Src/main.c ****   {
 529:Core/Src/main.c ****     Error_Handler();
 530:Core/Src/main.c ****   }
 531:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c **** }
 536:Core/Src/main.c **** 
 537:Core/Src/main.c **** /**
 538:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 11


 539:Core/Src/main.c ****   * @param None
 540:Core/Src/main.c ****   * @retval None
 541:Core/Src/main.c ****   */
 542:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 543:Core/Src/main.c **** {
  32              		.loc 1 543 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
 552:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  37              		.loc 1 552 3 view .LVU1
  38              		.loc 1 552 17 is_stmt 0 view .LVU2
  39 0000 054B     		ldr	r3, .L2
  40 0002 064A     		ldr	r2, .L2+4
  41 0004 1A60     		str	r2, [r3]
 553:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  42              		.loc 1 553 3 is_stmt 1 view .LVU3
  43              		.loc 1 553 23 is_stmt 0 view .LVU4
  44 0006 0022     		movs	r2, #0
  45 0008 5A60     		str	r2, [r3, #4]
 554:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  46              		.loc 1 554 3 is_stmt 1 view .LVU5
  47              		.loc 1 554 25 is_stmt 0 view .LVU6
  48 000a 9A60     		str	r2, [r3, #8]
 555:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  49              		.loc 1 555 3 is_stmt 1 view .LVU7
  50              		.loc 1 555 28 is_stmt 0 view .LVU8
  51 000c DA60     		str	r2, [r3, #12]
 556:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
  52              		.loc 1 556 3 is_stmt 1 view .LVU9
  53              		.loc 1 556 21 is_stmt 0 view .LVU10
  54 000e 1A61     		str	r2, [r3, #16]
 557:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  55              		.loc 1 557 3 is_stmt 1 view .LVU11
  56              		.loc 1 557 33 is_stmt 0 view .LVU12
  57 0010 5A61     		str	r2, [r3, #20]
 558:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  58              		.loc 1 558 3 is_stmt 1 view .LVU13
  59              		.loc 1 558 22 is_stmt 0 view .LVU14
  60 0012 9A61     		str	r2, [r3, #24]
 559:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c **** }
  61              		.loc 1 563 1 view .LVU15
  62 0014 7047     		bx	lr
  63              	.L3:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 12


  64 0016 00BF     		.align	2
  65              	.L2:
  66 0018 00000000 		.word	.LANCHOR0
  67 001c 002C0140 		.word	1073818624
  68              		.cfi_endproc
  69              	.LFE159:
  71              		.section	.text.MX_GPIO_Init,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	MX_GPIO_Init:
  78              	.LFB165:
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** /**
 566:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 567:Core/Src/main.c ****   * @param None
 568:Core/Src/main.c ****   * @retval None
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c **** static void MX_SPI2_Init(void)
 571:Core/Src/main.c **** {
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 578:Core/Src/main.c **** 
 579:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 580:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 581:Core/Src/main.c ****   hspi2.Instance = SPI2;
 582:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 583:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 584:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 585:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 586:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 587:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 588:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 589:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 590:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 591:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 592:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 593:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 594:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 595:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c ****     Error_Handler();
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 602:Core/Src/main.c **** 
 603:Core/Src/main.c **** }
 604:Core/Src/main.c **** 
 605:Core/Src/main.c **** /**
 606:Core/Src/main.c ****   * @brief USART1 Initialization Function
 607:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 13


 608:Core/Src/main.c ****   * @retval None
 609:Core/Src/main.c ****   */
 610:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 611:Core/Src/main.c **** {
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 620:Core/Src/main.c ****   huart1.Instance = USART1;
 621:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 622:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 623:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 624:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 625:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 626:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 627:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 628:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 629:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 630:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 631:Core/Src/main.c ****   {
 632:Core/Src/main.c ****     Error_Handler();
 633:Core/Src/main.c ****   }
 634:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c **** }
 639:Core/Src/main.c **** 
 640:Core/Src/main.c **** /**
 641:Core/Src/main.c ****   * @brief USART6 Initialization Function
 642:Core/Src/main.c ****   * @param None
 643:Core/Src/main.c ****   * @retval None
 644:Core/Src/main.c ****   */
 645:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
 646:Core/Src/main.c **** {
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
 651:Core/Src/main.c **** 
 652:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
 655:Core/Src/main.c ****   huart6.Instance = USART6;
 656:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 657:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 658:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 659:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 660:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 661:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 662:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 663:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 664:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 14


 665:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 666:Core/Src/main.c ****   {
 667:Core/Src/main.c ****     Error_Handler();
 668:Core/Src/main.c ****   }
 669:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
 672:Core/Src/main.c **** 
 673:Core/Src/main.c **** }
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** /**
 676:Core/Src/main.c ****   * Enable DMA controller clock
 677:Core/Src/main.c ****   */
 678:Core/Src/main.c **** static void MX_DMA_Init(void)
 679:Core/Src/main.c **** {
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* DMA controller clock enable */
 682:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****   /* DMA interrupt init */
 685:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 686:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 687:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 688:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 689:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 690:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 691:Core/Src/main.c **** 
 692:Core/Src/main.c **** }
 693:Core/Src/main.c **** 
 694:Core/Src/main.c **** /* FMC initialization function */
 695:Core/Src/main.c **** static void MX_FMC_Init(void)
 696:Core/Src/main.c **** {
 697:Core/Src/main.c **** 
 698:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 701:Core/Src/main.c **** 
 702:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 709:Core/Src/main.c ****   */
 710:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 711:Core/Src/main.c ****   /* hsdram1.Init */
 712:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 713:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 714:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 715:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 716:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 717:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 718:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 719:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 720:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 721:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 15


 722:Core/Src/main.c ****   /* SdramTiming */
 723:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
 724:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 725:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 726:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 727:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 728:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 729:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 732:Core/Src/main.c ****   {
 733:Core/Src/main.c ****     Error_Handler( );
 734:Core/Src/main.c ****   }
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 739:Core/Src/main.c **** }
 740:Core/Src/main.c **** 
 741:Core/Src/main.c **** /**
 742:Core/Src/main.c ****   * @brief GPIO Initialization Function
 743:Core/Src/main.c ****   * @param None
 744:Core/Src/main.c ****   * @retval None
 745:Core/Src/main.c ****   */
 746:Core/Src/main.c **** static void MX_GPIO_Init(void)
 747:Core/Src/main.c **** {
  79              		.loc 1 747 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 64
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  84              	.LCFI0:
  85              		.cfi_def_cfa_offset 36
  86              		.cfi_offset 4, -36
  87              		.cfi_offset 5, -32
  88              		.cfi_offset 6, -28
  89              		.cfi_offset 7, -24
  90              		.cfi_offset 8, -20
  91              		.cfi_offset 9, -16
  92              		.cfi_offset 10, -12
  93              		.cfi_offset 11, -8
  94              		.cfi_offset 14, -4
  95 0004 91B0     		sub	sp, sp, #68
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 104
 748:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98              		.loc 1 748 3 view .LVU17
  99              		.loc 1 748 20 is_stmt 0 view .LVU18
 100 0006 0024     		movs	r4, #0
 101 0008 0B94     		str	r4, [sp, #44]
 102 000a 0C94     		str	r4, [sp, #48]
 103 000c 0D94     		str	r4, [sp, #52]
 104 000e 0E94     		str	r4, [sp, #56]
 105 0010 0F94     		str	r4, [sp, #60]
 749:Core/Src/main.c **** 
 750:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 751:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 16


 106              		.loc 1 751 3 is_stmt 1 view .LVU19
 107              	.LBB4:
 108              		.loc 1 751 3 view .LVU20
 109              		.loc 1 751 3 view .LVU21
 110 0012 AD4B     		ldr	r3, .L6
 111 0014 1A6B     		ldr	r2, [r3, #48]
 112 0016 42F01002 		orr	r2, r2, #16
 113 001a 1A63     		str	r2, [r3, #48]
 114              		.loc 1 751 3 view .LVU22
 115 001c 1A6B     		ldr	r2, [r3, #48]
 116 001e 02F01002 		and	r2, r2, #16
 117 0022 0092     		str	r2, [sp]
 118              		.loc 1 751 3 view .LVU23
 119 0024 009A     		ldr	r2, [sp]
 120              	.LBE4:
 121              		.loc 1 751 3 view .LVU24
 752:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 122              		.loc 1 752 3 view .LVU25
 123              	.LBB5:
 124              		.loc 1 752 3 view .LVU26
 125              		.loc 1 752 3 view .LVU27
 126 0026 1A6B     		ldr	r2, [r3, #48]
 127 0028 42F04002 		orr	r2, r2, #64
 128 002c 1A63     		str	r2, [r3, #48]
 129              		.loc 1 752 3 view .LVU28
 130 002e 1A6B     		ldr	r2, [r3, #48]
 131 0030 02F04002 		and	r2, r2, #64
 132 0034 0192     		str	r2, [sp, #4]
 133              		.loc 1 752 3 view .LVU29
 134 0036 019A     		ldr	r2, [sp, #4]
 135              	.LBE5:
 136              		.loc 1 752 3 view .LVU30
 753:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 137              		.loc 1 753 3 view .LVU31
 138              	.LBB6:
 139              		.loc 1 753 3 view .LVU32
 140              		.loc 1 753 3 view .LVU33
 141 0038 1A6B     		ldr	r2, [r3, #48]
 142 003a 42F00202 		orr	r2, r2, #2
 143 003e 1A63     		str	r2, [r3, #48]
 144              		.loc 1 753 3 view .LVU34
 145 0040 1A6B     		ldr	r2, [r3, #48]
 146 0042 02F00202 		and	r2, r2, #2
 147 0046 0292     		str	r2, [sp, #8]
 148              		.loc 1 753 3 view .LVU35
 149 0048 029A     		ldr	r2, [sp, #8]
 150              	.LBE6:
 151              		.loc 1 753 3 view .LVU36
 754:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 152              		.loc 1 754 3 view .LVU37
 153              	.LBB7:
 154              		.loc 1 754 3 view .LVU38
 155              		.loc 1 754 3 view .LVU39
 156 004a 1A6B     		ldr	r2, [r3, #48]
 157 004c 42F00802 		orr	r2, r2, #8
 158 0050 1A63     		str	r2, [r3, #48]
 159              		.loc 1 754 3 view .LVU40
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 17


 160 0052 1A6B     		ldr	r2, [r3, #48]
 161 0054 02F00802 		and	r2, r2, #8
 162 0058 0392     		str	r2, [sp, #12]
 163              		.loc 1 754 3 view .LVU41
 164 005a 039A     		ldr	r2, [sp, #12]
 165              	.LBE7:
 166              		.loc 1 754 3 view .LVU42
 755:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 167              		.loc 1 755 3 view .LVU43
 168              	.LBB8:
 169              		.loc 1 755 3 view .LVU44
 170              		.loc 1 755 3 view .LVU45
 171 005c 1A6B     		ldr	r2, [r3, #48]
 172 005e 42F00402 		orr	r2, r2, #4
 173 0062 1A63     		str	r2, [r3, #48]
 174              		.loc 1 755 3 view .LVU46
 175 0064 1A6B     		ldr	r2, [r3, #48]
 176 0066 02F00402 		and	r2, r2, #4
 177 006a 0492     		str	r2, [sp, #16]
 178              		.loc 1 755 3 view .LVU47
 179 006c 049A     		ldr	r2, [sp, #16]
 180              	.LBE8:
 181              		.loc 1 755 3 view .LVU48
 756:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 182              		.loc 1 756 3 view .LVU49
 183              	.LBB9:
 184              		.loc 1 756 3 view .LVU50
 185              		.loc 1 756 3 view .LVU51
 186 006e 1A6B     		ldr	r2, [r3, #48]
 187 0070 42F00102 		orr	r2, r2, #1
 188 0074 1A63     		str	r2, [r3, #48]
 189              		.loc 1 756 3 view .LVU52
 190 0076 1A6B     		ldr	r2, [r3, #48]
 191 0078 02F00102 		and	r2, r2, #1
 192 007c 0592     		str	r2, [sp, #20]
 193              		.loc 1 756 3 view .LVU53
 194 007e 059A     		ldr	r2, [sp, #20]
 195              	.LBE9:
 196              		.loc 1 756 3 view .LVU54
 757:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 197              		.loc 1 757 3 view .LVU55
 198              	.LBB10:
 199              		.loc 1 757 3 view .LVU56
 200              		.loc 1 757 3 view .LVU57
 201 0080 1A6B     		ldr	r2, [r3, #48]
 202 0082 42F40072 		orr	r2, r2, #512
 203 0086 1A63     		str	r2, [r3, #48]
 204              		.loc 1 757 3 view .LVU58
 205 0088 1A6B     		ldr	r2, [r3, #48]
 206 008a 02F40072 		and	r2, r2, #512
 207 008e 0692     		str	r2, [sp, #24]
 208              		.loc 1 757 3 view .LVU59
 209 0090 069A     		ldr	r2, [sp, #24]
 210              	.LBE10:
 211              		.loc 1 757 3 view .LVU60
 758:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 212              		.loc 1 758 3 view .LVU61
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 18


 213              	.LBB11:
 214              		.loc 1 758 3 view .LVU62
 215              		.loc 1 758 3 view .LVU63
 216 0092 1A6B     		ldr	r2, [r3, #48]
 217 0094 42F48072 		orr	r2, r2, #256
 218 0098 1A63     		str	r2, [r3, #48]
 219              		.loc 1 758 3 view .LVU64
 220 009a 1A6B     		ldr	r2, [r3, #48]
 221 009c 02F48072 		and	r2, r2, #256
 222 00a0 0792     		str	r2, [sp, #28]
 223              		.loc 1 758 3 view .LVU65
 224 00a2 079A     		ldr	r2, [sp, #28]
 225              	.LBE11:
 226              		.loc 1 758 3 view .LVU66
 759:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 227              		.loc 1 759 3 view .LVU67
 228              	.LBB12:
 229              		.loc 1 759 3 view .LVU68
 230              		.loc 1 759 3 view .LVU69
 231 00a4 1A6B     		ldr	r2, [r3, #48]
 232 00a6 42F48062 		orr	r2, r2, #1024
 233 00aa 1A63     		str	r2, [r3, #48]
 234              		.loc 1 759 3 view .LVU70
 235 00ac 1A6B     		ldr	r2, [r3, #48]
 236 00ae 02F48062 		and	r2, r2, #1024
 237 00b2 0892     		str	r2, [sp, #32]
 238              		.loc 1 759 3 view .LVU71
 239 00b4 089A     		ldr	r2, [sp, #32]
 240              	.LBE12:
 241              		.loc 1 759 3 view .LVU72
 760:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 242              		.loc 1 760 3 view .LVU73
 243              	.LBB13:
 244              		.loc 1 760 3 view .LVU74
 245              		.loc 1 760 3 view .LVU75
 246 00b6 1A6B     		ldr	r2, [r3, #48]
 247 00b8 42F02002 		orr	r2, r2, #32
 248 00bc 1A63     		str	r2, [r3, #48]
 249              		.loc 1 760 3 view .LVU76
 250 00be 1A6B     		ldr	r2, [r3, #48]
 251 00c0 02F02002 		and	r2, r2, #32
 252 00c4 0992     		str	r2, [sp, #36]
 253              		.loc 1 760 3 view .LVU77
 254 00c6 099A     		ldr	r2, [sp, #36]
 255              	.LBE13:
 256              		.loc 1 760 3 view .LVU78
 761:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 257              		.loc 1 761 3 view .LVU79
 258              	.LBB14:
 259              		.loc 1 761 3 view .LVU80
 260              		.loc 1 761 3 view .LVU81
 261 00c8 1A6B     		ldr	r2, [r3, #48]
 262 00ca 42F08002 		orr	r2, r2, #128
 263 00ce 1A63     		str	r2, [r3, #48]
 264              		.loc 1 761 3 view .LVU82
 265 00d0 1B6B     		ldr	r3, [r3, #48]
 266 00d2 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 19


 267 00d6 0A93     		str	r3, [sp, #40]
 268              		.loc 1 761 3 view .LVU83
 269 00d8 0A9B     		ldr	r3, [sp, #40]
 270              	.LBE14:
 271              		.loc 1 761 3 view .LVU84
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 764:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 272              		.loc 1 764 3 view .LVU85
 273 00da DFF80892 		ldr	r9, .L6+28
 274 00de 0122     		movs	r2, #1
 275 00e0 2021     		movs	r1, #32
 276 00e2 4846     		mov	r0, r9
 277 00e4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 278              	.LVL0:
 765:Core/Src/main.c **** 
 766:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 767:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 279              		.loc 1 767 3 view .LVU86
 280 00e8 DFF8FC81 		ldr	r8, .L6+32
 281 00ec 2246     		mov	r2, r4
 282 00ee 0C21     		movs	r1, #12
 283 00f0 4046     		mov	r0, r8
 284 00f2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 285              	.LVL1:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 770:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 286              		.loc 1 770 3 view .LVU87
 287 00f6 0122     		movs	r2, #1
 288 00f8 0821     		movs	r1, #8
 289 00fa 7448     		ldr	r0, .L6+4
 290 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 291              	.LVL2:
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 773:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 292              		.loc 1 773 3 view .LVU88
 293 0100 0122     		movs	r2, #1
 294 0102 4FF48051 		mov	r1, #4096
 295 0106 4046     		mov	r0, r8
 296 0108 FFF7FEFF 		bl	HAL_GPIO_WritePin
 297              	.LVL3:
 774:Core/Src/main.c **** 
 775:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 776:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 298              		.loc 1 776 3 view .LVU89
 299 010c 2246     		mov	r2, r4
 300 010e 4FF40051 		mov	r1, #8192
 301 0112 6F48     		ldr	r0, .L6+8
 302 0114 FFF7FEFF 		bl	HAL_GPIO_WritePin
 303              	.LVL4:
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 779:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 304              		.loc 1 779 3 view .LVU90
 305 0118 DFF8D0B1 		ldr	fp, .L6+36
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 20


 306 011c 2246     		mov	r2, r4
 307 011e C821     		movs	r1, #200
 308 0120 5846     		mov	r0, fp
 309 0122 FFF7FEFF 		bl	HAL_GPIO_WritePin
 310              	.LVL5:
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
 782:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 311              		.loc 1 782 3 view .LVU91
 312              		.loc 1 782 23 is_stmt 0 view .LVU92
 313 0126 0823     		movs	r3, #8
 314 0128 0B93     		str	r3, [sp, #44]
 783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 315              		.loc 1 783 3 is_stmt 1 view .LVU93
 316              		.loc 1 783 24 is_stmt 0 view .LVU94
 317 012a 0C94     		str	r4, [sp, #48]
 784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 784 3 is_stmt 1 view .LVU95
 319              		.loc 1 784 24 is_stmt 0 view .LVU96
 320 012c 0D94     		str	r4, [sp, #52]
 785:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 785 3 is_stmt 1 view .LVU97
 322 012e DFF8C0A1 		ldr	r10, .L6+40
 323 0132 0BA9     		add	r1, sp, #44
 324 0134 5046     		mov	r0, r10
 325 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL6:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
 788:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 327              		.loc 1 788 3 view .LVU98
 328              		.loc 1 788 23 is_stmt 0 view .LVU99
 329 013a 4FF4D043 		mov	r3, #26624
 330 013e 0B93     		str	r3, [sp, #44]
 789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 789 3 is_stmt 1 view .LVU100
 332              		.loc 1 789 24 is_stmt 0 view .LVU101
 333 0140 0225     		movs	r5, #2
 334 0142 0C95     		str	r5, [sp, #48]
 790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 790 3 is_stmt 1 view .LVU102
 336              		.loc 1 790 24 is_stmt 0 view .LVU103
 337 0144 0D94     		str	r4, [sp, #52]
 791:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338              		.loc 1 791 3 is_stmt 1 view .LVU104
 339              		.loc 1 791 25 is_stmt 0 view .LVU105
 340 0146 0327     		movs	r7, #3
 341 0148 0E97     		str	r7, [sp, #56]
 792:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 342              		.loc 1 792 3 is_stmt 1 view .LVU106
 343              		.loc 1 792 29 is_stmt 0 view .LVU107
 344 014a 0B23     		movs	r3, #11
 345 014c 0F93     		str	r3, [sp, #60]
 793:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 346              		.loc 1 793 3 is_stmt 1 view .LVU108
 347 014e 0BA9     		add	r1, sp, #44
 348 0150 5846     		mov	r0, fp
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 21


 349 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL7:
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
 796:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 351              		.loc 1 796 3 view .LVU109
 352              		.loc 1 796 23 is_stmt 0 view .LVU110
 353 0156 1023     		movs	r3, #16
 354 0158 0B93     		str	r3, [sp, #44]
 797:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355              		.loc 1 797 3 is_stmt 1 view .LVU111
 356              		.loc 1 797 24 is_stmt 0 view .LVU112
 357 015a 0C95     		str	r5, [sp, #48]
 798:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 798 3 is_stmt 1 view .LVU113
 359              		.loc 1 798 24 is_stmt 0 view .LVU114
 360 015c 0D94     		str	r4, [sp, #52]
 799:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 361              		.loc 1 799 3 is_stmt 1 view .LVU115
 362              		.loc 1 799 25 is_stmt 0 view .LVU116
 363 015e 0E94     		str	r4, [sp, #56]
 800:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 364              		.loc 1 800 3 is_stmt 1 view .LVU117
 365              		.loc 1 800 29 is_stmt 0 view .LVU118
 366 0160 0F95     		str	r5, [sp, #60]
 801:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 367              		.loc 1 801 3 is_stmt 1 view .LVU119
 368 0162 0BA9     		add	r1, sp, #44
 369 0164 5B48     		ldr	r0, .L6+12
 370 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 371              	.LVL8:
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   /*Configure GPIO pin : SPDIF_RX0_Pin */
 804:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 372              		.loc 1 804 3 view .LVU120
 373              		.loc 1 804 23 is_stmt 0 view .LVU121
 374 016a 8023     		movs	r3, #128
 375 016c 0B93     		str	r3, [sp, #44]
 805:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376              		.loc 1 805 3 is_stmt 1 view .LVU122
 377              		.loc 1 805 24 is_stmt 0 view .LVU123
 378 016e 0C95     		str	r5, [sp, #48]
 806:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 379              		.loc 1 806 3 is_stmt 1 view .LVU124
 380              		.loc 1 806 24 is_stmt 0 view .LVU125
 381 0170 0D94     		str	r4, [sp, #52]
 807:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 382              		.loc 1 807 3 is_stmt 1 view .LVU126
 383              		.loc 1 807 25 is_stmt 0 view .LVU127
 384 0172 0E94     		str	r4, [sp, #56]
 808:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 385              		.loc 1 808 3 is_stmt 1 view .LVU128
 386              		.loc 1 808 29 is_stmt 0 view .LVU129
 387 0174 0823     		movs	r3, #8
 388 0176 0F93     		str	r3, [sp, #60]
 809:Core/Src/main.c ****   HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 389              		.loc 1 809 3 is_stmt 1 view .LVU130
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 22


 390 0178 0BA9     		add	r1, sp, #44
 391 017a 4846     		mov	r0, r9
 392 017c FFF7FEFF 		bl	HAL_GPIO_Init
 393              	.LVL9:
 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
 812:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 394              		.loc 1 812 3 view .LVU131
 395              		.loc 1 812 23 is_stmt 0 view .LVU132
 396 0180 4FF40043 		mov	r3, #32768
 397 0184 0B93     		str	r3, [sp, #44]
 813:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 813 3 is_stmt 1 view .LVU133
 399              		.loc 1 813 24 is_stmt 0 view .LVU134
 400 0186 0C95     		str	r5, [sp, #48]
 814:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 401              		.loc 1 814 3 is_stmt 1 view .LVU135
 402              		.loc 1 814 24 is_stmt 0 view .LVU136
 403 0188 0D94     		str	r4, [sp, #52]
 815:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404              		.loc 1 815 3 is_stmt 1 view .LVU137
 405              		.loc 1 815 25 is_stmt 0 view .LVU138
 406 018a 0E94     		str	r4, [sp, #56]
 816:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 407              		.loc 1 816 3 is_stmt 1 view .LVU139
 408              		.loc 1 816 29 is_stmt 0 view .LVU140
 409 018c 0126     		movs	r6, #1
 410 018e 0F96     		str	r6, [sp, #60]
 817:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 411              		.loc 1 817 3 is_stmt 1 view .LVU141
 412 0190 0BA9     		add	r1, sp, #44
 413 0192 5148     		ldr	r0, .L6+16
 414 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 415              	.LVL10:
 818:Core/Src/main.c **** 
 819:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
 820:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 416              		.loc 1 820 3 view .LVU142
 417              		.loc 1 820 23 is_stmt 0 view .LVU143
 418 0198 6023     		movs	r3, #96
 419 019a 0B93     		str	r3, [sp, #44]
 821:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 420              		.loc 1 821 3 is_stmt 1 view .LVU144
 421              		.loc 1 821 24 is_stmt 0 view .LVU145
 422 019c 0C95     		str	r5, [sp, #48]
 822:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 423              		.loc 1 822 3 is_stmt 1 view .LVU146
 424              		.loc 1 822 24 is_stmt 0 view .LVU147
 425 019e 0D94     		str	r4, [sp, #52]
 823:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 426              		.loc 1 823 3 is_stmt 1 view .LVU148
 427              		.loc 1 823 25 is_stmt 0 view .LVU149
 428 01a0 0E94     		str	r4, [sp, #56]
 824:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 429              		.loc 1 824 3 is_stmt 1 view .LVU150
 430              		.loc 1 824 29 is_stmt 0 view .LVU151
 431 01a2 0D23     		movs	r3, #13
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 23


 432 01a4 0F93     		str	r3, [sp, #60]
 825:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 433              		.loc 1 825 3 is_stmt 1 view .LVU152
 434 01a6 0BA9     		add	r1, sp, #44
 435 01a8 5046     		mov	r0, r10
 436 01aa FFF7FEFF 		bl	HAL_GPIO_Init
 437              	.LVL11:
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 828:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 438              		.loc 1 828 3 view .LVU153
 439              		.loc 1 828 23 is_stmt 0 view .LVU154
 440 01ae 4FF48053 		mov	r3, #4096
 441 01b2 0B93     		str	r3, [sp, #44]
 829:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 442              		.loc 1 829 3 is_stmt 1 view .LVU155
 443              		.loc 1 829 24 is_stmt 0 view .LVU156
 444 01b4 0C94     		str	r4, [sp, #48]
 830:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 830 3 is_stmt 1 view .LVU157
 446              		.loc 1 830 24 is_stmt 0 view .LVU158
 447 01b6 0D94     		str	r4, [sp, #52]
 831:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 448              		.loc 1 831 3 is_stmt 1 view .LVU159
 449 01b8 0BA9     		add	r1, sp, #44
 450 01ba 4848     		ldr	r0, .L6+20
 451 01bc FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL12:
 832:Core/Src/main.c **** 
 833:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
 834:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 453              		.loc 1 834 3 view .LVU160
 454              		.loc 1 834 23 is_stmt 0 view .LVU161
 455 01c0 4023     		movs	r3, #64
 456 01c2 0B93     		str	r3, [sp, #44]
 835:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 457              		.loc 1 835 3 is_stmt 1 view .LVU162
 458              		.loc 1 835 24 is_stmt 0 view .LVU163
 459 01c4 4FF49013 		mov	r3, #1179648
 460 01c8 0C93     		str	r3, [sp, #48]
 836:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 461              		.loc 1 836 3 is_stmt 1 view .LVU164
 462              		.loc 1 836 24 is_stmt 0 view .LVU165
 463 01ca 0D94     		str	r4, [sp, #52]
 837:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 464              		.loc 1 837 3 is_stmt 1 view .LVU166
 465 01cc 0BA9     		add	r1, sp, #44
 466 01ce 4846     		mov	r0, r9
 467 01d0 FFF7FEFF 		bl	HAL_GPIO_Init
 468              	.LVL13:
 838:Core/Src/main.c **** 
 839:Core/Src/main.c ****   /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
 840:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 469              		.loc 1 840 3 view .LVU167
 470              		.loc 1 840 23 is_stmt 0 view .LVU168
 471 01d4 4FF4E053 		mov	r3, #7168
 472 01d8 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 24


 841:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 473              		.loc 1 841 3 is_stmt 1 view .LVU169
 474              		.loc 1 841 24 is_stmt 0 view .LVU170
 475 01da 0C95     		str	r5, [sp, #48]
 842:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 476              		.loc 1 842 3 is_stmt 1 view .LVU171
 477              		.loc 1 842 24 is_stmt 0 view .LVU172
 478 01dc 0D94     		str	r4, [sp, #52]
 843:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 479              		.loc 1 843 3 is_stmt 1 view .LVU173
 480              		.loc 1 843 25 is_stmt 0 view .LVU174
 481 01de 0E97     		str	r7, [sp, #56]
 844:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 482              		.loc 1 844 3 is_stmt 1 view .LVU175
 483              		.loc 1 844 29 is_stmt 0 view .LVU176
 484 01e0 4FF00A0A 		mov	r10, #10
 485 01e4 CDF83CA0 		str	r10, [sp, #60]
 845:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 486              		.loc 1 845 3 is_stmt 1 view .LVU177
 487 01e8 0BA9     		add	r1, sp, #44
 488 01ea 3B48     		ldr	r0, .L6+16
 489 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 490              	.LVL14:
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
 848:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 491              		.loc 1 848 3 view .LVU178
 492              		.loc 1 848 23 is_stmt 0 view .LVU179
 493 01f0 F023     		movs	r3, #240
 494 01f2 0B93     		str	r3, [sp, #44]
 849:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 495              		.loc 1 849 3 is_stmt 1 view .LVU180
 496              		.loc 1 849 24 is_stmt 0 view .LVU181
 497 01f4 0C95     		str	r5, [sp, #48]
 850:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 498              		.loc 1 850 3 is_stmt 1 view .LVU182
 499              		.loc 1 850 24 is_stmt 0 view .LVU183
 500 01f6 0D94     		str	r4, [sp, #52]
 851:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 501              		.loc 1 851 3 is_stmt 1 view .LVU184
 502              		.loc 1 851 25 is_stmt 0 view .LVU185
 503 01f8 0E94     		str	r4, [sp, #56]
 852:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 504              		.loc 1 852 3 is_stmt 1 view .LVU186
 505              		.loc 1 852 29 is_stmt 0 view .LVU187
 506 01fa CDF83CA0 		str	r10, [sp, #60]
 853:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 507              		.loc 1 853 3 is_stmt 1 view .LVU188
 508 01fe 0BA9     		add	r1, sp, #44
 509 0200 4046     		mov	r0, r8
 510 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 511              	.LVL15:
 854:Core/Src/main.c **** 
 855:Core/Src/main.c ****   /*Configure GPIO pin : SAI2_SDB_Pin */
 856:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 512              		.loc 1 856 3 view .LVU189
 513              		.loc 1 856 23 is_stmt 0 view .LVU190
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 25


 514 0206 4FF48063 		mov	r3, #1024
 515 020a 0B93     		str	r3, [sp, #44]
 857:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 516              		.loc 1 857 3 is_stmt 1 view .LVU191
 517              		.loc 1 857 24 is_stmt 0 view .LVU192
 518 020c 0C95     		str	r5, [sp, #48]
 858:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 519              		.loc 1 858 3 is_stmt 1 view .LVU193
 520              		.loc 1 858 24 is_stmt 0 view .LVU194
 521 020e 0D94     		str	r4, [sp, #52]
 859:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 522              		.loc 1 859 3 is_stmt 1 view .LVU195
 523              		.loc 1 859 25 is_stmt 0 view .LVU196
 524 0210 0E94     		str	r4, [sp, #56]
 860:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 525              		.loc 1 860 3 is_stmt 1 view .LVU197
 526              		.loc 1 860 29 is_stmt 0 view .LVU198
 527 0212 CDF83CA0 		str	r10, [sp, #60]
 861:Core/Src/main.c ****   HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 528              		.loc 1 861 3 is_stmt 1 view .LVU199
 529 0216 0BA9     		add	r1, sp, #44
 530 0218 5846     		mov	r0, fp
 531 021a FFF7FEFF 		bl	HAL_GPIO_Init
 532              	.LVL16:
 862:Core/Src/main.c **** 
 863:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 864:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 533              		.loc 1 864 3 view .LVU200
 534              		.loc 1 864 23 is_stmt 0 view .LVU201
 535 021e 2023     		movs	r3, #32
 536 0220 0B93     		str	r3, [sp, #44]
 865:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 537              		.loc 1 865 3 is_stmt 1 view .LVU202
 538              		.loc 1 865 24 is_stmt 0 view .LVU203
 539 0222 0C96     		str	r6, [sp, #48]
 866:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 866 3 is_stmt 1 view .LVU204
 541              		.loc 1 866 24 is_stmt 0 view .LVU205
 542 0224 0D94     		str	r4, [sp, #52]
 867:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 543              		.loc 1 867 3 is_stmt 1 view .LVU206
 544              		.loc 1 867 25 is_stmt 0 view .LVU207
 545 0226 0E94     		str	r4, [sp, #56]
 868:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 546              		.loc 1 868 3 is_stmt 1 view .LVU208
 547 0228 0BA9     		add	r1, sp, #44
 548 022a 4846     		mov	r0, r9
 549 022c FFF7FEFF 		bl	HAL_GPIO_Init
 550              	.LVL17:
 869:Core/Src/main.c **** 
 870:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_D5_Pin */
 871:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D5_Pin;
 551              		.loc 1 871 3 view .LVU209
 552              		.loc 1 871 23 is_stmt 0 view .LVU210
 553 0230 0823     		movs	r3, #8
 554 0232 0B93     		str	r3, [sp, #44]
 872:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 26


 555              		.loc 1 872 3 is_stmt 1 view .LVU211
 556              		.loc 1 872 24 is_stmt 0 view .LVU212
 557 0234 0C95     		str	r5, [sp, #48]
 873:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 558              		.loc 1 873 3 is_stmt 1 view .LVU213
 559              		.loc 1 873 24 is_stmt 0 view .LVU214
 560 0236 0D94     		str	r4, [sp, #52]
 874:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 561              		.loc 1 874 3 is_stmt 1 view .LVU215
 562              		.loc 1 874 25 is_stmt 0 view .LVU216
 563 0238 0E94     		str	r4, [sp, #56]
 875:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 564              		.loc 1 875 3 is_stmt 1 view .LVU217
 565              		.loc 1 875 29 is_stmt 0 view .LVU218
 566 023a 0D23     		movs	r3, #13
 567 023c 0F93     		str	r3, [sp, #60]
 876:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 568              		.loc 1 876 3 is_stmt 1 view .LVU219
 569 023e 0BA9     		add	r1, sp, #44
 570 0240 4846     		mov	r0, r9
 571 0242 FFF7FEFF 		bl	HAL_GPIO_Init
 572              	.LVL18:
 877:Core/Src/main.c **** 
 878:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
 879:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 573              		.loc 1 879 3 view .LVU220
 574              		.loc 1 879 23 is_stmt 0 view .LVU221
 575 0246 41F20C03 		movw	r3, #4108
 576 024a 0B93     		str	r3, [sp, #44]
 880:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 577              		.loc 1 880 3 is_stmt 1 view .LVU222
 578              		.loc 1 880 24 is_stmt 0 view .LVU223
 579 024c 0C96     		str	r6, [sp, #48]
 881:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 580              		.loc 1 881 3 is_stmt 1 view .LVU224
 581              		.loc 1 881 24 is_stmt 0 view .LVU225
 582 024e 0D94     		str	r4, [sp, #52]
 882:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 583              		.loc 1 882 3 is_stmt 1 view .LVU226
 584              		.loc 1 882 25 is_stmt 0 view .LVU227
 585 0250 0E94     		str	r4, [sp, #56]
 883:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 586              		.loc 1 883 3 is_stmt 1 view .LVU228
 587 0252 0BA9     		add	r1, sp, #44
 588 0254 4046     		mov	r0, r8
 589 0256 FFF7FEFF 		bl	HAL_GPIO_Init
 590              	.LVL19:
 884:Core/Src/main.c **** 
 885:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
 886:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 591              		.loc 1 886 3 view .LVU229
 592              		.loc 1 886 23 is_stmt 0 view .LVU230
 593 025a 4FF4005A 		mov	r10, #8192
 594 025e CDF82CA0 		str	r10, [sp, #44]
 887:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 595              		.loc 1 887 3 is_stmt 1 view .LVU231
 596              		.loc 1 887 24 is_stmt 0 view .LVU232
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 27


 597 0262 0C94     		str	r4, [sp, #48]
 888:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 598              		.loc 1 888 3 is_stmt 1 view .LVU233
 599              		.loc 1 888 24 is_stmt 0 view .LVU234
 600 0264 0D94     		str	r4, [sp, #52]
 889:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 601              		.loc 1 889 3 is_stmt 1 view .LVU235
 602 0266 0BA9     		add	r1, sp, #44
 603 0268 1D48     		ldr	r0, .L6+24
 604 026a FFF7FEFF 		bl	HAL_GPIO_Init
 605              	.LVL20:
 890:Core/Src/main.c **** 
 891:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
 892:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 606              		.loc 1 892 3 view .LVU236
 607              		.loc 1 892 23 is_stmt 0 view .LVU237
 608 026e 0823     		movs	r3, #8
 609 0270 0B93     		str	r3, [sp, #44]
 893:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 610              		.loc 1 893 3 is_stmt 1 view .LVU238
 611              		.loc 1 893 24 is_stmt 0 view .LVU239
 612 0272 0C96     		str	r6, [sp, #48]
 894:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 613              		.loc 1 894 3 is_stmt 1 view .LVU240
 614              		.loc 1 894 24 is_stmt 0 view .LVU241
 615 0274 0D94     		str	r4, [sp, #52]
 895:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 616              		.loc 1 895 3 is_stmt 1 view .LVU242
 617              		.loc 1 895 25 is_stmt 0 view .LVU243
 618 0276 0E94     		str	r4, [sp, #56]
 896:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 619              		.loc 1 896 3 is_stmt 1 view .LVU244
 620 0278 0BA9     		add	r1, sp, #44
 621 027a 1448     		ldr	r0, .L6+4
 622 027c FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL21:
 897:Core/Src/main.c **** 
 898:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_VSYNC_Pin */
 899:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 624              		.loc 1 899 3 view .LVU245
 625              		.loc 1 899 23 is_stmt 0 view .LVU246
 626 0280 4FF40073 		mov	r3, #512
 627 0284 0B93     		str	r3, [sp, #44]
 900:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 900 3 is_stmt 1 view .LVU247
 629              		.loc 1 900 24 is_stmt 0 view .LVU248
 630 0286 0C95     		str	r5, [sp, #48]
 901:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 631              		.loc 1 901 3 is_stmt 1 view .LVU249
 632              		.loc 1 901 24 is_stmt 0 view .LVU250
 633 0288 0D94     		str	r4, [sp, #52]
 902:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 634              		.loc 1 902 3 is_stmt 1 view .LVU251
 635              		.loc 1 902 25 is_stmt 0 view .LVU252
 636 028a 0E94     		str	r4, [sp, #56]
 903:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 637              		.loc 1 903 3 is_stmt 1 view .LVU253
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 28


 638              		.loc 1 903 29 is_stmt 0 view .LVU254
 639 028c 0D23     		movs	r3, #13
 640 028e 0F93     		str	r3, [sp, #60]
 904:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 641              		.loc 1 904 3 is_stmt 1 view .LVU255
 642 0290 0BA9     		add	r1, sp, #44
 643 0292 5846     		mov	r0, fp
 644 0294 FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL22:
 905:Core/Src/main.c **** 
 906:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 907:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 646              		.loc 1 907 3 view .LVU256
 647              		.loc 1 907 23 is_stmt 0 view .LVU257
 648 0298 1023     		movs	r3, #16
 649 029a 0B93     		str	r3, [sp, #44]
 908:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 650              		.loc 1 908 3 is_stmt 1 view .LVU258
 651              		.loc 1 908 24 is_stmt 0 view .LVU259
 652 029c 0C94     		str	r4, [sp, #48]
 909:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 653              		.loc 1 909 3 is_stmt 1 view .LVU260
 654              		.loc 1 909 24 is_stmt 0 view .LVU261
 655 029e 0D94     		str	r4, [sp, #52]
 910:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 656              		.loc 1 910 3 is_stmt 1 view .LVU262
 657 02a0 0BA9     		add	r1, sp, #44
 658 02a2 4846     		mov	r0, r9
 659 02a4 FFF7FEFF 		bl	HAL_GPIO_Init
 660              	.LVL23:
 911:Core/Src/main.c **** 
 912:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
 913:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 661              		.loc 1 913 3 view .LVU263
 662              		.loc 1 913 23 is_stmt 0 view .LVU264
 663 02a8 48F20403 		movw	r3, #32772
 664 02ac 0B93     		str	r3, [sp, #44]
 914:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 665              		.loc 1 914 3 is_stmt 1 view .LVU265
 666              		.loc 1 914 24 is_stmt 0 view .LVU266
 667 02ae 0C94     		str	r4, [sp, #48]
 915:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 915 3 is_stmt 1 view .LVU267
 669              		.loc 1 915 24 is_stmt 0 view .LVU268
 670 02b0 0D94     		str	r4, [sp, #52]
 916:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 671              		.loc 1 916 3 is_stmt 1 view .LVU269
 672 02b2 0BA9     		add	r1, sp, #44
 673 02b4 0648     		ldr	r0, .L6+8
 674 02b6 FFF7FEFF 		bl	HAL_GPIO_Init
 675              	.LVL24:
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
 919:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 676              		.loc 1 919 3 view .LVU270
 677              		.loc 1 919 23 is_stmt 0 view .LVU271
 678 02ba CDF82CA0 		str	r10, [sp, #44]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 29


 920:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 679              		.loc 1 920 3 is_stmt 1 view .LVU272
 680              		.loc 1 920 24 is_stmt 0 view .LVU273
 681 02be 0C96     		str	r6, [sp, #48]
 921:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 682              		.loc 1 921 3 is_stmt 1 view .LVU274
 683              		.loc 1 921 24 is_stmt 0 view .LVU275
 684 02c0 0D94     		str	r4, [sp, #52]
 922:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 685              		.loc 1 922 3 is_stmt 1 view .LVU276
 686              		.loc 1 922 25 is_stmt 0 view .LVU277
 687 02c2 0E94     		str	r4, [sp, #56]
 688 02c4 16E0     		b	.L7
 689              	.L8:
 690 02c6 00BF     		.align	2
 691              	.L6:
 692 02c8 00380240 		.word	1073887232
 693 02cc 00280240 		.word	1073883136
 694 02d0 001C0240 		.word	1073880064
 695 02d4 00040240 		.word	1073873920
 696 02d8 00000240 		.word	1073872896
 697 02dc 00240240 		.word	1073882112
 698 02e0 00080240 		.word	1073874944
 699 02e4 000C0240 		.word	1073875968
 700 02e8 00200240 		.word	1073881088
 701 02ec 00180240 		.word	1073879040
 702 02f0 00100240 		.word	1073876992
 703              	.L7:
 923:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 704              		.loc 1 923 3 is_stmt 1 view .LVU278
 705 02f4 0BA9     		add	r1, sp, #44
 706 02f6 3E48     		ldr	r0, .L9
 707 02f8 FFF7FEFF 		bl	HAL_GPIO_Init
 708              	.LVL25:
 924:Core/Src/main.c **** 
 925:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
 926:Core/Src/main.c ****                            DCMI_D1_Pin */
 927:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 709              		.loc 1 927 3 view .LVU279
 710              		.loc 1 927 23 is_stmt 0 view .LVU280
 711 02fc 4FF4BC43 		mov	r3, #24064
 712 0300 0B93     		str	r3, [sp, #44]
 928:Core/Src/main.c ****                           |DCMI_D1_Pin;
 929:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 713              		.loc 1 929 3 is_stmt 1 view .LVU281
 714              		.loc 1 929 24 is_stmt 0 view .LVU282
 715 0302 0C95     		str	r5, [sp, #48]
 930:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 930 3 is_stmt 1 view .LVU283
 717              		.loc 1 930 24 is_stmt 0 view .LVU284
 718 0304 0D94     		str	r4, [sp, #52]
 931:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 719              		.loc 1 931 3 is_stmt 1 view .LVU285
 720              		.loc 1 931 25 is_stmt 0 view .LVU286
 721 0306 0E94     		str	r4, [sp, #56]
 932:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 722              		.loc 1 932 3 is_stmt 1 view .LVU287
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 30


 723              		.loc 1 932 29 is_stmt 0 view .LVU288
 724 0308 0D23     		movs	r3, #13
 725 030a 0F93     		str	r3, [sp, #60]
 933:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 726              		.loc 1 933 3 is_stmt 1 view .LVU289
 727 030c 0BA9     		add	r1, sp, #44
 728 030e 3848     		ldr	r0, .L9
 729 0310 FFF7FEFF 		bl	HAL_GPIO_Init
 730              	.LVL26:
 934:Core/Src/main.c **** 
 935:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
 936:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 731              		.loc 1 936 3 view .LVU290
 732              		.loc 1 936 23 is_stmt 0 view .LVU291
 733 0314 0B96     		str	r6, [sp, #44]
 937:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 734              		.loc 1 937 3 is_stmt 1 view .LVU292
 735              		.loc 1 937 24 is_stmt 0 view .LVU293
 736 0316 0C95     		str	r5, [sp, #48]
 938:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 737              		.loc 1 938 3 is_stmt 1 view .LVU294
 738              		.loc 1 938 24 is_stmt 0 view .LVU295
 739 0318 0D94     		str	r4, [sp, #52]
 939:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 740              		.loc 1 939 3 is_stmt 1 view .LVU296
 741              		.loc 1 939 25 is_stmt 0 view .LVU297
 742 031a 0E94     		str	r4, [sp, #56]
 940:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 743              		.loc 1 940 3 is_stmt 1 view .LVU298
 744              		.loc 1 940 29 is_stmt 0 view .LVU299
 745 031c 0F95     		str	r5, [sp, #60]
 941:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 746              		.loc 1 941 3 is_stmt 1 view .LVU300
 747 031e 0BA9     		add	r1, sp, #44
 748 0320 4046     		mov	r0, r8
 749 0322 FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL27:
 942:Core/Src/main.c **** 
 943:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
 944:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 751              		.loc 1 944 3 view .LVU301
 752              		.loc 1 944 23 is_stmt 0 view .LVU302
 753 0326 4FF48073 		mov	r3, #256
 754 032a 0B93     		str	r3, [sp, #44]
 945:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 755              		.loc 1 945 3 is_stmt 1 view .LVU303
 756              		.loc 1 945 24 is_stmt 0 view .LVU304
 757 032c 0C95     		str	r5, [sp, #48]
 946:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 758              		.loc 1 946 3 is_stmt 1 view .LVU305
 759              		.loc 1 946 24 is_stmt 0 view .LVU306
 760 032e 0D94     		str	r4, [sp, #52]
 947:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 761              		.loc 1 947 3 is_stmt 1 view .LVU307
 762              		.loc 1 947 25 is_stmt 0 view .LVU308
 763 0330 0E94     		str	r4, [sp, #56]
 948:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 31


 764              		.loc 1 948 3 is_stmt 1 view .LVU309
 765              		.loc 1 948 29 is_stmt 0 view .LVU310
 766 0332 0F96     		str	r6, [sp, #60]
 949:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 767              		.loc 1 949 3 is_stmt 1 view .LVU311
 768 0334 0BA9     		add	r1, sp, #44
 769 0336 2F48     		ldr	r0, .L9+4
 770 0338 FFF7FEFF 		bl	HAL_GPIO_Init
 771              	.LVL28:
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
 952:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 772              		.loc 1 952 3 view .LVU312
 773              		.loc 1 952 23 is_stmt 0 view .LVU313
 774 033c CDF82CA0 		str	r10, [sp, #44]
 953:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 775              		.loc 1 953 3 is_stmt 1 view .LVU314
 776              		.loc 1 953 24 is_stmt 0 view .LVU315
 777 0340 4FF49013 		mov	r3, #1179648
 778 0344 0C93     		str	r3, [sp, #48]
 954:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 779              		.loc 1 954 3 is_stmt 1 view .LVU316
 780              		.loc 1 954 24 is_stmt 0 view .LVU317
 781 0346 0D94     		str	r4, [sp, #52]
 955:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 782              		.loc 1 955 3 is_stmt 1 view .LVU318
 783 0348 0BA9     		add	r1, sp, #44
 784 034a 4046     		mov	r0, r8
 785 034c FFF7FEFF 		bl	HAL_GPIO_Init
 786              	.LVL29:
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
 958:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 787              		.loc 1 958 3 view .LVU319
 788              		.loc 1 958 23 is_stmt 0 view .LVU320
 789 0350 C823     		movs	r3, #200
 790 0352 0B93     		str	r3, [sp, #44]
 959:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 791              		.loc 1 959 3 is_stmt 1 view .LVU321
 792              		.loc 1 959 24 is_stmt 0 view .LVU322
 793 0354 0C96     		str	r6, [sp, #48]
 960:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 794              		.loc 1 960 3 is_stmt 1 view .LVU323
 795              		.loc 1 960 24 is_stmt 0 view .LVU324
 796 0356 0D94     		str	r4, [sp, #52]
 961:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 797              		.loc 1 961 3 is_stmt 1 view .LVU325
 798              		.loc 1 961 25 is_stmt 0 view .LVU326
 799 0358 0E94     		str	r4, [sp, #56]
 962:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800              		.loc 1 962 3 is_stmt 1 view .LVU327
 801 035a 0BA9     		add	r1, sp, #44
 802 035c 5846     		mov	r0, fp
 803 035e FFF7FEFF 		bl	HAL_GPIO_Init
 804              	.LVL30:
 963:Core/Src/main.c **** 
 964:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 32


 965:Core/Src/main.c ****                            ARDUINO_A3_Pin */
 966:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 805              		.loc 1 966 3 view .LVU328
 806              		.loc 1 966 23 is_stmt 0 view .LVU329
 807 0362 4FF4F863 		mov	r3, #1984
 808 0366 0B93     		str	r3, [sp, #44]
 967:Core/Src/main.c ****                           |ARDUINO_A3_Pin;
 968:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 809              		.loc 1 968 3 is_stmt 1 view .LVU330
 810              		.loc 1 968 24 is_stmt 0 view .LVU331
 811 0368 0C97     		str	r7, [sp, #48]
 969:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 812              		.loc 1 969 3 is_stmt 1 view .LVU332
 813              		.loc 1 969 24 is_stmt 0 view .LVU333
 814 036a 0D94     		str	r4, [sp, #52]
 970:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 815              		.loc 1 970 3 is_stmt 1 view .LVU334
 816 036c 0BA9     		add	r1, sp, #44
 817 036e 2248     		ldr	r0, .L9+8
 818 0370 FFF7FEFF 		bl	HAL_GPIO_Init
 819              	.LVL31:
 971:Core/Src/main.c **** 
 972:Core/Src/main.c ****   /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
 973:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 820              		.loc 1 973 3 view .LVU335
 821              		.loc 1 973 23 is_stmt 0 view .LVU336
 822 0374 3223     		movs	r3, #50
 823 0376 0B93     		str	r3, [sp, #44]
 974:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 824              		.loc 1 974 3 is_stmt 1 view .LVU337
 825              		.loc 1 974 24 is_stmt 0 view .LVU338
 826 0378 0C95     		str	r5, [sp, #48]
 975:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 827              		.loc 1 975 3 is_stmt 1 view .LVU339
 828              		.loc 1 975 24 is_stmt 0 view .LVU340
 829 037a 0D94     		str	r4, [sp, #52]
 976:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 830              		.loc 1 976 3 is_stmt 1 view .LVU341
 831              		.loc 1 976 25 is_stmt 0 view .LVU342
 832 037c 0E97     		str	r7, [sp, #56]
 977:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 833              		.loc 1 977 3 is_stmt 1 view .LVU343
 834              		.loc 1 977 29 is_stmt 0 view .LVU344
 835 037e 0B23     		movs	r3, #11
 836 0380 0F93     		str	r3, [sp, #60]
 978:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 837              		.loc 1 978 3 is_stmt 1 view .LVU345
 838 0382 0BA9     		add	r1, sp, #44
 839 0384 1D48     		ldr	r0, .L9+12
 840 0386 FFF7FEFF 		bl	HAL_GPIO_Init
 841              	.LVL32:
 979:Core/Src/main.c **** 
 980:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
 981:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
 842              		.loc 1 981 3 view .LVU346
 843              		.loc 1 981 23 is_stmt 0 view .LVU347
 844 038a 0423     		movs	r3, #4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 33


 845 038c 0B93     		str	r3, [sp, #44]
 982:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 846              		.loc 1 982 3 is_stmt 1 view .LVU348
 847              		.loc 1 982 24 is_stmt 0 view .LVU349
 848 038e 0C94     		str	r4, [sp, #48]
 983:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 849              		.loc 1 983 3 is_stmt 1 view .LVU350
 850              		.loc 1 983 24 is_stmt 0 view .LVU351
 851 0390 0D94     		str	r4, [sp, #52]
 984:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 852              		.loc 1 984 3 is_stmt 1 view .LVU352
 853 0392 0BA9     		add	r1, sp, #44
 854 0394 5846     		mov	r0, fp
 855 0396 FFF7FEFF 		bl	HAL_GPIO_Init
 856              	.LVL33:
 985:Core/Src/main.c **** 
 986:Core/Src/main.c ****   /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
 987:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 857              		.loc 1 987 3 view .LVU353
 858              		.loc 1 987 23 is_stmt 0 view .LVU354
 859 039a 8623     		movs	r3, #134
 860 039c 0B93     		str	r3, [sp, #44]
 988:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 861              		.loc 1 988 3 is_stmt 1 view .LVU355
 862              		.loc 1 988 24 is_stmt 0 view .LVU356
 863 039e 0C95     		str	r5, [sp, #48]
 989:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 864              		.loc 1 989 3 is_stmt 1 view .LVU357
 865              		.loc 1 989 24 is_stmt 0 view .LVU358
 866 03a0 0D94     		str	r4, [sp, #52]
 990:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 867              		.loc 1 990 3 is_stmt 1 view .LVU359
 868              		.loc 1 990 25 is_stmt 0 view .LVU360
 869 03a2 0E97     		str	r7, [sp, #56]
 991:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 870              		.loc 1 991 3 is_stmt 1 view .LVU361
 871              		.loc 1 991 29 is_stmt 0 view .LVU362
 872 03a4 0B23     		movs	r3, #11
 873 03a6 0F93     		str	r3, [sp, #60]
 992:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 874              		.loc 1 992 3 is_stmt 1 view .LVU363
 875 03a8 0BA9     		add	r1, sp, #44
 876 03aa 1248     		ldr	r0, .L9+4
 877 03ac FFF7FEFF 		bl	HAL_GPIO_Init
 878              	.LVL34:
 993:Core/Src/main.c **** 
 994:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_A0_Pin */
 995:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 879              		.loc 1 995 3 view .LVU364
 880              		.loc 1 995 23 is_stmt 0 view .LVU365
 881 03b0 0B96     		str	r6, [sp, #44]
 996:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 882              		.loc 1 996 3 is_stmt 1 view .LVU366
 883              		.loc 1 996 24 is_stmt 0 view .LVU367
 884 03b2 0C97     		str	r7, [sp, #48]
 997:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 885              		.loc 1 997 3 is_stmt 1 view .LVU368
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 34


 886              		.loc 1 997 24 is_stmt 0 view .LVU369
 887 03b4 0D94     		str	r4, [sp, #52]
 998:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 888              		.loc 1 998 3 is_stmt 1 view .LVU370
 889 03b6 0BA9     		add	r1, sp, #44
 890 03b8 0E48     		ldr	r0, .L9+4
 891 03ba FFF7FEFF 		bl	HAL_GPIO_Init
 892              	.LVL35:
 999:Core/Src/main.c **** 
1000:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
1001:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 893              		.loc 1 1001 3 view .LVU371
 894              		.loc 1 1001 23 is_stmt 0 view .LVU372
 895 03be 5023     		movs	r3, #80
 896 03c0 0B93     		str	r3, [sp, #44]
1002:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 1002 3 is_stmt 1 view .LVU373
 898              		.loc 1 1002 24 is_stmt 0 view .LVU374
 899 03c2 0C95     		str	r5, [sp, #48]
1003:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 900              		.loc 1 1003 3 is_stmt 1 view .LVU375
 901              		.loc 1 1003 24 is_stmt 0 view .LVU376
 902 03c4 0D94     		str	r4, [sp, #52]
1004:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 903              		.loc 1 1004 3 is_stmt 1 view .LVU377
 904              		.loc 1 1004 25 is_stmt 0 view .LVU378
 905 03c6 0E94     		str	r4, [sp, #56]
1005:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 906              		.loc 1 1005 3 is_stmt 1 view .LVU379
 907              		.loc 1 1005 29 is_stmt 0 view .LVU380
 908 03c8 0D23     		movs	r3, #13
 909 03ca 0F93     		str	r3, [sp, #60]
1006:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 910              		.loc 1 1006 3 is_stmt 1 view .LVU381
 911 03cc 0BA9     		add	r1, sp, #44
 912 03ce 0948     		ldr	r0, .L9+4
 913 03d0 FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL36:
1007:Core/Src/main.c **** 
1008:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
1009:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 915              		.loc 1 1009 3 view .LVU382
 916              		.loc 1 1009 23 is_stmt 0 view .LVU383
 917 03d4 4023     		movs	r3, #64
 918 03d6 0B93     		str	r3, [sp, #44]
1010:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 919              		.loc 1 1010 3 is_stmt 1 view .LVU384
 920              		.loc 1 1010 24 is_stmt 0 view .LVU385
 921 03d8 0C95     		str	r5, [sp, #48]
1011:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 922              		.loc 1 1011 3 is_stmt 1 view .LVU386
 923              		.loc 1 1011 24 is_stmt 0 view .LVU387
 924 03da 0D94     		str	r4, [sp, #52]
1012:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 925              		.loc 1 1012 3 is_stmt 1 view .LVU388
 926              		.loc 1 1012 25 is_stmt 0 view .LVU389
 927 03dc 0E94     		str	r4, [sp, #56]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 35


1013:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 928              		.loc 1 1013 3 is_stmt 1 view .LVU390
 929              		.loc 1 1013 29 is_stmt 0 view .LVU391
 930 03de 0923     		movs	r3, #9
 931 03e0 0F93     		str	r3, [sp, #60]
1014:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 932              		.loc 1 1014 3 is_stmt 1 view .LVU392
 933 03e2 0BA9     		add	r1, sp, #44
 934 03e4 0248     		ldr	r0, .L9
 935 03e6 FFF7FEFF 		bl	HAL_GPIO_Init
 936              	.LVL37:
1015:Core/Src/main.c **** 
1016:Core/Src/main.c **** }
 937              		.loc 1 1016 1 is_stmt 0 view .LVU393
 938 03ea 11B0     		add	sp, sp, #68
 939              	.LCFI2:
 940              		.cfi_def_cfa_offset 36
 941              		@ sp needed
 942 03ec BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 943              	.L10:
 944              		.align	2
 945              	.L9:
 946 03f0 001C0240 		.word	1073880064
 947 03f4 00000240 		.word	1073872896
 948 03f8 00140240 		.word	1073878016
 949 03fc 00080240 		.word	1073874944
 950              		.cfi_endproc
 951              	.LFE165:
 953              		.section	.text.MX_DMA_Init,"ax",%progbits
 954              		.align	1
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	MX_DMA_Init:
 960              	.LFB163:
 679:Core/Src/main.c **** 
 961              		.loc 1 679 1 is_stmt 1 view -0
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 8
 964              		@ frame_needed = 0, uses_anonymous_args = 0
 965 0000 00B5     		push	{lr}
 966              	.LCFI3:
 967              		.cfi_def_cfa_offset 4
 968              		.cfi_offset 14, -4
 969 0002 83B0     		sub	sp, sp, #12
 970              	.LCFI4:
 971              		.cfi_def_cfa_offset 16
 682:Core/Src/main.c **** 
 972              		.loc 1 682 3 view .LVU395
 973              	.LBB15:
 682:Core/Src/main.c **** 
 974              		.loc 1 682 3 view .LVU396
 682:Core/Src/main.c **** 
 975              		.loc 1 682 3 view .LVU397
 976 0004 0E4B     		ldr	r3, .L13
 977 0006 1A6B     		ldr	r2, [r3, #48]
 978 0008 42F48002 		orr	r2, r2, #4194304
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 36


 979 000c 1A63     		str	r2, [r3, #48]
 682:Core/Src/main.c **** 
 980              		.loc 1 682 3 view .LVU398
 981 000e 1B6B     		ldr	r3, [r3, #48]
 982 0010 03F48003 		and	r3, r3, #4194304
 983 0014 0193     		str	r3, [sp, #4]
 682:Core/Src/main.c **** 
 984              		.loc 1 682 3 view .LVU399
 985 0016 019B     		ldr	r3, [sp, #4]
 986              	.LBE15:
 682:Core/Src/main.c **** 
 987              		.loc 1 682 3 view .LVU400
 686:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 988              		.loc 1 686 3 view .LVU401
 989 0018 0022     		movs	r2, #0
 990 001a 0521     		movs	r1, #5
 991 001c 3B20     		movs	r0, #59
 992 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 993              	.LVL38:
 687:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 994              		.loc 1 687 3 view .LVU402
 995 0022 3B20     		movs	r0, #59
 996 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 997              	.LVL39:
 689:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 998              		.loc 1 689 3 view .LVU403
 999 0028 0022     		movs	r2, #0
 1000 002a 0521     		movs	r1, #5
 1001 002c 4520     		movs	r0, #69
 1002 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1003              	.LVL40:
 690:Core/Src/main.c **** 
 1004              		.loc 1 690 3 view .LVU404
 1005 0032 4520     		movs	r0, #69
 1006 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1007              	.LVL41:
 692:Core/Src/main.c **** 
 1008              		.loc 1 692 1 is_stmt 0 view .LVU405
 1009 0038 03B0     		add	sp, sp, #12
 1010              	.LCFI5:
 1011              		.cfi_def_cfa_offset 4
 1012              		@ sp needed
 1013 003a 5DF804FB 		ldr	pc, [sp], #4
 1014              	.L14:
 1015 003e 00BF     		.align	2
 1016              	.L13:
 1017 0040 00380240 		.word	1073887232
 1018              		.cfi_endproc
 1019              	.LFE163:
 1021              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 1022              		.align	2
 1023              	.LC3:
 1024 0000 4578616D 		.ascii	"Example.txt\000"
 1024      706C652E 
 1024      74787400 
 1025              		.align	2
 1026              	.LC4:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 37


 1027 000c 66726565 		.ascii	"freeos test \015\012\000"
 1027      6F732074 
 1027      65737420 
 1027      0D0A00
 1028 001b 00       		.align	2
 1029              	.LC2:
 1030 001c 53442063 		.ascii	"SD card test in STM32F746G-DISCO board\000"
 1030      61726420 
 1030      74657374 
 1030      20696E20 
 1030      53544D33 
 1031              		.section	.text.StartDefaultTask,"ax",%progbits
 1032              		.align	1
 1033              		.global	StartDefaultTask
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1038              	StartDefaultTask:
 1039              	.LVL42:
 1040              	.LFB166:
1017:Core/Src/main.c **** 
1018:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1019:Core/Src/main.c **** 
1020:Core/Src/main.c **** /* USER CODE END 4 */
1021:Core/Src/main.c **** 
1022:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
1023:Core/Src/main.c **** /**
1024:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
1025:Core/Src/main.c ****   * @param  argument: Not used
1026:Core/Src/main.c ****   * @retval None
1027:Core/Src/main.c ****   */
1028:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
1029:Core/Src/main.c **** void StartDefaultTask(void const * argument)
1030:Core/Src/main.c **** {
 1041              		.loc 1 1030 1 is_stmt 1 view -0
 1042              		.cfi_startproc
 1043              		@ Volatile: function does not return.
 1044              		@ args = 0, pretend = 0, frame = 144
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046              		.loc 1 1030 1 is_stmt 0 view .LVU407
 1047 0000 00B5     		push	{lr}
 1048              	.LCFI6:
 1049              		.cfi_def_cfa_offset 4
 1050              		.cfi_offset 14, -4
 1051 0002 A5B0     		sub	sp, sp, #148
 1052              	.LCFI7:
 1053              		.cfi_def_cfa_offset 152
1031:Core/Src/main.c ****     uint8_t tx_buf[100] = {0,};
 1054              		.loc 1 1031 5 is_stmt 1 view .LVU408
 1055              		.loc 1 1031 13 is_stmt 0 view .LVU409
 1056 0004 0024     		movs	r4, #0
 1057 0006 0B94     		str	r4, [sp, #44]
 1058 0008 6022     		movs	r2, #96
 1059 000a 2146     		mov	r1, r4
 1060 000c 0CA8     		add	r0, sp, #48
 1061              	.LVL43:
 1062              		.loc 1 1031 13 view .LVU410
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 38


 1063 000e FFF7FEFF 		bl	memset
 1064              	.LVL44:
1032:Core/Src/main.c ****     uint32_t byteswritten; /* File write count */
 1065              		.loc 1 1032 5 is_stmt 1 view .LVU411
1033:Core/Src/main.c ****     uint8_t wtext[] = "SD card test in STM32F746G-DISCO board"; 
 1066              		.loc 1 1033 5 view .LVU412
 1067              		.loc 1 1033 13 is_stmt 0 view .LVU413
 1068 0012 EC46     		mov	ip, sp
 1069 0014 1E4D     		ldr	r5, .L18
 1070 0016 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1071 0018 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1072 001c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1073 001e ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1074 0022 95E80300 		ldm	r5, {r0, r1}
 1075 0026 4CF8040B 		str	r0, [ip], #4
 1076 002a 2CF8021B 		strh	r1, [ip], #2	@ movhi
 1077 002e 090C     		lsrs	r1, r1, #16
 1078 0030 8CF80010 		strb	r1, [ip]
1034:Core/Src/main.c ****     f_mount(&SDFatFs, (TCHAR const*) SDPath, 0);
 1079              		.loc 1 1034 5 is_stmt 1 view .LVU414
 1080 0034 2246     		mov	r2, r4
 1081 0036 1749     		ldr	r1, .L18+4
 1082 0038 1748     		ldr	r0, .L18+8
 1083 003a FFF7FEFF 		bl	f_mount
 1084              	.LVL45:
1035:Core/Src/main.c ****     f_open(&MyFile, "Example.txt", FA_CREATE_ALWAYS | FA_WRITE);
 1085              		.loc 1 1035 5 view .LVU415
 1086 003e 174C     		ldr	r4, .L18+12
 1087 0040 0A22     		movs	r2, #10
 1088 0042 1749     		ldr	r1, .L18+16
 1089 0044 2046     		mov	r0, r4
 1090 0046 FFF7FEFF 		bl	f_open
 1091              	.LVL46:
1036:Core/Src/main.c ****     f_write(&MyFile, wtext, sizeof(wtext), (void *) &byteswritten);
 1092              		.loc 1 1036 5 view .LVU416
 1093 004a 0AAB     		add	r3, sp, #40
 1094 004c 2722     		movs	r2, #39
 1095 004e 6946     		mov	r1, sp
 1096 0050 2046     		mov	r0, r4
 1097 0052 FFF7FEFF 		bl	f_write
 1098              	.LVL47:
1037:Core/Src/main.c ****     f_close(&MyFile);
 1099              		.loc 1 1037 5 view .LVU417
 1100 0056 2046     		mov	r0, r4
 1101 0058 FFF7FEFF 		bl	f_close
 1102              	.LVL48:
1038:Core/Src/main.c ****     /* init code for USB_HOST */
1039:Core/Src/main.c ****     //MX_USB_HOST_Init();
1040:Core/Src/main.c ****     /* init code for USB_DEVICE */
1041:Core/Src/main.c ****     MX_USB_DEVICE_Init();  
 1103              		.loc 1 1041 5 view .LVU418
 1104 005c FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1105              	.LVL49:
 1106              	.L16:
1042:Core/Src/main.c ****     /* Infinite loop */
1043:Core/Src/main.c ****     for(;;)
 1107              		.loc 1 1043 5 discriminator 1 view .LVU419
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 39


1044:Core/Src/main.c ****     {
1045:Core/Src/main.c ****         sprintf(tx_buf,"freeos test \r\n");
 1108              		.loc 1 1045 9 discriminator 1 view .LVU420
 1109 0060 104B     		ldr	r3, .L18+20
 1110 0062 0DF12C0C 		add	ip, sp, #44
 1111 0066 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1112 0068 ACE80700 		stmia	ip!, {r0, r1, r2}
 1113 006c 2CF8023B 		strh	r3, [ip], #2	@ movhi
 1114 0070 1B0C     		lsrs	r3, r3, #16
 1115 0072 8CF80030 		strb	r3, [ip]
1046:Core/Src/main.c ****         HAL_UART_Transmit(&huart1,tx_buf,strlen(tx_buf),100);
 1116              		.loc 1 1046 9 discriminator 1 view .LVU421
 1117              		.loc 1 1046 42 is_stmt 0 discriminator 1 view .LVU422
 1118 0076 0BA8     		add	r0, sp, #44
 1119 0078 FFF7FEFF 		bl	strlen
 1120              	.LVL50:
 1121              		.loc 1 1046 9 discriminator 1 view .LVU423
 1122 007c 6423     		movs	r3, #100
 1123 007e 82B2     		uxth	r2, r0
 1124 0080 0BA9     		add	r1, sp, #44
 1125 0082 0948     		ldr	r0, .L18+24
 1126 0084 FFF7FEFF 		bl	HAL_UART_Transmit
 1127              	.LVL51:
1047:Core/Src/main.c ****         osDelay(100);
 1128              		.loc 1 1047 9 is_stmt 1 discriminator 1 view .LVU424
 1129 0088 6420     		movs	r0, #100
 1130 008a FFF7FEFF 		bl	osDelay
 1131              	.LVL52:
1043:Core/Src/main.c ****     {
 1132              		.loc 1 1043 10 discriminator 1 view .LVU425
 1133 008e E7E7     		b	.L16
 1134              	.L19:
 1135              		.align	2
 1136              	.L18:
 1137 0090 1C000000 		.word	.LC2
 1138 0094 00000000 		.word	.LANCHOR1
 1139 0098 00000000 		.word	.LANCHOR2
 1140 009c 00000000 		.word	.LANCHOR3
 1141 00a0 00000000 		.word	.LC3
 1142 00a4 0C000000 		.word	.LC4
 1143 00a8 00000000 		.word	.LANCHOR4
 1144              		.cfi_endproc
 1145              	.LFE166:
 1147              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1148              		.align	1
 1149              		.global	HAL_TIM_PeriodElapsedCallback
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	HAL_TIM_PeriodElapsedCallback:
 1155              	.LVL53:
 1156              	.LFB167:
1048:Core/Src/main.c ****     }
1049:Core/Src/main.c **** }
1050:Core/Src/main.c **** 
1051:Core/Src/main.c **** /**
1052:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 40


1053:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
1054:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
1055:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
1056:Core/Src/main.c ****   * @param  htim : TIM handle
1057:Core/Src/main.c ****   * @retval None
1058:Core/Src/main.c ****   */
1059:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1060:Core/Src/main.c **** {
 1157              		.loc 1 1060 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		.loc 1 1060 1 is_stmt 0 view .LVU427
 1162 0000 08B5     		push	{r3, lr}
 1163              	.LCFI8:
 1164              		.cfi_def_cfa_offset 8
 1165              		.cfi_offset 3, -8
 1166              		.cfi_offset 14, -4
1061:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
1062:Core/Src/main.c **** 
1063:Core/Src/main.c ****   /* USER CODE END Callback 0 */
1064:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 1167              		.loc 1 1064 3 is_stmt 1 view .LVU428
 1168              		.loc 1 1064 11 is_stmt 0 view .LVU429
 1169 0002 0268     		ldr	r2, [r0]
 1170              		.loc 1 1064 6 view .LVU430
 1171 0004 034B     		ldr	r3, .L24
 1172 0006 9A42     		cmp	r2, r3
 1173 0008 00D0     		beq	.L23
 1174              	.LVL54:
 1175              	.L20:
1065:Core/Src/main.c ****     HAL_IncTick();
1066:Core/Src/main.c ****   }
1067:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
1068:Core/Src/main.c **** 
1069:Core/Src/main.c ****   /* USER CODE END Callback 1 */
1070:Core/Src/main.c **** }
 1176              		.loc 1 1070 1 view .LVU431
 1177 000a 08BD     		pop	{r3, pc}
 1178              	.LVL55:
 1179              	.L23:
1065:Core/Src/main.c ****     HAL_IncTick();
 1180              		.loc 1 1065 5 is_stmt 1 view .LVU432
 1181 000c FFF7FEFF 		bl	HAL_IncTick
 1182              	.LVL56:
 1183              		.loc 1 1070 1 is_stmt 0 view .LVU433
 1184 0010 FBE7     		b	.L20
 1185              	.L25:
 1186 0012 00BF     		.align	2
 1187              	.L24:
 1188 0014 00100040 		.word	1073745920
 1189              		.cfi_endproc
 1190              	.LFE167:
 1192              		.section	.text.Error_Handler,"ax",%progbits
 1193              		.align	1
 1194              		.global	Error_Handler
 1195              		.syntax unified
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 41


 1196              		.thumb
 1197              		.thumb_func
 1199              	Error_Handler:
 1200              	.LFB168:
1071:Core/Src/main.c **** 
1072:Core/Src/main.c **** /**
1073:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1074:Core/Src/main.c ****   * @retval None
1075:Core/Src/main.c ****   */
1076:Core/Src/main.c **** void Error_Handler(void)
1077:Core/Src/main.c **** {
 1201              		.loc 1 1077 1 is_stmt 1 view -0
 1202              		.cfi_startproc
 1203              		@ Volatile: function does not return.
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
1078:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1079:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1080:Core/Src/main.c ****   __disable_irq();
 1207              		.loc 1 1080 3 view .LVU435
 1208              	.LBB16:
 1209              	.LBI16:
 1210              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 42


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 43


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1211              		.loc 2 140 27 view .LVU436
 1212              	.LBB17:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1213              		.loc 2 142 3 view .LVU437
 1214              		.syntax unified
 1215              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 44


 1216 0000 72B6     		cpsid i
 1217              	@ 0 "" 2
 1218              		.thumb
 1219              		.syntax unified
 1220              	.L27:
 1221              	.LBE17:
 1222              	.LBE16:
1081:Core/Src/main.c ****   while (1)
 1223              		.loc 1 1081 3 discriminator 1 view .LVU438
1082:Core/Src/main.c ****   {
1083:Core/Src/main.c ****   }
 1224              		.loc 1 1083 3 discriminator 1 view .LVU439
1081:Core/Src/main.c ****   while (1)
 1225              		.loc 1 1081 9 discriminator 1 view .LVU440
 1226 0002 FEE7     		b	.L27
 1227              		.cfi_endproc
 1228              	.LFE168:
 1230              		.section	.text.MX_CRC_Init,"ax",%progbits
 1231              		.align	1
 1232              		.syntax unified
 1233              		.thumb
 1234              		.thumb_func
 1236              	MX_CRC_Init:
 1237              	.LFB153:
 282:Core/Src/main.c **** 
 1238              		.loc 1 282 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 0
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242 0000 08B5     		push	{r3, lr}
 1243              	.LCFI9:
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 3, -8
 1246              		.cfi_offset 14, -4
 291:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1247              		.loc 1 291 3 view .LVU442
 291:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1248              		.loc 1 291 17 is_stmt 0 view .LVU443
 1249 0002 0848     		ldr	r0, .L32
 1250 0004 084B     		ldr	r3, .L32+4
 1251 0006 0360     		str	r3, [r0]
 292:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1252              		.loc 1 292 3 is_stmt 1 view .LVU444
 292:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1253              		.loc 1 292 34 is_stmt 0 view .LVU445
 1254 0008 0023     		movs	r3, #0
 1255 000a 0371     		strb	r3, [r0, #4]
 293:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1256              		.loc 1 293 3 is_stmt 1 view .LVU446
 293:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1257              		.loc 1 293 33 is_stmt 0 view .LVU447
 1258 000c 4371     		strb	r3, [r0, #5]
 294:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1259              		.loc 1 294 3 is_stmt 1 view .LVU448
 294:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1260              		.loc 1 294 36 is_stmt 0 view .LVU449
 1261 000e 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 45


 295:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1262              		.loc 1 295 3 is_stmt 1 view .LVU450
 295:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1263              		.loc 1 295 37 is_stmt 0 view .LVU451
 1264 0010 8361     		str	r3, [r0, #24]
 296:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1265              		.loc 1 296 3 is_stmt 1 view .LVU452
 296:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1266              		.loc 1 296 24 is_stmt 0 view .LVU453
 1267 0012 0123     		movs	r3, #1
 1268 0014 0362     		str	r3, [r0, #32]
 297:Core/Src/main.c ****   {
 1269              		.loc 1 297 3 is_stmt 1 view .LVU454
 297:Core/Src/main.c ****   {
 1270              		.loc 1 297 7 is_stmt 0 view .LVU455
 1271 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1272              	.LVL57:
 297:Core/Src/main.c ****   {
 1273              		.loc 1 297 6 view .LVU456
 1274 001a 00B9     		cbnz	r0, .L31
 305:Core/Src/main.c **** 
 1275              		.loc 1 305 1 view .LVU457
 1276 001c 08BD     		pop	{r3, pc}
 1277              	.L31:
 299:Core/Src/main.c ****   }
 1278              		.loc 1 299 5 is_stmt 1 view .LVU458
 1279 001e FFF7FEFF 		bl	Error_Handler
 1280              	.LVL58:
 1281              	.L33:
 1282 0022 00BF     		.align	2
 1283              	.L32:
 1284 0024 00000000 		.word	.LANCHOR5
 1285 0028 00300240 		.word	1073885184
 1286              		.cfi_endproc
 1287              	.LFE153:
 1289              		.section	.text.MX_FMC_Init,"ax",%progbits
 1290              		.align	1
 1291              		.syntax unified
 1292              		.thumb
 1293              		.thumb_func
 1295              	MX_FMC_Init:
 1296              	.LFB164:
 696:Core/Src/main.c **** 
 1297              		.loc 1 696 1 view -0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 32
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 1301 0000 00B5     		push	{lr}
 1302              	.LCFI10:
 1303              		.cfi_def_cfa_offset 4
 1304              		.cfi_offset 14, -4
 1305 0002 89B0     		sub	sp, sp, #36
 1306              	.LCFI11:
 1307              		.cfi_def_cfa_offset 40
 702:Core/Src/main.c **** 
 1308              		.loc 1 702 3 view .LVU460
 702:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 46


 1309              		.loc 1 702 27 is_stmt 0 view .LVU461
 1310 0004 0023     		movs	r3, #0
 1311 0006 0193     		str	r3, [sp, #4]
 1312 0008 0293     		str	r3, [sp, #8]
 1313 000a 0393     		str	r3, [sp, #12]
 1314 000c 0493     		str	r3, [sp, #16]
 1315 000e 0593     		str	r3, [sp, #20]
 1316 0010 0693     		str	r3, [sp, #24]
 1317 0012 0793     		str	r3, [sp, #28]
 710:Core/Src/main.c ****   /* hsdram1.Init */
 1318              		.loc 1 710 3 is_stmt 1 view .LVU462
 710:Core/Src/main.c ****   /* hsdram1.Init */
 1319              		.loc 1 710 20 is_stmt 0 view .LVU463
 1320 0014 1448     		ldr	r0, .L38
 1321 0016 154A     		ldr	r2, .L38+4
 1322 0018 0260     		str	r2, [r0]
 712:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1323              		.loc 1 712 3 is_stmt 1 view .LVU464
 712:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1324              		.loc 1 712 23 is_stmt 0 view .LVU465
 1325 001a 4360     		str	r3, [r0, #4]
 713:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1326              		.loc 1 713 3 is_stmt 1 view .LVU466
 713:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1327              		.loc 1 713 33 is_stmt 0 view .LVU467
 1328 001c 8360     		str	r3, [r0, #8]
 714:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1329              		.loc 1 714 3 is_stmt 1 view .LVU468
 714:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1330              		.loc 1 714 30 is_stmt 0 view .LVU469
 1331 001e 0421     		movs	r1, #4
 1332 0020 C160     		str	r1, [r0, #12]
 715:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1333              		.loc 1 715 3 is_stmt 1 view .LVU470
 715:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1334              		.loc 1 715 32 is_stmt 0 view .LVU471
 1335 0022 1022     		movs	r2, #16
 1336 0024 0261     		str	r2, [r0, #16]
 716:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1337              		.loc 1 716 3 is_stmt 1 view .LVU472
 716:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1338              		.loc 1 716 35 is_stmt 0 view .LVU473
 1339 0026 4022     		movs	r2, #64
 1340 0028 4261     		str	r2, [r0, #20]
 717:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1341              		.loc 1 717 3 is_stmt 1 view .LVU474
 717:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1342              		.loc 1 717 27 is_stmt 0 view .LVU475
 1343 002a 4FF4C072 		mov	r2, #384
 1344 002e 8261     		str	r2, [r0, #24]
 718:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1345              		.loc 1 718 3 is_stmt 1 view .LVU476
 718:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1346              		.loc 1 718 32 is_stmt 0 view .LVU477
 1347 0030 C361     		str	r3, [r0, #28]
 719:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1348              		.loc 1 719 3 is_stmt 1 view .LVU478
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 47


 719:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1349              		.loc 1 719 30 is_stmt 0 view .LVU479
 1350 0032 4FF40062 		mov	r2, #2048
 1351 0036 0262     		str	r2, [r0, #32]
 720:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1352              		.loc 1 720 3 is_stmt 1 view .LVU480
 720:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1353              		.loc 1 720 26 is_stmt 0 view .LVU481
 1354 0038 4FF48052 		mov	r2, #4096
 1355 003c 4262     		str	r2, [r0, #36]
 721:Core/Src/main.c ****   /* SdramTiming */
 1356              		.loc 1 721 3 is_stmt 1 view .LVU482
 721:Core/Src/main.c ****   /* SdramTiming */
 1357              		.loc 1 721 30 is_stmt 0 view .LVU483
 1358 003e 8362     		str	r3, [r0, #40]
 723:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1359              		.loc 1 723 3 is_stmt 1 view .LVU484
 723:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1360              		.loc 1 723 33 is_stmt 0 view .LVU485
 1361 0040 0223     		movs	r3, #2
 1362 0042 0193     		str	r3, [sp, #4]
 724:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1363              		.loc 1 724 3 is_stmt 1 view .LVU486
 724:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1364              		.loc 1 724 36 is_stmt 0 view .LVU487
 1365 0044 0722     		movs	r2, #7
 1366 0046 0292     		str	r2, [sp, #8]
 725:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1367              		.loc 1 725 3 is_stmt 1 view .LVU488
 725:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1368              		.loc 1 725 31 is_stmt 0 view .LVU489
 1369 0048 0391     		str	r1, [sp, #12]
 726:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1370              		.loc 1 726 3 is_stmt 1 view .LVU490
 726:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1371              		.loc 1 726 29 is_stmt 0 view .LVU491
 1372 004a 0492     		str	r2, [sp, #16]
 727:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1373              		.loc 1 727 3 is_stmt 1 view .LVU492
 727:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1374              		.loc 1 727 33 is_stmt 0 view .LVU493
 1375 004c 0322     		movs	r2, #3
 1376 004e 0592     		str	r2, [sp, #20]
 728:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1377              		.loc 1 728 3 is_stmt 1 view .LVU494
 728:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1378              		.loc 1 728 23 is_stmt 0 view .LVU495
 1379 0050 0693     		str	r3, [sp, #24]
 729:Core/Src/main.c **** 
 1380              		.loc 1 729 3 is_stmt 1 view .LVU496
 729:Core/Src/main.c **** 
 1381              		.loc 1 729 24 is_stmt 0 view .LVU497
 1382 0052 0793     		str	r3, [sp, #28]
 731:Core/Src/main.c ****   {
 1383              		.loc 1 731 3 is_stmt 1 view .LVU498
 731:Core/Src/main.c ****   {
 1384              		.loc 1 731 7 is_stmt 0 view .LVU499
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 48


 1385 0054 6944     		add	r1, sp, r1
 1386 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1387              	.LVL59:
 731:Core/Src/main.c ****   {
 1388              		.loc 1 731 6 view .LVU500
 1389 005a 10B9     		cbnz	r0, .L37
 739:Core/Src/main.c **** 
 1390              		.loc 1 739 1 view .LVU501
 1391 005c 09B0     		add	sp, sp, #36
 1392              	.LCFI12:
 1393              		.cfi_remember_state
 1394              		.cfi_def_cfa_offset 4
 1395              		@ sp needed
 1396 005e 5DF804FB 		ldr	pc, [sp], #4
 1397              	.L37:
 1398              	.LCFI13:
 1399              		.cfi_restore_state
 733:Core/Src/main.c ****   }
 1400              		.loc 1 733 5 is_stmt 1 view .LVU502
 1401 0062 FFF7FEFF 		bl	Error_Handler
 1402              	.LVL60:
 1403              	.L39:
 1404 0066 00BF     		.align	2
 1405              	.L38:
 1406 0068 00000000 		.word	.LANCHOR6
 1407 006c 400100A0 		.word	-1610612416
 1408              		.cfi_endproc
 1409              	.LFE164:
 1411              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1412              		.align	1
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1417              	MX_I2C1_Init:
 1418              	.LFB155:
 350:Core/Src/main.c **** 
 1419              		.loc 1 350 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423 0000 08B5     		push	{r3, lr}
 1424              	.LCFI14:
 1425              		.cfi_def_cfa_offset 8
 1426              		.cfi_offset 3, -8
 1427              		.cfi_offset 14, -4
 359:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1428              		.loc 1 359 3 view .LVU504
 359:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1429              		.loc 1 359 18 is_stmt 0 view .LVU505
 1430 0002 1148     		ldr	r0, .L48
 1431 0004 114B     		ldr	r3, .L48+4
 1432 0006 0360     		str	r3, [r0]
 360:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1433              		.loc 1 360 3 is_stmt 1 view .LVU506
 360:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1434              		.loc 1 360 21 is_stmt 0 view .LVU507
 1435 0008 114B     		ldr	r3, .L48+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 49


 1436 000a 4360     		str	r3, [r0, #4]
 361:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1437              		.loc 1 361 3 is_stmt 1 view .LVU508
 361:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1438              		.loc 1 361 26 is_stmt 0 view .LVU509
 1439 000c 0023     		movs	r3, #0
 1440 000e 8360     		str	r3, [r0, #8]
 362:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1441              		.loc 1 362 3 is_stmt 1 view .LVU510
 362:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1442              		.loc 1 362 29 is_stmt 0 view .LVU511
 1443 0010 0122     		movs	r2, #1
 1444 0012 C260     		str	r2, [r0, #12]
 363:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1445              		.loc 1 363 3 is_stmt 1 view .LVU512
 363:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1446              		.loc 1 363 30 is_stmt 0 view .LVU513
 1447 0014 0361     		str	r3, [r0, #16]
 364:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1448              		.loc 1 364 3 is_stmt 1 view .LVU514
 364:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1449              		.loc 1 364 26 is_stmt 0 view .LVU515
 1450 0016 4361     		str	r3, [r0, #20]
 365:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1451              		.loc 1 365 3 is_stmt 1 view .LVU516
 365:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1452              		.loc 1 365 31 is_stmt 0 view .LVU517
 1453 0018 8361     		str	r3, [r0, #24]
 366:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1454              		.loc 1 366 3 is_stmt 1 view .LVU518
 366:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1455              		.loc 1 366 30 is_stmt 0 view .LVU519
 1456 001a C361     		str	r3, [r0, #28]
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1457              		.loc 1 367 3 is_stmt 1 view .LVU520
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1458              		.loc 1 367 28 is_stmt 0 view .LVU521
 1459 001c 0362     		str	r3, [r0, #32]
 368:Core/Src/main.c ****   {
 1460              		.loc 1 368 3 is_stmt 1 view .LVU522
 368:Core/Src/main.c ****   {
 1461              		.loc 1 368 7 is_stmt 0 view .LVU523
 1462 001e FFF7FEFF 		bl	HAL_I2C_Init
 1463              	.LVL61:
 368:Core/Src/main.c ****   {
 1464              		.loc 1 368 6 view .LVU524
 1465 0022 50B9     		cbnz	r0, .L45
 375:Core/Src/main.c ****   {
 1466              		.loc 1 375 3 is_stmt 1 view .LVU525
 375:Core/Src/main.c ****   {
 1467              		.loc 1 375 7 is_stmt 0 view .LVU526
 1468 0024 0021     		movs	r1, #0
 1469 0026 0848     		ldr	r0, .L48
 1470 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1471              	.LVL62:
 375:Core/Src/main.c ****   {
 1472              		.loc 1 375 6 view .LVU527
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 50


 1473 002c 38B9     		cbnz	r0, .L46
 382:Core/Src/main.c ****   {
 1474              		.loc 1 382 3 is_stmt 1 view .LVU528
 382:Core/Src/main.c ****   {
 1475              		.loc 1 382 7 is_stmt 0 view .LVU529
 1476 002e 0021     		movs	r1, #0
 1477 0030 0548     		ldr	r0, .L48
 1478 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1479              	.LVL63:
 382:Core/Src/main.c ****   {
 1480              		.loc 1 382 6 view .LVU530
 1481 0036 20B9     		cbnz	r0, .L47
 390:Core/Src/main.c **** 
 1482              		.loc 1 390 1 view .LVU531
 1483 0038 08BD     		pop	{r3, pc}
 1484              	.L45:
 370:Core/Src/main.c ****   }
 1485              		.loc 1 370 5 is_stmt 1 view .LVU532
 1486 003a FFF7FEFF 		bl	Error_Handler
 1487              	.LVL64:
 1488              	.L46:
 377:Core/Src/main.c ****   }
 1489              		.loc 1 377 5 view .LVU533
 1490 003e FFF7FEFF 		bl	Error_Handler
 1491              	.LVL65:
 1492              	.L47:
 384:Core/Src/main.c ****   }
 1493              		.loc 1 384 5 view .LVU534
 1494 0042 FFF7FEFF 		bl	Error_Handler
 1495              	.LVL66:
 1496              	.L49:
 1497 0046 00BF     		.align	2
 1498              	.L48:
 1499 0048 00000000 		.word	.LANCHOR7
 1500 004c 00540040 		.word	1073763328
 1501 0050 FFEAC000 		.word	12643071
 1502              		.cfi_endproc
 1503              	.LFE155:
 1505              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1506              		.align	1
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1511              	MX_I2C3_Init:
 1512              	.LFB156:
 398:Core/Src/main.c **** 
 1513              		.loc 1 398 1 view -0
 1514              		.cfi_startproc
 1515              		@ args = 0, pretend = 0, frame = 0
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517 0000 08B5     		push	{r3, lr}
 1518              	.LCFI15:
 1519              		.cfi_def_cfa_offset 8
 1520              		.cfi_offset 3, -8
 1521              		.cfi_offset 14, -4
 407:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1522              		.loc 1 407 3 view .LVU536
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 51


 407:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1523              		.loc 1 407 18 is_stmt 0 view .LVU537
 1524 0002 1148     		ldr	r0, .L58
 1525 0004 114B     		ldr	r3, .L58+4
 1526 0006 0360     		str	r3, [r0]
 408:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1527              		.loc 1 408 3 is_stmt 1 view .LVU538
 408:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1528              		.loc 1 408 21 is_stmt 0 view .LVU539
 1529 0008 114B     		ldr	r3, .L58+8
 1530 000a 4360     		str	r3, [r0, #4]
 409:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1531              		.loc 1 409 3 is_stmt 1 view .LVU540
 409:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1532              		.loc 1 409 26 is_stmt 0 view .LVU541
 1533 000c 0023     		movs	r3, #0
 1534 000e 8360     		str	r3, [r0, #8]
 410:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1535              		.loc 1 410 3 is_stmt 1 view .LVU542
 410:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1536              		.loc 1 410 29 is_stmt 0 view .LVU543
 1537 0010 0122     		movs	r2, #1
 1538 0012 C260     		str	r2, [r0, #12]
 411:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1539              		.loc 1 411 3 is_stmt 1 view .LVU544
 411:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1540              		.loc 1 411 30 is_stmt 0 view .LVU545
 1541 0014 0361     		str	r3, [r0, #16]
 412:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1542              		.loc 1 412 3 is_stmt 1 view .LVU546
 412:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1543              		.loc 1 412 26 is_stmt 0 view .LVU547
 1544 0016 4361     		str	r3, [r0, #20]
 413:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1545              		.loc 1 413 3 is_stmt 1 view .LVU548
 413:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1546              		.loc 1 413 31 is_stmt 0 view .LVU549
 1547 0018 8361     		str	r3, [r0, #24]
 414:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1548              		.loc 1 414 3 is_stmt 1 view .LVU550
 414:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1549              		.loc 1 414 30 is_stmt 0 view .LVU551
 1550 001a C361     		str	r3, [r0, #28]
 415:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1551              		.loc 1 415 3 is_stmt 1 view .LVU552
 415:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1552              		.loc 1 415 28 is_stmt 0 view .LVU553
 1553 001c 0362     		str	r3, [r0, #32]
 416:Core/Src/main.c ****   {
 1554              		.loc 1 416 3 is_stmt 1 view .LVU554
 416:Core/Src/main.c ****   {
 1555              		.loc 1 416 7 is_stmt 0 view .LVU555
 1556 001e FFF7FEFF 		bl	HAL_I2C_Init
 1557              	.LVL67:
 416:Core/Src/main.c ****   {
 1558              		.loc 1 416 6 view .LVU556
 1559 0022 50B9     		cbnz	r0, .L55
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 52


 423:Core/Src/main.c ****   {
 1560              		.loc 1 423 3 is_stmt 1 view .LVU557
 423:Core/Src/main.c ****   {
 1561              		.loc 1 423 7 is_stmt 0 view .LVU558
 1562 0024 0021     		movs	r1, #0
 1563 0026 0848     		ldr	r0, .L58
 1564 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1565              	.LVL68:
 423:Core/Src/main.c ****   {
 1566              		.loc 1 423 6 view .LVU559
 1567 002c 38B9     		cbnz	r0, .L56
 430:Core/Src/main.c ****   {
 1568              		.loc 1 430 3 is_stmt 1 view .LVU560
 430:Core/Src/main.c ****   {
 1569              		.loc 1 430 7 is_stmt 0 view .LVU561
 1570 002e 0021     		movs	r1, #0
 1571 0030 0548     		ldr	r0, .L58
 1572 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1573              	.LVL69:
 430:Core/Src/main.c ****   {
 1574              		.loc 1 430 6 view .LVU562
 1575 0036 20B9     		cbnz	r0, .L57
 438:Core/Src/main.c **** 
 1576              		.loc 1 438 1 view .LVU563
 1577 0038 08BD     		pop	{r3, pc}
 1578              	.L55:
 418:Core/Src/main.c ****   }
 1579              		.loc 1 418 5 is_stmt 1 view .LVU564
 1580 003a FFF7FEFF 		bl	Error_Handler
 1581              	.LVL70:
 1582              	.L56:
 425:Core/Src/main.c ****   }
 1583              		.loc 1 425 5 view .LVU565
 1584 003e FFF7FEFF 		bl	Error_Handler
 1585              	.LVL71:
 1586              	.L57:
 432:Core/Src/main.c ****   }
 1587              		.loc 1 432 5 view .LVU566
 1588 0042 FFF7FEFF 		bl	Error_Handler
 1589              	.LVL72:
 1590              	.L59:
 1591 0046 00BF     		.align	2
 1592              	.L58:
 1593 0048 00000000 		.word	.LANCHOR8
 1594 004c 005C0040 		.word	1073765376
 1595 0050 FFEAC000 		.word	12643071
 1596              		.cfi_endproc
 1597              	.LFE156:
 1599              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1600              		.align	1
 1601              		.syntax unified
 1602              		.thumb
 1603              		.thumb_func
 1605              	MX_LTDC_Init:
 1606              	.LFB157:
 446:Core/Src/main.c **** 
 1607              		.loc 1 446 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 53


 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 56
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611 0000 00B5     		push	{lr}
 1612              	.LCFI16:
 1613              		.cfi_def_cfa_offset 4
 1614              		.cfi_offset 14, -4
 1615 0002 8FB0     		sub	sp, sp, #60
 1616              	.LCFI17:
 1617              		.cfi_def_cfa_offset 64
 452:Core/Src/main.c **** 
 1618              		.loc 1 452 3 view .LVU568
 452:Core/Src/main.c **** 
 1619              		.loc 1 452 24 is_stmt 0 view .LVU569
 1620 0004 3422     		movs	r2, #52
 1621 0006 0021     		movs	r1, #0
 1622 0008 01A8     		add	r0, sp, #4
 1623 000a FFF7FEFF 		bl	memset
 1624              	.LVL73:
 457:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1625              		.loc 1 457 3 is_stmt 1 view .LVU570
 457:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1626              		.loc 1 457 18 is_stmt 0 view .LVU571
 1627 000e 2748     		ldr	r0, .L66
 1628 0010 274B     		ldr	r3, .L66+4
 1629 0012 0360     		str	r3, [r0]
 458:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1630              		.loc 1 458 3 is_stmt 1 view .LVU572
 458:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1631              		.loc 1 458 25 is_stmt 0 view .LVU573
 1632 0014 0023     		movs	r3, #0
 1633 0016 4360     		str	r3, [r0, #4]
 459:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1634              		.loc 1 459 3 is_stmt 1 view .LVU574
 459:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1635              		.loc 1 459 25 is_stmt 0 view .LVU575
 1636 0018 8360     		str	r3, [r0, #8]
 460:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1637              		.loc 1 460 3 is_stmt 1 view .LVU576
 460:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1638              		.loc 1 460 25 is_stmt 0 view .LVU577
 1639 001a C360     		str	r3, [r0, #12]
 461:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 1640              		.loc 1 461 3 is_stmt 1 view .LVU578
 461:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 1641              		.loc 1 461 25 is_stmt 0 view .LVU579
 1642 001c 0361     		str	r3, [r0, #16]
 462:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 1643              		.loc 1 462 3 is_stmt 1 view .LVU580
 462:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 1644              		.loc 1 462 29 is_stmt 0 view .LVU581
 1645 001e 2822     		movs	r2, #40
 1646 0020 4261     		str	r2, [r0, #20]
 463:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 1647              		.loc 1 463 3 is_stmt 1 view .LVU582
 463:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 1648              		.loc 1 463 27 is_stmt 0 view .LVU583
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 54


 1649 0022 0922     		movs	r2, #9
 1650 0024 8261     		str	r2, [r0, #24]
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 1651              		.loc 1 464 3 is_stmt 1 view .LVU584
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 1652              		.loc 1 464 29 is_stmt 0 view .LVU585
 1653 0026 3522     		movs	r2, #53
 1654 0028 C261     		str	r2, [r0, #28]
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 1655              		.loc 1 465 3 is_stmt 1 view .LVU586
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 1656              		.loc 1 465 29 is_stmt 0 view .LVU587
 1657 002a 0B22     		movs	r2, #11
 1658 002c 0262     		str	r2, [r0, #32]
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 1659              		.loc 1 466 3 is_stmt 1 view .LVU588
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 1660              		.loc 1 466 33 is_stmt 0 view .LVU589
 1661 002e 40F21522 		movw	r2, #533
 1662 0032 4262     		str	r2, [r0, #36]
 467:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 1663              		.loc 1 467 3 is_stmt 1 view .LVU590
 467:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 1664              		.loc 1 467 33 is_stmt 0 view .LVU591
 1665 0034 40F21B12 		movw	r2, #283
 1666 0038 8262     		str	r2, [r0, #40]
 468:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 1667              		.loc 1 468 3 is_stmt 1 view .LVU592
 468:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 1668              		.loc 1 468 25 is_stmt 0 view .LVU593
 1669 003a 40F23522 		movw	r2, #565
 1670 003e C262     		str	r2, [r0, #44]
 469:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1671              		.loc 1 469 3 is_stmt 1 view .LVU594
 469:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1672              		.loc 1 469 25 is_stmt 0 view .LVU595
 1673 0040 40F21D12 		movw	r2, #285
 1674 0044 0263     		str	r2, [r0, #48]
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1675              		.loc 1 470 3 is_stmt 1 view .LVU596
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1676              		.loc 1 470 29 is_stmt 0 view .LVU597
 1677 0046 80F83430 		strb	r3, [r0, #52]
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1678              		.loc 1 471 3 is_stmt 1 view .LVU598
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1679              		.loc 1 471 30 is_stmt 0 view .LVU599
 1680 004a 80F83530 		strb	r3, [r0, #53]
 472:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1681              		.loc 1 472 3 is_stmt 1 view .LVU600
 472:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1682              		.loc 1 472 28 is_stmt 0 view .LVU601
 1683 004e 80F83630 		strb	r3, [r0, #54]
 473:Core/Src/main.c ****   {
 1684              		.loc 1 473 3 is_stmt 1 view .LVU602
 473:Core/Src/main.c ****   {
 1685              		.loc 1 473 7 is_stmt 0 view .LVU603
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 55


 1686 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 1687              	.LVL74:
 473:Core/Src/main.c ****   {
 1688              		.loc 1 473 6 view .LVU604
 1689 0056 28BB     		cbnz	r0, .L64
 477:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 1690              		.loc 1 477 3 is_stmt 1 view .LVU605
 477:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 1691              		.loc 1 477 22 is_stmt 0 view .LVU606
 1692 0058 0022     		movs	r2, #0
 1693 005a 0192     		str	r2, [sp, #4]
 478:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1694              		.loc 1 478 3 is_stmt 1 view .LVU607
 478:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1695              		.loc 1 478 22 is_stmt 0 view .LVU608
 1696 005c 4FF4F071 		mov	r1, #480
 1697 0060 0291     		str	r1, [sp, #8]
 479:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 1698              		.loc 1 479 3 is_stmt 1 view .LVU609
 479:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 1699              		.loc 1 479 22 is_stmt 0 view .LVU610
 1700 0062 0392     		str	r2, [sp, #12]
 480:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1701              		.loc 1 480 3 is_stmt 1 view .LVU611
 480:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1702              		.loc 1 480 22 is_stmt 0 view .LVU612
 1703 0064 4FF48873 		mov	r3, #272
 1704 0068 0493     		str	r3, [sp, #16]
 481:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1705              		.loc 1 481 3 is_stmt 1 view .LVU613
 481:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1706              		.loc 1 481 25 is_stmt 0 view .LVU614
 1707 006a 0220     		movs	r0, #2
 1708 006c 0590     		str	r0, [sp, #20]
 482:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1709              		.loc 1 482 3 is_stmt 1 view .LVU615
 482:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1710              		.loc 1 482 19 is_stmt 0 view .LVU616
 1711 006e FF20     		movs	r0, #255
 1712 0070 0690     		str	r0, [sp, #24]
 483:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1713              		.loc 1 483 3 is_stmt 1 view .LVU617
 483:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1714              		.loc 1 483 20 is_stmt 0 view .LVU618
 1715 0072 0792     		str	r2, [sp, #28]
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1716              		.loc 1 484 3 is_stmt 1 view .LVU619
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1717              		.loc 1 484 29 is_stmt 0 view .LVU620
 1718 0074 4FF4C060 		mov	r0, #1536
 1719 0078 0890     		str	r0, [sp, #32]
 485:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 1720              		.loc 1 485 3 is_stmt 1 view .LVU621
 485:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 1721              		.loc 1 485 29 is_stmt 0 view .LVU622
 1722 007a 0720     		movs	r0, #7
 1723 007c 0990     		str	r0, [sp, #36]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 56


 486:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 1724              		.loc 1 486 3 is_stmt 1 view .LVU623
 486:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 1725              		.loc 1 486 27 is_stmt 0 view .LVU624
 1726 007e 4FF04040 		mov	r0, #-1073741824
 1727 0082 0A90     		str	r0, [sp, #40]
 487:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 1728              		.loc 1 487 3 is_stmt 1 view .LVU625
 487:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 1729              		.loc 1 487 24 is_stmt 0 view .LVU626
 1730 0084 0B91     		str	r1, [sp, #44]
 488:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1731              		.loc 1 488 3 is_stmt 1 view .LVU627
 488:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1732              		.loc 1 488 25 is_stmt 0 view .LVU628
 1733 0086 0C93     		str	r3, [sp, #48]
 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1734              		.loc 1 489 3 is_stmt 1 view .LVU629
 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1735              		.loc 1 489 28 is_stmt 0 view .LVU630
 1736 0088 8DF83420 		strb	r2, [sp, #52]
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1737              		.loc 1 490 3 is_stmt 1 view .LVU631
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1738              		.loc 1 490 29 is_stmt 0 view .LVU632
 1739 008c 8DF83520 		strb	r2, [sp, #53]
 491:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1740              		.loc 1 491 3 is_stmt 1 view .LVU633
 491:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1741              		.loc 1 491 27 is_stmt 0 view .LVU634
 1742 0090 8DF83620 		strb	r2, [sp, #54]
 492:Core/Src/main.c ****   {
 1743              		.loc 1 492 3 is_stmt 1 view .LVU635
 492:Core/Src/main.c ****   {
 1744              		.loc 1 492 7 is_stmt 0 view .LVU636
 1745 0094 01A9     		add	r1, sp, #4
 1746 0096 0548     		ldr	r0, .L66
 1747 0098 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1748              	.LVL75:
 492:Core/Src/main.c ****   {
 1749              		.loc 1 492 6 view .LVU637
 1750 009c 20B9     		cbnz	r0, .L65
 500:Core/Src/main.c **** 
 1751              		.loc 1 500 1 view .LVU638
 1752 009e 0FB0     		add	sp, sp, #60
 1753              	.LCFI18:
 1754              		.cfi_remember_state
 1755              		.cfi_def_cfa_offset 4
 1756              		@ sp needed
 1757 00a0 5DF804FB 		ldr	pc, [sp], #4
 1758              	.L64:
 1759              	.LCFI19:
 1760              		.cfi_restore_state
 475:Core/Src/main.c ****   }
 1761              		.loc 1 475 5 is_stmt 1 view .LVU639
 1762 00a4 FFF7FEFF 		bl	Error_Handler
 1763              	.LVL76:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 57


 1764              	.L65:
 494:Core/Src/main.c ****   }
 1765              		.loc 1 494 5 view .LVU640
 1766 00a8 FFF7FEFF 		bl	Error_Handler
 1767              	.LVL77:
 1768              	.L67:
 1769              		.align	2
 1770              	.L66:
 1771 00ac 00000000 		.word	.LANCHOR9
 1772 00b0 00680140 		.word	1073833984
 1773              		.cfi_endproc
 1774              	.LFE157:
 1776              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 1777              		.align	1
 1778              		.syntax unified
 1779              		.thumb
 1780              		.thumb_func
 1782              	MX_QUADSPI_Init:
 1783              	.LFB158:
 508:Core/Src/main.c **** 
 1784              		.loc 1 508 1 view -0
 1785              		.cfi_startproc
 1786              		@ args = 0, pretend = 0, frame = 0
 1787              		@ frame_needed = 0, uses_anonymous_args = 0
 1788 0000 08B5     		push	{r3, lr}
 1789              	.LCFI20:
 1790              		.cfi_def_cfa_offset 8
 1791              		.cfi_offset 3, -8
 1792              		.cfi_offset 14, -4
 518:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 1793              		.loc 1 518 3 view .LVU642
 518:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 1794              		.loc 1 518 18 is_stmt 0 view .LVU643
 1795 0002 0C48     		ldr	r0, .L72
 1796 0004 0C4B     		ldr	r3, .L72+4
 1797 0006 0360     		str	r3, [r0]
 519:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1798              		.loc 1 519 3 is_stmt 1 view .LVU644
 519:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1799              		.loc 1 519 29 is_stmt 0 view .LVU645
 1800 0008 0123     		movs	r3, #1
 1801 000a 4360     		str	r3, [r0, #4]
 520:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1802              		.loc 1 520 3 is_stmt 1 view .LVU646
 520:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1803              		.loc 1 520 28 is_stmt 0 view .LVU647
 1804 000c 0423     		movs	r3, #4
 1805 000e 8360     		str	r3, [r0, #8]
 521:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 1806              		.loc 1 521 3 is_stmt 1 view .LVU648
 521:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 1807              		.loc 1 521 29 is_stmt 0 view .LVU649
 1808 0010 1023     		movs	r3, #16
 1809 0012 C360     		str	r3, [r0, #12]
 522:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 1810              		.loc 1 522 3 is_stmt 1 view .LVU650
 522:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 58


 1811              		.loc 1 522 24 is_stmt 0 view .LVU651
 1812 0014 1823     		movs	r3, #24
 1813 0016 0361     		str	r3, [r0, #16]
 523:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1814              		.loc 1 523 3 is_stmt 1 view .LVU652
 523:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1815              		.loc 1 523 33 is_stmt 0 view .LVU653
 1816 0018 4FF4A063 		mov	r3, #1280
 1817 001c 4361     		str	r3, [r0, #20]
 524:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 1818              		.loc 1 524 3 is_stmt 1 view .LVU654
 524:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 1819              		.loc 1 524 24 is_stmt 0 view .LVU655
 1820 001e 0023     		movs	r3, #0
 1821 0020 8361     		str	r3, [r0, #24]
 525:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 1822              		.loc 1 525 3 is_stmt 1 view .LVU656
 525:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 1823              		.loc 1 525 22 is_stmt 0 view .LVU657
 1824 0022 C361     		str	r3, [r0, #28]
 526:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1825              		.loc 1 526 3 is_stmt 1 view .LVU658
 526:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1826              		.loc 1 526 24 is_stmt 0 view .LVU659
 1827 0024 0362     		str	r3, [r0, #32]
 527:Core/Src/main.c ****   {
 1828              		.loc 1 527 3 is_stmt 1 view .LVU660
 527:Core/Src/main.c ****   {
 1829              		.loc 1 527 7 is_stmt 0 view .LVU661
 1830 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 1831              	.LVL78:
 527:Core/Src/main.c ****   {
 1832              		.loc 1 527 6 view .LVU662
 1833 002a 00B9     		cbnz	r0, .L71
 535:Core/Src/main.c **** 
 1834              		.loc 1 535 1 view .LVU663
 1835 002c 08BD     		pop	{r3, pc}
 1836              	.L71:
 529:Core/Src/main.c ****   }
 1837              		.loc 1 529 5 is_stmt 1 view .LVU664
 1838 002e FFF7FEFF 		bl	Error_Handler
 1839              	.LVL79:
 1840              	.L73:
 1841 0032 00BF     		.align	2
 1842              	.L72:
 1843 0034 00000000 		.word	.LANCHOR10
 1844 0038 001000A0 		.word	-1610608640
 1845              		.cfi_endproc
 1846              	.LFE158:
 1848              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1849              		.align	1
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1854              	MX_SPI2_Init:
 1855              	.LFB160:
 571:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 59


 1856              		.loc 1 571 1 view -0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 0
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 1860 0000 08B5     		push	{r3, lr}
 1861              	.LCFI21:
 1862              		.cfi_def_cfa_offset 8
 1863              		.cfi_offset 3, -8
 1864              		.cfi_offset 14, -4
 581:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1865              		.loc 1 581 3 view .LVU666
 581:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1866              		.loc 1 581 18 is_stmt 0 view .LVU667
 1867 0002 0F48     		ldr	r0, .L78
 1868 0004 0F4B     		ldr	r3, .L78+4
 1869 0006 0360     		str	r3, [r0]
 582:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1870              		.loc 1 582 3 is_stmt 1 view .LVU668
 582:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1871              		.loc 1 582 19 is_stmt 0 view .LVU669
 1872 0008 4FF48273 		mov	r3, #260
 1873 000c 4360     		str	r3, [r0, #4]
 583:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 1874              		.loc 1 583 3 is_stmt 1 view .LVU670
 583:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 1875              		.loc 1 583 24 is_stmt 0 view .LVU671
 1876 000e 0023     		movs	r3, #0
 1877 0010 8360     		str	r3, [r0, #8]
 584:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1878              		.loc 1 584 3 is_stmt 1 view .LVU672
 584:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1879              		.loc 1 584 23 is_stmt 0 view .LVU673
 1880 0012 4FF44072 		mov	r2, #768
 1881 0016 C260     		str	r2, [r0, #12]
 585:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1882              		.loc 1 585 3 is_stmt 1 view .LVU674
 585:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1883              		.loc 1 585 26 is_stmt 0 view .LVU675
 1884 0018 0361     		str	r3, [r0, #16]
 586:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1885              		.loc 1 586 3 is_stmt 1 view .LVU676
 586:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1886              		.loc 1 586 23 is_stmt 0 view .LVU677
 1887 001a 4361     		str	r3, [r0, #20]
 587:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1888              		.loc 1 587 3 is_stmt 1 view .LVU678
 587:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1889              		.loc 1 587 18 is_stmt 0 view .LVU679
 1890 001c 4FF40072 		mov	r2, #512
 1891 0020 8261     		str	r2, [r0, #24]
 588:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1892              		.loc 1 588 3 is_stmt 1 view .LVU680
 588:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1893              		.loc 1 588 32 is_stmt 0 view .LVU681
 1894 0022 C361     		str	r3, [r0, #28]
 589:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1895              		.loc 1 589 3 is_stmt 1 view .LVU682
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 60


 589:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1896              		.loc 1 589 23 is_stmt 0 view .LVU683
 1897 0024 0362     		str	r3, [r0, #32]
 590:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1898              		.loc 1 590 3 is_stmt 1 view .LVU684
 590:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1899              		.loc 1 590 21 is_stmt 0 view .LVU685
 1900 0026 4362     		str	r3, [r0, #36]
 591:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1901              		.loc 1 591 3 is_stmt 1 view .LVU686
 591:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1902              		.loc 1 591 29 is_stmt 0 view .LVU687
 1903 0028 8362     		str	r3, [r0, #40]
 592:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1904              		.loc 1 592 3 is_stmt 1 view .LVU688
 592:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1905              		.loc 1 592 28 is_stmt 0 view .LVU689
 1906 002a 0722     		movs	r2, #7
 1907 002c C262     		str	r2, [r0, #44]
 593:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1908              		.loc 1 593 3 is_stmt 1 view .LVU690
 593:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1909              		.loc 1 593 24 is_stmt 0 view .LVU691
 1910 002e 0363     		str	r3, [r0, #48]
 594:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1911              		.loc 1 594 3 is_stmt 1 view .LVU692
 594:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1912              		.loc 1 594 23 is_stmt 0 view .LVU693
 1913 0030 0823     		movs	r3, #8
 1914 0032 4363     		str	r3, [r0, #52]
 595:Core/Src/main.c ****   {
 1915              		.loc 1 595 3 is_stmt 1 view .LVU694
 595:Core/Src/main.c ****   {
 1916              		.loc 1 595 7 is_stmt 0 view .LVU695
 1917 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1918              	.LVL80:
 595:Core/Src/main.c ****   {
 1919              		.loc 1 595 6 view .LVU696
 1920 0038 00B9     		cbnz	r0, .L77
 603:Core/Src/main.c **** 
 1921              		.loc 1 603 1 view .LVU697
 1922 003a 08BD     		pop	{r3, pc}
 1923              	.L77:
 597:Core/Src/main.c ****   }
 1924              		.loc 1 597 5 is_stmt 1 view .LVU698
 1925 003c FFF7FEFF 		bl	Error_Handler
 1926              	.LVL81:
 1927              	.L79:
 1928              		.align	2
 1929              	.L78:
 1930 0040 00000000 		.word	.LANCHOR11
 1931 0044 00380040 		.word	1073756160
 1932              		.cfi_endproc
 1933              	.LFE160:
 1935              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1936              		.align	1
 1937              		.syntax unified
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 61


 1938              		.thumb
 1939              		.thumb_func
 1941              	MX_USART1_UART_Init:
 1942              	.LFB161:
 611:Core/Src/main.c **** 
 1943              		.loc 1 611 1 view -0
 1944              		.cfi_startproc
 1945              		@ args = 0, pretend = 0, frame = 0
 1946              		@ frame_needed = 0, uses_anonymous_args = 0
 1947 0000 08B5     		push	{r3, lr}
 1948              	.LCFI22:
 1949              		.cfi_def_cfa_offset 8
 1950              		.cfi_offset 3, -8
 1951              		.cfi_offset 14, -4
 620:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1952              		.loc 1 620 3 view .LVU700
 620:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1953              		.loc 1 620 19 is_stmt 0 view .LVU701
 1954 0002 0B48     		ldr	r0, .L84
 1955 0004 0B4B     		ldr	r3, .L84+4
 1956 0006 0360     		str	r3, [r0]
 621:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1957              		.loc 1 621 3 is_stmt 1 view .LVU702
 621:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1958              		.loc 1 621 24 is_stmt 0 view .LVU703
 1959 0008 4FF4E133 		mov	r3, #115200
 1960 000c 4360     		str	r3, [r0, #4]
 622:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1961              		.loc 1 622 3 is_stmt 1 view .LVU704
 622:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1962              		.loc 1 622 26 is_stmt 0 view .LVU705
 1963 000e 0023     		movs	r3, #0
 1964 0010 8360     		str	r3, [r0, #8]
 623:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1965              		.loc 1 623 3 is_stmt 1 view .LVU706
 623:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1966              		.loc 1 623 24 is_stmt 0 view .LVU707
 1967 0012 C360     		str	r3, [r0, #12]
 624:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1968              		.loc 1 624 3 is_stmt 1 view .LVU708
 624:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1969              		.loc 1 624 22 is_stmt 0 view .LVU709
 1970 0014 0361     		str	r3, [r0, #16]
 625:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1971              		.loc 1 625 3 is_stmt 1 view .LVU710
 625:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1972              		.loc 1 625 20 is_stmt 0 view .LVU711
 1973 0016 0C22     		movs	r2, #12
 1974 0018 4261     		str	r2, [r0, #20]
 626:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1975              		.loc 1 626 3 is_stmt 1 view .LVU712
 626:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1976              		.loc 1 626 25 is_stmt 0 view .LVU713
 1977 001a 8361     		str	r3, [r0, #24]
 627:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1978              		.loc 1 627 3 is_stmt 1 view .LVU714
 627:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 62


 1979              		.loc 1 627 28 is_stmt 0 view .LVU715
 1980 001c C361     		str	r3, [r0, #28]
 628:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1981              		.loc 1 628 3 is_stmt 1 view .LVU716
 628:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1982              		.loc 1 628 30 is_stmt 0 view .LVU717
 1983 001e 0362     		str	r3, [r0, #32]
 629:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1984              		.loc 1 629 3 is_stmt 1 view .LVU718
 629:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1985              		.loc 1 629 38 is_stmt 0 view .LVU719
 1986 0020 4362     		str	r3, [r0, #36]
 630:Core/Src/main.c ****   {
 1987              		.loc 1 630 3 is_stmt 1 view .LVU720
 630:Core/Src/main.c ****   {
 1988              		.loc 1 630 7 is_stmt 0 view .LVU721
 1989 0022 FFF7FEFF 		bl	HAL_UART_Init
 1990              	.LVL82:
 630:Core/Src/main.c ****   {
 1991              		.loc 1 630 6 view .LVU722
 1992 0026 00B9     		cbnz	r0, .L83
 638:Core/Src/main.c **** 
 1993              		.loc 1 638 1 view .LVU723
 1994 0028 08BD     		pop	{r3, pc}
 1995              	.L83:
 632:Core/Src/main.c ****   }
 1996              		.loc 1 632 5 is_stmt 1 view .LVU724
 1997 002a FFF7FEFF 		bl	Error_Handler
 1998              	.LVL83:
 1999              	.L85:
 2000 002e 00BF     		.align	2
 2001              	.L84:
 2002 0030 00000000 		.word	.LANCHOR4
 2003 0034 00100140 		.word	1073811456
 2004              		.cfi_endproc
 2005              	.LFE161:
 2007              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 2008              		.align	1
 2009              		.syntax unified
 2010              		.thumb
 2011              		.thumb_func
 2013              	MX_USART6_UART_Init:
 2014              	.LFB162:
 646:Core/Src/main.c **** 
 2015              		.loc 1 646 1 view -0
 2016              		.cfi_startproc
 2017              		@ args = 0, pretend = 0, frame = 0
 2018              		@ frame_needed = 0, uses_anonymous_args = 0
 2019 0000 08B5     		push	{r3, lr}
 2020              	.LCFI23:
 2021              		.cfi_def_cfa_offset 8
 2022              		.cfi_offset 3, -8
 2023              		.cfi_offset 14, -4
 655:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 2024              		.loc 1 655 3 view .LVU726
 655:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 2025              		.loc 1 655 19 is_stmt 0 view .LVU727
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 63


 2026 0002 0B48     		ldr	r0, .L90
 2027 0004 0B4B     		ldr	r3, .L90+4
 2028 0006 0360     		str	r3, [r0]
 656:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 2029              		.loc 1 656 3 is_stmt 1 view .LVU728
 656:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 2030              		.loc 1 656 24 is_stmt 0 view .LVU729
 2031 0008 4FF4E133 		mov	r3, #115200
 2032 000c 4360     		str	r3, [r0, #4]
 657:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 2033              		.loc 1 657 3 is_stmt 1 view .LVU730
 657:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 2034              		.loc 1 657 26 is_stmt 0 view .LVU731
 2035 000e 0023     		movs	r3, #0
 2036 0010 8360     		str	r3, [r0, #8]
 658:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 2037              		.loc 1 658 3 is_stmt 1 view .LVU732
 658:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 2038              		.loc 1 658 24 is_stmt 0 view .LVU733
 2039 0012 C360     		str	r3, [r0, #12]
 659:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 2040              		.loc 1 659 3 is_stmt 1 view .LVU734
 659:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 2041              		.loc 1 659 22 is_stmt 0 view .LVU735
 2042 0014 0361     		str	r3, [r0, #16]
 660:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2043              		.loc 1 660 3 is_stmt 1 view .LVU736
 660:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2044              		.loc 1 660 20 is_stmt 0 view .LVU737
 2045 0016 0C22     		movs	r2, #12
 2046 0018 4261     		str	r2, [r0, #20]
 661:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 2047              		.loc 1 661 3 is_stmt 1 view .LVU738
 661:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 2048              		.loc 1 661 25 is_stmt 0 view .LVU739
 2049 001a 8361     		str	r3, [r0, #24]
 662:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2050              		.loc 1 662 3 is_stmt 1 view .LVU740
 662:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2051              		.loc 1 662 28 is_stmt 0 view .LVU741
 2052 001c C361     		str	r3, [r0, #28]
 663:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2053              		.loc 1 663 3 is_stmt 1 view .LVU742
 663:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2054              		.loc 1 663 30 is_stmt 0 view .LVU743
 2055 001e 0362     		str	r3, [r0, #32]
 664:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 2056              		.loc 1 664 3 is_stmt 1 view .LVU744
 664:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 2057              		.loc 1 664 38 is_stmt 0 view .LVU745
 2058 0020 4362     		str	r3, [r0, #36]
 665:Core/Src/main.c ****   {
 2059              		.loc 1 665 3 is_stmt 1 view .LVU746
 665:Core/Src/main.c ****   {
 2060              		.loc 1 665 7 is_stmt 0 view .LVU747
 2061 0022 FFF7FEFF 		bl	HAL_UART_Init
 2062              	.LVL84:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 64


 665:Core/Src/main.c ****   {
 2063              		.loc 1 665 6 view .LVU748
 2064 0026 00B9     		cbnz	r0, .L89
 673:Core/Src/main.c **** 
 2065              		.loc 1 673 1 view .LVU749
 2066 0028 08BD     		pop	{r3, pc}
 2067              	.L89:
 667:Core/Src/main.c ****   }
 2068              		.loc 1 667 5 is_stmt 1 view .LVU750
 2069 002a FFF7FEFF 		bl	Error_Handler
 2070              	.LVL85:
 2071              	.L91:
 2072 002e 00BF     		.align	2
 2073              	.L90:
 2074 0030 00000000 		.word	.LANCHOR12
 2075 0034 00140140 		.word	1073812480
 2076              		.cfi_endproc
 2077              	.LFE162:
 2079              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 2080              		.align	1
 2081              		.syntax unified
 2082              		.thumb
 2083              		.thumb_func
 2085              	MX_DMA2D_Init:
 2086              	.LFB154:
 313:Core/Src/main.c **** 
 2087              		.loc 1 313 1 view -0
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091 0000 08B5     		push	{r3, lr}
 2092              	.LCFI24:
 2093              		.cfi_def_cfa_offset 8
 2094              		.cfi_offset 3, -8
 2095              		.cfi_offset 14, -4
 322:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 2096              		.loc 1 322 3 view .LVU752
 322:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 2097              		.loc 1 322 19 is_stmt 0 view .LVU753
 2098 0002 0C48     		ldr	r0, .L98
 2099 0004 0C4B     		ldr	r3, .L98+4
 2100 0006 0360     		str	r3, [r0]
 323:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 2101              		.loc 1 323 3 is_stmt 1 view .LVU754
 323:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 2102              		.loc 1 323 20 is_stmt 0 view .LVU755
 2103 0008 0023     		movs	r3, #0
 2104 000a 4360     		str	r3, [r0, #4]
 324:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 2105              		.loc 1 324 3 is_stmt 1 view .LVU756
 324:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 2106              		.loc 1 324 25 is_stmt 0 view .LVU757
 2107 000c 8360     		str	r3, [r0, #8]
 325:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 2108              		.loc 1 325 3 is_stmt 1 view .LVU758
 325:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 2109              		.loc 1 325 28 is_stmt 0 view .LVU759
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 65


 2110 000e C360     		str	r3, [r0, #12]
 326:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 2111              		.loc 1 326 3 is_stmt 1 view .LVU760
 326:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 2112              		.loc 1 326 34 is_stmt 0 view .LVU761
 2113 0010 8362     		str	r3, [r0, #40]
 327:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 2114              		.loc 1 327 3 is_stmt 1 view .LVU762
 327:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 2115              		.loc 1 327 37 is_stmt 0 view .LVU763
 2116 0012 C362     		str	r3, [r0, #44]
 328:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 2117              		.loc 1 328 3 is_stmt 1 view .LVU764
 328:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 2118              		.loc 1 328 32 is_stmt 0 view .LVU765
 2119 0014 0363     		str	r3, [r0, #48]
 329:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 2120              		.loc 1 329 3 is_stmt 1 view .LVU766
 329:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 2121              		.loc 1 329 33 is_stmt 0 view .LVU767
 2122 0016 4363     		str	r3, [r0, #52]
 330:Core/Src/main.c ****   {
 2123              		.loc 1 330 3 is_stmt 1 view .LVU768
 330:Core/Src/main.c ****   {
 2124              		.loc 1 330 7 is_stmt 0 view .LVU769
 2125 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 2126              	.LVL86:
 330:Core/Src/main.c ****   {
 2127              		.loc 1 330 6 view .LVU770
 2128 001c 28B9     		cbnz	r0, .L96
 334:Core/Src/main.c ****   {
 2129              		.loc 1 334 3 is_stmt 1 view .LVU771
 334:Core/Src/main.c ****   {
 2130              		.loc 1 334 7 is_stmt 0 view .LVU772
 2131 001e 0121     		movs	r1, #1
 2132 0020 0448     		ldr	r0, .L98
 2133 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 2134              	.LVL87:
 334:Core/Src/main.c ****   {
 2135              		.loc 1 334 6 view .LVU773
 2136 0026 10B9     		cbnz	r0, .L97
 342:Core/Src/main.c **** 
 2137              		.loc 1 342 1 view .LVU774
 2138 0028 08BD     		pop	{r3, pc}
 2139              	.L96:
 332:Core/Src/main.c ****   }
 2140              		.loc 1 332 5 is_stmt 1 view .LVU775
 2141 002a FFF7FEFF 		bl	Error_Handler
 2142              	.LVL88:
 2143              	.L97:
 336:Core/Src/main.c ****   }
 2144              		.loc 1 336 5 view .LVU776
 2145 002e FFF7FEFF 		bl	Error_Handler
 2146              	.LVL89:
 2147              	.L99:
 2148 0032 00BF     		.align	2
 2149              	.L98:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 66


 2150 0034 00000000 		.word	.LANCHOR13
 2151 0038 00B00240 		.word	1073917952
 2152              		.cfi_endproc
 2153              	.LFE154:
 2155              		.section	.text.SystemClock_Config,"ax",%progbits
 2156              		.align	1
 2157              		.global	SystemClock_Config
 2158              		.syntax unified
 2159              		.thumb
 2160              		.thumb_func
 2162              	SystemClock_Config:
 2163              	.LFB151:
 199:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2164              		.loc 1 199 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 80
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168 0000 00B5     		push	{lr}
 2169              	.LCFI25:
 2170              		.cfi_def_cfa_offset 4
 2171              		.cfi_offset 14, -4
 2172 0002 95B0     		sub	sp, sp, #84
 2173              	.LCFI26:
 2174              		.cfi_def_cfa_offset 88
 200:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2175              		.loc 1 200 3 view .LVU778
 200:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2176              		.loc 1 200 22 is_stmt 0 view .LVU779
 2177 0004 3022     		movs	r2, #48
 2178 0006 0021     		movs	r1, #0
 2179 0008 08A8     		add	r0, sp, #32
 2180 000a FFF7FEFF 		bl	memset
 2181              	.LVL90:
 201:Core/Src/main.c **** 
 2182              		.loc 1 201 3 is_stmt 1 view .LVU780
 201:Core/Src/main.c **** 
 2183              		.loc 1 201 22 is_stmt 0 view .LVU781
 2184 000e 0023     		movs	r3, #0
 2185 0010 0393     		str	r3, [sp, #12]
 2186 0012 0493     		str	r3, [sp, #16]
 2187 0014 0593     		str	r3, [sp, #20]
 2188 0016 0693     		str	r3, [sp, #24]
 2189 0018 0793     		str	r3, [sp, #28]
 205:Core/Src/main.c **** 
 2190              		.loc 1 205 3 is_stmt 1 view .LVU782
 2191 001a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 2192              	.LVL91:
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2193              		.loc 1 209 3 view .LVU783
 2194              	.LBB18:
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2195              		.loc 1 209 3 view .LVU784
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2196              		.loc 1 209 3 view .LVU785
 2197 001e 234B     		ldr	r3, .L108
 2198 0020 1A6C     		ldr	r2, [r3, #64]
 2199 0022 42F08052 		orr	r2, r2, #268435456
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 67


 2200 0026 1A64     		str	r2, [r3, #64]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2201              		.loc 1 209 3 view .LVU786
 2202 0028 1B6C     		ldr	r3, [r3, #64]
 2203 002a 03F08053 		and	r3, r3, #268435456
 2204 002e 0193     		str	r3, [sp, #4]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2205              		.loc 1 209 3 view .LVU787
 2206 0030 019B     		ldr	r3, [sp, #4]
 2207              	.LBE18:
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2208              		.loc 1 209 3 view .LVU788
 210:Core/Src/main.c **** 
 2209              		.loc 1 210 3 view .LVU789
 2210              	.LBB19:
 210:Core/Src/main.c **** 
 2211              		.loc 1 210 3 view .LVU790
 210:Core/Src/main.c **** 
 2212              		.loc 1 210 3 view .LVU791
 2213 0032 1F4B     		ldr	r3, .L108+4
 2214 0034 1A68     		ldr	r2, [r3]
 2215 0036 42F44042 		orr	r2, r2, #49152
 2216 003a 1A60     		str	r2, [r3]
 210:Core/Src/main.c **** 
 2217              		.loc 1 210 3 view .LVU792
 2218 003c 1B68     		ldr	r3, [r3]
 2219 003e 03F44043 		and	r3, r3, #49152
 2220 0042 0293     		str	r3, [sp, #8]
 210:Core/Src/main.c **** 
 2221              		.loc 1 210 3 view .LVU793
 2222 0044 029B     		ldr	r3, [sp, #8]
 2223              	.LBE19:
 210:Core/Src/main.c **** 
 2224              		.loc 1 210 3 view .LVU794
 215:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2225              		.loc 1 215 3 view .LVU795
 215:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2226              		.loc 1 215 36 is_stmt 0 view .LVU796
 2227 0046 0123     		movs	r3, #1
 2228 0048 0893     		str	r3, [sp, #32]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2229              		.loc 1 216 3 is_stmt 1 view .LVU797
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2230              		.loc 1 216 30 is_stmt 0 view .LVU798
 2231 004a 4FF48033 		mov	r3, #65536
 2232 004e 0993     		str	r3, [sp, #36]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2233              		.loc 1 217 3 is_stmt 1 view .LVU799
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2234              		.loc 1 217 34 is_stmt 0 view .LVU800
 2235 0050 0223     		movs	r3, #2
 2236 0052 0E93     		str	r3, [sp, #56]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 2237              		.loc 1 218 3 is_stmt 1 view .LVU801
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 2238              		.loc 1 218 35 is_stmt 0 view .LVU802
 2239 0054 4FF48002 		mov	r2, #4194304
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 68


 2240 0058 0F92     		str	r2, [sp, #60]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 2241              		.loc 1 219 3 is_stmt 1 view .LVU803
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 2242              		.loc 1 219 30 is_stmt 0 view .LVU804
 2243 005a 1922     		movs	r2, #25
 2244 005c 1092     		str	r2, [sp, #64]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2245              		.loc 1 220 3 is_stmt 1 view .LVU805
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2246              		.loc 1 220 30 is_stmt 0 view .LVU806
 2247 005e 4FF4C872 		mov	r2, #400
 2248 0062 1192     		str	r2, [sp, #68]
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 2249              		.loc 1 221 3 is_stmt 1 view .LVU807
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 2250              		.loc 1 221 30 is_stmt 0 view .LVU808
 2251 0064 1293     		str	r3, [sp, #72]
 222:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2252              		.loc 1 222 3 is_stmt 1 view .LVU809
 222:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2253              		.loc 1 222 30 is_stmt 0 view .LVU810
 2254 0066 0923     		movs	r3, #9
 2255 0068 1393     		str	r3, [sp, #76]
 223:Core/Src/main.c ****   {
 2256              		.loc 1 223 3 is_stmt 1 view .LVU811
 223:Core/Src/main.c ****   {
 2257              		.loc 1 223 7 is_stmt 0 view .LVU812
 2258 006a 08A8     		add	r0, sp, #32
 2259 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 2260              	.LVL92:
 223:Core/Src/main.c ****   {
 2261              		.loc 1 223 6 view .LVU813
 2262 0070 B0B9     		cbnz	r0, .L105
 230:Core/Src/main.c ****   {
 2263              		.loc 1 230 3 is_stmt 1 view .LVU814
 230:Core/Src/main.c ****   {
 2264              		.loc 1 230 7 is_stmt 0 view .LVU815
 2265 0072 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 2266              	.LVL93:
 230:Core/Src/main.c ****   {
 2267              		.loc 1 230 6 view .LVU816
 2268 0076 A8B9     		cbnz	r0, .L106
 237:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2269              		.loc 1 237 3 is_stmt 1 view .LVU817
 237:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2270              		.loc 1 237 31 is_stmt 0 view .LVU818
 2271 0078 0F23     		movs	r3, #15
 2272 007a 0393     		str	r3, [sp, #12]
 239:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2273              		.loc 1 239 3 is_stmt 1 view .LVU819
 239:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2274              		.loc 1 239 34 is_stmt 0 view .LVU820
 2275 007c 0223     		movs	r3, #2
 2276 007e 0493     		str	r3, [sp, #16]
 240:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2277              		.loc 1 240 3 is_stmt 1 view .LVU821
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 69


 240:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2278              		.loc 1 240 35 is_stmt 0 view .LVU822
 2279 0080 0023     		movs	r3, #0
 2280 0082 0593     		str	r3, [sp, #20]
 241:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2281              		.loc 1 241 3 is_stmt 1 view .LVU823
 241:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2282              		.loc 1 241 36 is_stmt 0 view .LVU824
 2283 0084 4FF4A053 		mov	r3, #5120
 2284 0088 0693     		str	r3, [sp, #24]
 242:Core/Src/main.c **** 
 2285              		.loc 1 242 3 is_stmt 1 view .LVU825
 242:Core/Src/main.c **** 
 2286              		.loc 1 242 36 is_stmt 0 view .LVU826
 2287 008a 4FF48053 		mov	r3, #4096
 2288 008e 0793     		str	r3, [sp, #28]
 244:Core/Src/main.c ****   {
 2289              		.loc 1 244 3 is_stmt 1 view .LVU827
 244:Core/Src/main.c ****   {
 2290              		.loc 1 244 7 is_stmt 0 view .LVU828
 2291 0090 0621     		movs	r1, #6
 2292 0092 03A8     		add	r0, sp, #12
 2293 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2294              	.LVL94:
 244:Core/Src/main.c ****   {
 2295              		.loc 1 244 6 view .LVU829
 2296 0098 30B9     		cbnz	r0, .L107
 248:Core/Src/main.c **** 
 2297              		.loc 1 248 1 view .LVU830
 2298 009a 15B0     		add	sp, sp, #84
 2299              	.LCFI27:
 2300              		.cfi_remember_state
 2301              		.cfi_def_cfa_offset 4
 2302              		@ sp needed
 2303 009c 5DF804FB 		ldr	pc, [sp], #4
 2304              	.L105:
 2305              	.LCFI28:
 2306              		.cfi_restore_state
 225:Core/Src/main.c ****   }
 2307              		.loc 1 225 5 is_stmt 1 view .LVU831
 2308 00a0 FFF7FEFF 		bl	Error_Handler
 2309              	.LVL95:
 2310              	.L106:
 232:Core/Src/main.c ****   }
 2311              		.loc 1 232 5 view .LVU832
 2312 00a4 FFF7FEFF 		bl	Error_Handler
 2313              	.LVL96:
 2314              	.L107:
 246:Core/Src/main.c ****   }
 2315              		.loc 1 246 5 view .LVU833
 2316 00a8 FFF7FEFF 		bl	Error_Handler
 2317              	.LVL97:
 2318              	.L109:
 2319              		.align	2
 2320              	.L108:
 2321 00ac 00380240 		.word	1073887232
 2322 00b0 00700040 		.word	1073770496
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 70


 2323              		.cfi_endproc
 2324              	.LFE151:
 2326              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 2327              		.align	1
 2328              		.global	PeriphCommonClock_Config
 2329              		.syntax unified
 2330              		.thumb
 2331              		.thumb_func
 2333              	PeriphCommonClock_Config:
 2334              	.LFB152:
 255:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2335              		.loc 1 255 1 view -0
 2336              		.cfi_startproc
 2337              		@ args = 0, pretend = 0, frame = 136
 2338              		@ frame_needed = 0, uses_anonymous_args = 0
 2339 0000 00B5     		push	{lr}
 2340              	.LCFI29:
 2341              		.cfi_def_cfa_offset 4
 2342              		.cfi_offset 14, -4
 2343 0002 A3B0     		sub	sp, sp, #140
 2344              	.LCFI30:
 2345              		.cfi_def_cfa_offset 144
 256:Core/Src/main.c **** 
 2346              		.loc 1 256 3 view .LVU835
 256:Core/Src/main.c **** 
 2347              		.loc 1 256 28 is_stmt 0 view .LVU836
 2348 0004 8422     		movs	r2, #132
 2349 0006 0021     		movs	r1, #0
 2350 0008 01A8     		add	r0, sp, #4
 2351 000a FFF7FEFF 		bl	memset
 2352              	.LVL98:
 260:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 2353              		.loc 1 260 3 is_stmt 1 view .LVU837
 260:Core/Src/main.c ****                               |RCC_PERIPHCLK_CLK48;
 2354              		.loc 1 260 44 is_stmt 0 view .LVU838
 2355 000e 0E4B     		ldr	r3, .L114
 2356 0010 0193     		str	r3, [sp, #4]
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 2357              		.loc 1 262 3 is_stmt 1 view .LVU839
 262:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 2358              		.loc 1 262 38 is_stmt 0 view .LVU840
 2359 0012 4FF4C073 		mov	r3, #384
 2360 0016 0693     		str	r3, [sp, #24]
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 2361              		.loc 1 263 3 is_stmt 1 view .LVU841
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 2362              		.loc 1 263 38 is_stmt 0 view .LVU842
 2363 0018 0523     		movs	r3, #5
 2364 001a 0893     		str	r3, [sp, #32]
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 2365              		.loc 1 264 3 is_stmt 1 view .LVU843
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 2366              		.loc 1 264 38 is_stmt 0 view .LVU844
 2367 001c 0223     		movs	r3, #2
 2368 001e 0793     		str	r3, [sp, #28]
 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 2369              		.loc 1 265 3 is_stmt 1 view .LVU845
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 71


 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 2370              		.loc 1 265 38 is_stmt 0 view .LVU846
 2371 0020 0323     		movs	r3, #3
 2372 0022 0993     		str	r3, [sp, #36]
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 2373              		.loc 1 266 3 is_stmt 1 view .LVU847
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 2374              		.loc 1 266 34 is_stmt 0 view .LVU848
 2375 0024 0123     		movs	r3, #1
 2376 0026 0B93     		str	r3, [sp, #44]
 267:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 2377              		.loc 1 267 3 is_stmt 1 view .LVU849
 267:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 2378              		.loc 1 267 34 is_stmt 0 view .LVU850
 2379 0028 4FF40033 		mov	r3, #131072
 2380 002c 0C93     		str	r3, [sp, #48]
 268:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 2381              		.loc 1 268 3 is_stmt 1 view .LVU851
 268:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 2382              		.loc 1 268 43 is_stmt 0 view .LVU852
 2383 002e 4FF00063 		mov	r3, #134217728
 2384 0032 2093     		str	r3, [sp, #128]
 269:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2385              		.loc 1 269 3 is_stmt 1 view .LVU853
 270:Core/Src/main.c ****   {
 2386              		.loc 1 270 3 view .LVU854
 270:Core/Src/main.c ****   {
 2387              		.loc 1 270 7 is_stmt 0 view .LVU855
 2388 0034 01A8     		add	r0, sp, #4
 2389 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2390              	.LVL99:
 270:Core/Src/main.c ****   {
 2391              		.loc 1 270 6 view .LVU856
 2392 003a 10B9     		cbnz	r0, .L113
 274:Core/Src/main.c **** 
 2393              		.loc 1 274 1 view .LVU857
 2394 003c 23B0     		add	sp, sp, #140
 2395              	.LCFI31:
 2396              		.cfi_remember_state
 2397              		.cfi_def_cfa_offset 4
 2398              		@ sp needed
 2399 003e 5DF804FB 		ldr	pc, [sp], #4
 2400              	.L113:
 2401              	.LCFI32:
 2402              		.cfi_restore_state
 272:Core/Src/main.c ****   }
 2403              		.loc 1 272 5 is_stmt 1 view .LVU858
 2404 0042 FFF7FEFF 		bl	Error_Handler
 2405              	.LVL100:
 2406              	.L115:
 2407 0046 00BF     		.align	2
 2408              	.L114:
 2409 0048 0800A000 		.word	10485768
 2410              		.cfi_endproc
 2411              	.LFE152:
 2413              		.section	.text.main,"ax",%progbits
 2414              		.align	1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 72


 2415              		.global	main
 2416              		.syntax unified
 2417              		.thumb
 2418              		.thumb_func
 2420              	main:
 2421              	.LFB150:
 111:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2422              		.loc 1 111 1 view -0
 2423              		.cfi_startproc
 2424              		@ Volatile: function does not return.
 2425              		@ args = 0, pretend = 0, frame = 32
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 2427 0000 00B5     		push	{lr}
 2428              	.LCFI33:
 2429              		.cfi_def_cfa_offset 4
 2430              		.cfi_offset 14, -4
 2431 0002 89B0     		sub	sp, sp, #36
 2432              	.LCFI34:
 2433              		.cfi_def_cfa_offset 40
 119:Core/Src/main.c **** 
 2434              		.loc 1 119 3 view .LVU860
 2435 0004 FFF7FEFF 		bl	HAL_Init
 2436              	.LVL101:
 126:Core/Src/main.c **** 
 2437              		.loc 1 126 3 view .LVU861
 2438 0008 FFF7FEFF 		bl	SystemClock_Config
 2439              	.LVL102:
 129:Core/Src/main.c **** 
 2440              		.loc 1 129 3 view .LVU862
 2441 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 2442              	.LVL103:
 136:Core/Src/main.c ****   MX_CRC_Init();
 2443              		.loc 1 136 3 view .LVU863
 2444 0010 FFF7FEFF 		bl	MX_GPIO_Init
 2445              	.LVL104:
 137:Core/Src/main.c ****   MX_FMC_Init();
 2446              		.loc 1 137 3 view .LVU864
 2447 0014 FFF7FEFF 		bl	MX_CRC_Init
 2448              	.LVL105:
 138:Core/Src/main.c ****   MX_I2C1_Init();
 2449              		.loc 1 138 3 view .LVU865
 2450 0018 FFF7FEFF 		bl	MX_FMC_Init
 2451              	.LVL106:
 139:Core/Src/main.c ****   MX_I2C3_Init();
 2452              		.loc 1 139 3 view .LVU866
 2453 001c FFF7FEFF 		bl	MX_I2C1_Init
 2454              	.LVL107:
 140:Core/Src/main.c ****   MX_LTDC_Init();
 2455              		.loc 1 140 3 view .LVU867
 2456 0020 FFF7FEFF 		bl	MX_I2C3_Init
 2457              	.LVL108:
 141:Core/Src/main.c ****   MX_QUADSPI_Init();
 2458              		.loc 1 141 3 view .LVU868
 2459 0024 FFF7FEFF 		bl	MX_LTDC_Init
 2460              	.LVL109:
 142:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 2461              		.loc 1 142 3 view .LVU869
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 73


 2462 0028 FFF7FEFF 		bl	MX_QUADSPI_Init
 2463              	.LVL110:
 143:Core/Src/main.c ****   MX_SPI2_Init();
 2464              		.loc 1 143 3 view .LVU870
 2465 002c FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 2466              	.LVL111:
 144:Core/Src/main.c ****   MX_USART1_UART_Init();
 2467              		.loc 1 144 3 view .LVU871
 2468 0030 FFF7FEFF 		bl	MX_SPI2_Init
 2469              	.LVL112:
 145:Core/Src/main.c ****   MX_USART6_UART_Init();
 2470              		.loc 1 145 3 view .LVU872
 2471 0034 FFF7FEFF 		bl	MX_USART1_UART_Init
 2472              	.LVL113:
 146:Core/Src/main.c ****   MX_FATFS_Init();
 2473              		.loc 1 146 3 view .LVU873
 2474 0038 FFF7FEFF 		bl	MX_USART6_UART_Init
 2475              	.LVL114:
 147:Core/Src/main.c ****   MX_DMA_Init();
 2476              		.loc 1 147 3 view .LVU874
 2477 003c FFF7FEFF 		bl	MX_FATFS_Init
 2478              	.LVL115:
 148:Core/Src/main.c ****   MX_DMA2D_Init();
 2479              		.loc 1 148 3 view .LVU875
 2480 0040 FFF7FEFF 		bl	MX_DMA_Init
 2481              	.LVL116:
 149:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2482              		.loc 1 149 3 view .LVU876
 2483 0044 FFF7FEFF 		bl	MX_DMA2D_Init
 2484              	.LVL117:
 172:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 2485              		.loc 1 172 3 view .LVU877
 2486 0048 0DF1040C 		add	ip, sp, #4
 2487 004c 084C     		ldr	r4, .L119
 2488 004e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 2489 0050 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 2490 0054 94E80700 		ldm	r4, {r0, r1, r2}
 2491 0058 8CE80700 		stm	ip, {r0, r1, r2}
 173:Core/Src/main.c **** 
 2492              		.loc 1 173 3 view .LVU878
 173:Core/Src/main.c **** 
 2493              		.loc 1 173 23 is_stmt 0 view .LVU879
 2494 005c 0021     		movs	r1, #0
 2495 005e 01A8     		add	r0, sp, #4
 2496 0060 FFF7FEFF 		bl	osThreadCreate
 2497              	.LVL118:
 173:Core/Src/main.c **** 
 2498              		.loc 1 173 21 view .LVU880
 2499 0064 034B     		ldr	r3, .L119+4
 2500 0066 1860     		str	r0, [r3]
 180:Core/Src/main.c **** 
 2501              		.loc 1 180 3 is_stmt 1 view .LVU881
 2502 0068 FFF7FEFF 		bl	osKernelStart
 2503              	.LVL119:
 2504              	.L117:
 185:Core/Src/main.c ****   {
 2505              		.loc 1 185 3 discriminator 1 view .LVU882
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 74


 190:Core/Src/main.c ****   /* USER CODE END 3 */
 2506              		.loc 1 190 3 discriminator 1 view .LVU883
 185:Core/Src/main.c ****   {
 2507              		.loc 1 185 9 discriminator 1 view .LVU884
 2508 006c FEE7     		b	.L117
 2509              	.L120:
 2510 006e 00BF     		.align	2
 2511              	.L119:
 2512 0070 00000000 		.word	.LANCHOR14
 2513 0074 00000000 		.word	.LANCHOR15
 2514              		.cfi_endproc
 2515              	.LFE150:
 2517              		.global	defaultTaskHandle
 2518              		.global	hsdram1
 2519              		.global	huart6
 2520              		.global	huart1
 2521              		.global	hspi2
 2522              		.global	hdma_sdmmc1_tx
 2523              		.global	hdma_sdmmc1_rx
 2524              		.global	hsd1
 2525              		.global	hqspi
 2526              		.global	hltdc
 2527              		.global	hi2c3
 2528              		.global	hi2c1
 2529              		.global	hdma2d
 2530              		.global	hcrc
 2531              		.global	SDPath
 2532              		.global	MyFile
 2533              		.global	SDFatFs
 2534              		.section	.rodata
 2535              		.align	2
 2536              		.set	.LANCHOR14,. + 0
 2537              	.LC5:
 2538 0000 00000000 		.word	.LC0
 2539 0004 00000000 		.word	StartDefaultTask
 2540 0008 0000     		.short	0
 2541 000a 0000     		.space	2
 2542 000c 00000000 		.word	0
 2543 0010 00100000 		.word	4096
 2544 0014 00000000 		.word	0
 2545 0018 00000000 		.word	0
 2546              		.section	.bss.MyFile,"aw",%nobits
 2547              		.align	3
 2548              		.set	.LANCHOR3,. + 0
 2551              	MyFile:
 2552 0000 00000000 		.space	600
 2552      00000000 
 2552      00000000 
 2552      00000000 
 2552      00000000 
 2553              		.section	.bss.SDFatFs,"aw",%nobits
 2554              		.align	2
 2555              		.set	.LANCHOR2,. + 0
 2558              	SDFatFs:
 2559 0000 00000000 		.space	572
 2559      00000000 
 2559      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 75


 2559      00000000 
 2559      00000000 
 2560              		.section	.bss.SDPath,"aw",%nobits
 2561              		.align	2
 2562              		.set	.LANCHOR1,. + 0
 2565              	SDPath:
 2566 0000 00000000 		.space	4
 2567              		.section	.bss.defaultTaskHandle,"aw",%nobits
 2568              		.align	2
 2569              		.set	.LANCHOR15,. + 0
 2572              	defaultTaskHandle:
 2573 0000 00000000 		.space	4
 2574              		.section	.bss.hcrc,"aw",%nobits
 2575              		.align	2
 2576              		.set	.LANCHOR5,. + 0
 2579              	hcrc:
 2580 0000 00000000 		.space	36
 2580      00000000 
 2580      00000000 
 2580      00000000 
 2580      00000000 
 2581              		.section	.bss.hdma2d,"aw",%nobits
 2582              		.align	2
 2583              		.set	.LANCHOR13,. + 0
 2586              	hdma2d:
 2587 0000 00000000 		.space	64
 2587      00000000 
 2587      00000000 
 2587      00000000 
 2587      00000000 
 2588              		.section	.bss.hdma_sdmmc1_rx,"aw",%nobits
 2589              		.align	2
 2592              	hdma_sdmmc1_rx:
 2593 0000 00000000 		.space	96
 2593      00000000 
 2593      00000000 
 2593      00000000 
 2593      00000000 
 2594              		.section	.bss.hdma_sdmmc1_tx,"aw",%nobits
 2595              		.align	2
 2598              	hdma_sdmmc1_tx:
 2599 0000 00000000 		.space	96
 2599      00000000 
 2599      00000000 
 2599      00000000 
 2599      00000000 
 2600              		.section	.bss.hi2c1,"aw",%nobits
 2601              		.align	2
 2602              		.set	.LANCHOR7,. + 0
 2605              	hi2c1:
 2606 0000 00000000 		.space	84
 2606      00000000 
 2606      00000000 
 2606      00000000 
 2606      00000000 
 2607              		.section	.bss.hi2c3,"aw",%nobits
 2608              		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 76


 2609              		.set	.LANCHOR8,. + 0
 2612              	hi2c3:
 2613 0000 00000000 		.space	84
 2613      00000000 
 2613      00000000 
 2613      00000000 
 2613      00000000 
 2614              		.section	.bss.hltdc,"aw",%nobits
 2615              		.align	2
 2616              		.set	.LANCHOR9,. + 0
 2619              	hltdc:
 2620 0000 00000000 		.space	168
 2620      00000000 
 2620      00000000 
 2620      00000000 
 2620      00000000 
 2621              		.section	.bss.hqspi,"aw",%nobits
 2622              		.align	2
 2623              		.set	.LANCHOR10,. + 0
 2626              	hqspi:
 2627 0000 00000000 		.space	76
 2627      00000000 
 2627      00000000 
 2627      00000000 
 2627      00000000 
 2628              		.section	.bss.hsd1,"aw",%nobits
 2629              		.align	2
 2630              		.set	.LANCHOR0,. + 0
 2633              	hsd1:
 2634 0000 00000000 		.space	132
 2634      00000000 
 2634      00000000 
 2634      00000000 
 2634      00000000 
 2635              		.section	.bss.hsdram1,"aw",%nobits
 2636              		.align	2
 2637              		.set	.LANCHOR6,. + 0
 2640              	hsdram1:
 2641 0000 00000000 		.space	52
 2641      00000000 
 2641      00000000 
 2641      00000000 
 2641      00000000 
 2642              		.section	.bss.hspi2,"aw",%nobits
 2643              		.align	2
 2644              		.set	.LANCHOR11,. + 0
 2647              	hspi2:
 2648 0000 00000000 		.space	100
 2648      00000000 
 2648      00000000 
 2648      00000000 
 2648      00000000 
 2649              		.section	.bss.huart1,"aw",%nobits
 2650              		.align	2
 2651              		.set	.LANCHOR4,. + 0
 2654              	huart1:
 2655 0000 00000000 		.space	136
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 77


 2655      00000000 
 2655      00000000 
 2655      00000000 
 2655      00000000 
 2656              		.section	.bss.huart6,"aw",%nobits
 2657              		.align	2
 2658              		.set	.LANCHOR12,. + 0
 2661              	huart6:
 2662 0000 00000000 		.space	136
 2662      00000000 
 2662      00000000 
 2662      00000000 
 2662      00000000 
 2663              		.text
 2664              	.Letext0:
 2665              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2666              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2667              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 2668              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2669              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2670              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 2671              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2672              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 2673              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 2674              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 2675              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 2676              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 2677              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 2678              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 2679              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 2680              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 2681              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 2682              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 2683              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 2684              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 2685              		.file 23 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h"
 2686              		.file 24 "d:\\3.tools\\arm_gcc_toolchain\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\stddef.h"
 2687              		.file 25 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 2688              		.file 26 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 2689              		.file 27 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 2690              		.file 28 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 2691              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 2692              		.file 30 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 2693              		.file 31 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 2694              		.file 32 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 2695              		.file 33 "Middlewares/Third_Party/FatFs/src/integer.h"
 2696              		.file 34 "Middlewares/Third_Party/FatFs/src/ff.h"
 2697              		.file 35 "FATFS/App/fatfs.h"
 2698              		.file 36 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 2699              		.file 37 "USB_DEVICE/App/usb_device.h"
 2700              		.file 38 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\string.h"
 2701              		.file 39 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 2702              		.file 40 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 2703              		.file 41 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 2704              		.file 42 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 2705              		.file 43 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 78


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:17     .rodata.str1.4:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:24     .text.MX_SDMMC1_SD_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:29     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:66     .text.MX_SDMMC1_SD_Init:00000018 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:72     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:77     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:692    .text.MX_GPIO_Init:000002c8 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:705    .text.MX_GPIO_Init:000002f4 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:946    .text.MX_GPIO_Init:000003f0 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:954    .text.MX_DMA_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:959    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1017   .text.MX_DMA_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1022   .rodata.StartDefaultTask.str1.4:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1032   .text.StartDefaultTask:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1038   .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1137   .text.StartDefaultTask:00000090 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1148   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1154   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1188   .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1193   .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1199   .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1231   .text.MX_CRC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1236   .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1284   .text.MX_CRC_Init:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1290   .text.MX_FMC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1295   .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1406   .text.MX_FMC_Init:00000068 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1412   .text.MX_I2C1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1417   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1499   .text.MX_I2C1_Init:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1506   .text.MX_I2C3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1511   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1593   .text.MX_I2C3_Init:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1600   .text.MX_LTDC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1605   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1771   .text.MX_LTDC_Init:000000ac $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1777   .text.MX_QUADSPI_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1782   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1843   .text.MX_QUADSPI_Init:00000034 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1849   .text.MX_SPI2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1854   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1930   .text.MX_SPI2_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1936   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:1941   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2002   .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2008   .text.MX_USART6_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2013   .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2074   .text.MX_USART6_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2080   .text.MX_DMA2D_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2085   .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2150   .text.MX_DMA2D_Init:00000034 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2156   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2162   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2321   .text.SystemClock_Config:000000ac $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2327   .text.PeriphCommonClock_Config:00000000 $t
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 79


C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2333   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2409   .text.PeriphCommonClock_Config:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2414   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2420   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2512   .text.main:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2572   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2640   .bss.hsdram1:00000000 hsdram1
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2661   .bss.huart6:00000000 huart6
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2654   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2647   .bss.hspi2:00000000 hspi2
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2598   .bss.hdma_sdmmc1_tx:00000000 hdma_sdmmc1_tx
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2592   .bss.hdma_sdmmc1_rx:00000000 hdma_sdmmc1_rx
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2633   .bss.hsd1:00000000 hsd1
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2626   .bss.hqspi:00000000 hqspi
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2619   .bss.hltdc:00000000 hltdc
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2612   .bss.hi2c3:00000000 hi2c3
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2605   .bss.hi2c1:00000000 hi2c1
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2586   .bss.hdma2d:00000000 hdma2d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2579   .bss.hcrc:00000000 hcrc
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2565   .bss.SDPath:00000000 SDPath
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2551   .bss.MyFile:00000000 MyFile
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2558   .bss.SDFatFs:00000000 SDFatFs
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2535   .rodata:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2547   .bss.MyFile:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2554   .bss.SDFatFs:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2561   .bss.SDPath:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2568   .bss.defaultTaskHandle:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2575   .bss.hcrc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2582   .bss.hdma2d:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2589   .bss.hdma_sdmmc1_rx:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2595   .bss.hdma_sdmmc1_tx:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2601   .bss.hi2c1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2608   .bss.hi2c3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2615   .bss.hltdc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2622   .bss.hqspi:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2629   .bss.hsd1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2636   .bss.hsdram1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2643   .bss.hspi2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2650   .bss.huart1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s:2657   .bss.huart6:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
f_mount
f_open
f_write
f_close
MX_USB_DEVICE_Init
strlen
HAL_UART_Transmit
osDelay
HAL_IncTick
HAL_CRC_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczp5Lkk.s 			page 80


HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_FATFS_Init
osThreadCreate
osKernelStart
