EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1250 600  1150 1050
U 5FBDEBA6
F0 "power" 50
F1 "power.sch" 50
F2 "PWR_ON" I R 2400 1350 50 
F3 "PWR_ONRST" I R 2400 1450 50 
F4 "VDDA1V8_REG" I R 2400 1550 50 
F5 "VCC_MAIN" I L 1250 750 50 
F6 "VDD_CORE_1.2V" O R 2400 750 50 
F7 "VDD_DDR_1.35V" O R 2400 850 50 
F8 "VDD_3.3V" O R 2400 950 50 
F9 "VDD_PERIPH_3.3v" O R 2400 1150 50 
F10 "VDD_USB_3V3" O R 2400 1050 50 
$EndSheet
$Sheet
S 1250 3650 1150 300 
U 5FE704D9
F0 "debugUART" 50
F1 "debugUART.sch" 50
F2 "VCC_3V3" I L 1250 3750 50 
F3 "UART4_RX" I R 2400 3750 50 
F4 "UART4_TX" I R 2400 3850 50 
$EndSheet
Text GLabel 2600 1150 2    50   Input ~ 0
VDD_PERIPH_3V3
Wire Wire Line
	2600 1150 2400 1150
Wire Wire Line
	1200 2500 1250 2500
Text GLabel 1200 2500 0    50   Input ~ 0
VDD_PERIPH_3V3
$Sheet
S 1250 2400 1150 900 
U 5FE7045F
F0 "bootSDMMC" 50
F1 "bootSDMMC.sch" 50
F2 "VCC_3V3" I L 1250 2500 50 
F3 "SDMMC1_D2" B R 2400 2600 50 
F4 "SDMMC1_D3" B R 2400 2500 50 
F5 "SDMMC1_CMD" I R 2400 2950 50 
F6 "SDMMC1_CLK" I R 2400 3050 50 
F7 "SDMMC1_D0" B R 2400 2800 50 
F8 "SDMMC1_D1" B R 2400 2700 50 
F9 "SDMMC1_DET" O R 2400 3200 50 
$EndSheet
Text GLabel 1200 3750 0    50   Input ~ 0
VDD_PERIPH_3V3
Wire Wire Line
	1200 3750 1250 3750
$Sheet
S 4000 600  1750 6800
U 5FE97965
F0 "CPU" 50
F1 "CPU.sch" 50
$EndSheet
$Sheet
S 1250 4400 1150 200 
U 5FEB1357
F0 "DDR3" 50
F1 "DDR3.sch" 50
F2 "VDD_DDR" I L 1250 4500 50 
F3 "DDR_SIGNALS" B R 2400 4500 50 
$EndSheet
Text GLabel 2600 850  2    50   Input ~ 0
VDD_DDR_1.35V
Wire Wire Line
	2600 850  2400 850 
Text GLabel 1200 4500 0    50   Input ~ 0
VDD_DDR_1.35V
Wire Wire Line
	1200 4500 1250 4500
$Comp
L Connector_Generic:Conn_01x02 J?
U 1 1 6016EFE6
P 650 750
F 0 "J?" H 568 967 50  0000 C CNN
F 1 "Conn_01x02" H 568 876 50  0000 C CNN
F 2 "" H 650 750 50  0001 C CNN
F 3 "~" H 650 750 50  0001 C CNN
	1    650  750 
	-1   0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6016F7EA
P 950 950
F 0 "#PWR?" H 950 700 50  0001 C CNN
F 1 "GND" H 955 777 50  0000 C CNN
F 2 "" H 950 950 50  0001 C CNN
F 3 "" H 950 950 50  0001 C CNN
	1    950  950 
	1    0    0    -1  
$EndComp
Wire Wire Line
	850  850  950  850 
Wire Wire Line
	950  850  950  950 
Wire Wire Line
	1250 750  850  750 
$Sheet
S 1250 5000 1150 1500
U 60175391
F0 "ETHERNET" 50
F1 "ETHERNET.sch" 50
F2 "VCC_3V3" I L 1250 5100 50 
F3 "ETH_TXEN" I R 2400 5100 50 
F4 "ETH_TXD0" I R 2400 5200 50 
F5 "ETH_TXD1" I R 2400 5300 50 
F6 "ETH_RXD0" I R 2400 5500 50 
F7 "ETH_RXD1" I R 2400 5600 50 
F8 "ETH_CRS_DV" I R 2400 5700 50 
F9 "ETH_REF_CLK" I R 2400 5800 50 
F10 "ETH_RXER" I R 2400 5900 50 
F11 "ETH_MDIO" I R 2400 6100 50 
F12 "ETH_MDC" I R 2400 6200 50 
F13 "ETH_INTRP" I R 2400 6300 50 
F14 "ETH_~RST" I R 2400 6400 50 
$EndSheet
Text GLabel 1200 5100 0    50   Input ~ 0
VDD_PERIPH_3V3
Wire Wire Line
	1200 5100 1250 5100
$EndSCHEMATC
