/*
 * Tang Bin 	<tangb@myzr.com.cn>
 *
 * Homepage:	http://www.myzr.com.cn/
 * Document:	http://wiki.myzr.com.cn/
 * Forum:		http://bbs.myzr.com.cn/
 * E-mail:		service@myzr.com.cn
 * Lable:		I.MX6DQP_DDR3_Script_Aid_V0.01
 */

#define __ASSEMBLY__
#include <config.h>
#include "myimx6a9-ddr3-ctrl.h"

#if defined(CONFIG_MYIMX6CB200)
#include "myimx6cb200-ddr-cali.h"
#elif defined(CONFIG_MYIMX6CB314)
#include "myimx6cb314-ddr-cali.h"
#else
#error MYZR: Core board is not set
#endif

IMAGE_VERSION 2

BOOT_FROM		spi

#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif

DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff
DATA 4 0x020c4084 0xffffffff

DATA 4 0x020e0798 0x000C0000
DATA 4 0x020e0758 0x00000000
DATA 4 0x020e0588 0x00000028
DATA 4 0x020e0594 0x00000028
DATA 4 0x020e056c 0x00000028
DATA 4 0x020e0578 0x00000028
DATA 4 0x020e074c 0x00000028
DATA 4 0x020e057c 0x00000028
DATA 4 0x020e058c 0x00000000
DATA 4 0x020e059c 0x00000028
DATA 4 0x020e05a0 0x00000028
DATA 4 0x020e078c 0x00000028
DATA 4 0x020e0750 0x00020000
DATA 4 0x020e05a8 0x00000028
DATA 4 0x020e05b0 0x00000028
DATA 4 0x020e0524 0x00000028
DATA 4 0x020e051c 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e0518 0x00000028
DATA 4 0x020e050c 0x00000028
DATA 4 0x020e05b8 0x00000028
DATA 4 0x020e05c0 0x00000028
#endif
DATA 4 0x020e0534 0x00018200
DATA 4 0x020e0538 0x00008000
DATA 4 0x020e053c 0x00018200
DATA 4 0x020e0540 0x00018200
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e0544 0x00018200
DATA 4 0x020e0548 0x00018200
DATA 4 0x020e054c 0x00018200
DATA 4 0x020e0550 0x00018200
#endif
DATA 4 0x020e0774 0x00020000
DATA 4 0x020e0784 0x00000028
DATA 4 0x020e0788 0x00000028
DATA 4 0x020e0794 0x00000028
DATA 4 0x020e079c 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e07a0 0x00000028
DATA 4 0x020e07a4 0x00000028
DATA 4 0x020e07a8 0x00000028
DATA 4 0x020e0748 0x00000028
#endif
DATA 4 0x020e05ac 0x00000028
DATA 4 0x020e05b4 0x00000028
DATA 4 0x020e0528 0x00000028
DATA 4 0x020e0520 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e0514 0x00000028
DATA 4 0x020e0510 0x00000028
DATA 4 0x020e05bc 0x00000028
DATA 4 0x020e05c4 0x00000028
#endif
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b0800 0xA1390003
DATA 4 0x021b080c MMDC_MPWLDECTRL0_CH0
DATA 4 0x021b0810 MMDC_MPWLDECTRL1_CH0
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b480c MMDC_MPWLDECTRL0_CH1
DATA 4 0x021b4810 MMDC_MPWLDECTRL1_CH1
#endif
DATA 4 0x021b083c MMDC_MPDGCTRL0_PHY0
DATA 4 0x021b0840 MMDC_MPDGCTRL1_PHY0
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b483c MMDC_MPDGCTRL0_PHY1
DATA 4 0x021b4840 MMDC_MPDGCTRL1_PHY1
#endif
DATA 4 0x021b0848 MMDC_MPRDDLCTL_PHY0
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b4848 MMDC_MPRDDLCTL_PHY1
#endif
DATA 4 0x021b0850 MMDC_MPWRDLCTL_PHY0
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b4850 MMDC_MPWRDLCTL_PHY1
#endif
DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b481c 0x33333333
DATA 4 0x021b4820 0x33333333
DATA 4 0x021b4824 0x33333333
DATA 4 0x021b4828 0x33333333
#endif
DATA 4 0x021b08c0 0x24912489
DATA 4 0x021b48c0 0x24914452
DATA 4 0x021b08b8 0x00000800
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b48b8 0x00000800
#endif
DATA 4 0x021b0004 0x00020036
DATA 4 0x021b0008 0x09444040
DATA 4 0x021b000c 0x54597955
DATA 4 0x021b0010 0xFF328F64
DATA 4 0x021b0014 0x01FF00DB
DATA 4 0x021b0018 0x00011740
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b002c 0x000026D2
DATA 4 0x021b0030 0x00591023
DATA 4 0x021b0040 CH0_CS0_END_VAL
DATA 4 0x021b0400 0x14420000
DATA 4 0x021b0000 MMDC0_MDCTL_VAL
DATA 4 0x021b0890 0x00400c58
DATA 4 0x00bb0008 GPV0_S_A_0_DDRCONF
DATA 4 0x00bb000c GPV0_S_A_0_DDRTIMING
DATA 4 0x00bb0038 0x00000564
DATA 4 0x00bb0014 0x00000040
DATA 4 0x00bb0028 0x00000020
DATA 4 0x00bb002c 0x00000020
DATA 4 0x021b001c 0x02088032
DATA 4 0x021b001c 0x00008033
DATA 4 0x021b001c 0x00048031
DATA 4 0x021b001c 0x19408030
DATA 4 0x021b001c 0x04008040
DATA 4 0x021b0020 0x00007800
DATA 4 0x021b0818 0x00022227
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b4818 0x00022227
#endif
DATA 4 0x021b0004 0x00025576
DATA 4 0x021b0404 0x00011006
DATA 4 0x021b001c 0x00000000

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000F3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id1 Qos=0x1 AXI-id0/2/3 Qos=0x7 */
DATA 4 0x020e0018 0x77177717
DATA 4 0x020e001c 0x77177717
