; expect: c5fa2cc8c5fa2cc9c4c17a2ccfc5fa2cd8c5fa2cd9c4c17a2cdfc57a2cf8c57a2cf9c4417a2cffc5fa2c0c2500000000c5fa2c0c25ff000000c5fa2c0df8ffffffc5fa2c0df7000000c5fa2c0df7ff0000c5fa2c08c5fa2c08c5fa2c88ffff0000c4c17a2c8fffff0000c5fa2c0c30c5fa2c8c30ffff0000c4c17a2c8c37ffff0000c4a17a2c8c38ffff0000c5fa2c8c70f2ff0f00c5fa2c8cb0f4ff0f00c5fa2c8cf0f8ff0f00c5fa2c8cc4f8ff0f00c4c17a2c8cc7f8ff0f00c4a17a2c8cfcf8ff0f00c4817a2c8cfef8ff0f00c5fa2c1c2500000000c5fa2c1c25ff000000c5fa2c1df8ffffffc5fa2c1df7000000c5fa2c1df7ff0000c5fa2c18c5fa2c18c5fa2c98ffff0000c4c17a2c9fffff0000c5fa2c1c30c5fa2c9c30ffff0000c4c17a2c9c37ffff0000c4a17a2c9c38ffff0000c5fa2c9c70f2ff0f00c5fa2c9cb0f4ff0f00c5fa2c9cf0f8ff0f00c5fa2c9cc4f8ff0f00c4c17a2c9cc7f8ff0f00c4a17a2c9cfcf8ff0f00c4817a2c9cfef8ff0f00c57a2c3c2500000000c57a2c3c25ff000000c57a2c3df8ffffffc57a2c3df7000000c57a2c3df7ff0000c57a2c38c57a2c38c57a2cb8ffff0000c4417a2cbfffff0000c57a2c3c30c57a2cbc30ffff0000c4417a2cbc37ffff0000c4217a2cbc38ffff0000c57a2cbc70f2ff0f00c57a2cbcb0f4ff0f00c57a2cbcf0f8ff0f00c57a2cbcc4f8ff0f00c4417a2cbcc7f8ff0f00c4217a2cbcfcf8ff0f00c4017a2cbcfef8ff0f00c4e1fa2cc8c4e1fa2cc9c4c1fa2ccfc4e1fa2cd8c4e1fa2cd9c4c1fa2cdfc461fa2cf8c461fa2cf9c441fa2cffc4e1fa2c0c2500000000c4e1fa2c0c25ff000000c4e1fa2c0df7ffffffc4e1fa2c0df6000000c4e1fa2c0df6ff0000c4e1fa2c08c4e1fa2c08c4e1fa2c88ffff0000c4c1fa2c8fffff0000c4e1fa2c0c30c4e1fa2c8c30ffff0000c4c1fa2c8c37ffff0000c4a1fa2c8c38ffff0000c4e1fa2c8c70f2ff0f00c4e1fa2c8cb0f4ff0f00c4e1fa2c8cf0f8ff0f00c4e1fa2c8cc4f8ff0f00c4c1fa2c8cc7f8ff0f00c4a1fa2c8cfcf8ff0f00c481fa2c8cfef8ff0f00c4e1fa2c1c2500000000c4e1fa2c1c25ff000000c4e1fa2c1df7ffffffc4e1fa2c1df6000000c4e1fa2c1df6ff0000c4e1fa2c18c4e1fa2c18c4e1fa2c98ffff0000c4c1fa2c9fffff0000c4e1fa2c1c30c4e1fa2c9c30ffff0000c4c1fa2c9c37ffff0000c4a1fa2c9c38ffff0000c4e1fa2c9c70f2ff0f00c4e1fa2c9cb0f4ff0f00c4e1fa2c9cf0f8ff0f00c4e1fa2c9cc4f8ff0f00c4c1fa2c9cc7f8ff0f00c4a1fa2c9cfcf8ff0f00c481fa2c9cfef8ff0f00c461fa2c3c2500000000c461fa2c3c25ff000000c461fa2c3df7ffffffc461fa2c3df6000000c461fa2c3df6ff0000c461fa2c38c461fa2c38c461fa2cb8ffff0000c441fa2cbfffff0000c461fa2c3c30c461fa2cbc30ffff0000c441fa2cbc37ffff0000c421fa2cbc38ffff0000c461fa2cbc70f2ff0f00c461fa2cbcb0f4ff0f00c461fa2cbcf0f8ff0f00c461fa2cbcc4f8ff0f00c441fa2cbcc7f8ff0f00c421fa2cbcfcf8ff0f00c401fa2cbcfef8ff0f0062917e082ccf62917e082cdf62117e082cff6291fe082ccf6291fe082cdf6211fe082cff

bits 64

vcvttss2si ecx, xmm0
vcvttss2si ecx, xmm1
vcvttss2si ecx, xmm15
vcvttss2si ebx, xmm0
vcvttss2si ebx, xmm1
vcvttss2si ebx, xmm15
vcvttss2si r15d, xmm0
vcvttss2si r15d, xmm1
vcvttss2si r15d, xmm15
vcvttss2si ecx, dword [0x0]
vcvttss2si ecx, dword [0xFF]
vcvttss2si ecx, dword [rel $ + 0x0]
vcvttss2si ecx, dword [rel $ + 0xFF]
vcvttss2si ecx, dword [rel $ + 0xFFFF]
vcvttss2si ecx, dword [rax]
vcvttss2si ecx, dword [rax + 0x0]
vcvttss2si ecx, dword [rax + 0xFFFF]
vcvttss2si ecx, dword [r15 + 0xFFFF]
vcvttss2si ecx, dword [rax + rsi * 1  + 0x0]
vcvttss2si ecx, dword [rax + rsi + 0xFFFF]
vcvttss2si ecx, dword [r15 + rsi + 0xFFFF]
vcvttss2si ecx, dword [rax + r15 + 0xFFFF]
vcvttss2si ecx, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si ecx, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si ecx, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si ecx, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si ecx, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si ecx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si ecx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si ebx, dword [0x0]
vcvttss2si ebx, dword [0xFF]
vcvttss2si ebx, dword [rel $ + 0x0]
vcvttss2si ebx, dword [rel $ + 0xFF]
vcvttss2si ebx, dword [rel $ + 0xFFFF]
vcvttss2si ebx, dword [rax]
vcvttss2si ebx, dword [rax + 0x0]
vcvttss2si ebx, dword [rax + 0xFFFF]
vcvttss2si ebx, dword [r15 + 0xFFFF]
vcvttss2si ebx, dword [rax + rsi * 1  + 0x0]
vcvttss2si ebx, dword [rax + rsi + 0xFFFF]
vcvttss2si ebx, dword [r15 + rsi + 0xFFFF]
vcvttss2si ebx, dword [rax + r15 + 0xFFFF]
vcvttss2si ebx, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si ebx, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si ebx, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si ebx, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si ebx, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si ebx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si ebx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si r15d, dword [0x0]
vcvttss2si r15d, dword [0xFF]
vcvttss2si r15d, dword [rel $ + 0x0]
vcvttss2si r15d, dword [rel $ + 0xFF]
vcvttss2si r15d, dword [rel $ + 0xFFFF]
vcvttss2si r15d, dword [rax]
vcvttss2si r15d, dword [rax + 0x0]
vcvttss2si r15d, dword [rax + 0xFFFF]
vcvttss2si r15d, dword [r15 + 0xFFFF]
vcvttss2si r15d, dword [rax + rsi * 1  + 0x0]
vcvttss2si r15d, dword [rax + rsi + 0xFFFF]
vcvttss2si r15d, dword [r15 + rsi + 0xFFFF]
vcvttss2si r15d, dword [rax + r15 + 0xFFFF]
vcvttss2si r15d, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si r15d, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si r15d, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si r15d, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si r15d, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si r15d, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si r15d, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si rcx, xmm0
vcvttss2si rcx, xmm1
vcvttss2si rcx, xmm15
vcvttss2si rbx, xmm0
vcvttss2si rbx, xmm1
vcvttss2si rbx, xmm15
vcvttss2si r15, xmm0
vcvttss2si r15, xmm1
vcvttss2si r15, xmm15
vcvttss2si rcx, dword [0x0]
vcvttss2si rcx, dword [0xFF]
vcvttss2si rcx, dword [rel $ + 0x0]
vcvttss2si rcx, dword [rel $ + 0xFF]
vcvttss2si rcx, dword [rel $ + 0xFFFF]
vcvttss2si rcx, dword [rax]
vcvttss2si rcx, dword [rax + 0x0]
vcvttss2si rcx, dword [rax + 0xFFFF]
vcvttss2si rcx, dword [r15 + 0xFFFF]
vcvttss2si rcx, dword [rax + rsi * 1  + 0x0]
vcvttss2si rcx, dword [rax + rsi + 0xFFFF]
vcvttss2si rcx, dword [r15 + rsi + 0xFFFF]
vcvttss2si rcx, dword [rax + r15 + 0xFFFF]
vcvttss2si rcx, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si rcx, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si rcx, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si rcx, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si rcx, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si rcx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si rcx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si rbx, dword [0x0]
vcvttss2si rbx, dword [0xFF]
vcvttss2si rbx, dword [rel $ + 0x0]
vcvttss2si rbx, dword [rel $ + 0xFF]
vcvttss2si rbx, dword [rel $ + 0xFFFF]
vcvttss2si rbx, dword [rax]
vcvttss2si rbx, dword [rax + 0x0]
vcvttss2si rbx, dword [rax + 0xFFFF]
vcvttss2si rbx, dword [r15 + 0xFFFF]
vcvttss2si rbx, dword [rax + rsi * 1  + 0x0]
vcvttss2si rbx, dword [rax + rsi + 0xFFFF]
vcvttss2si rbx, dword [r15 + rsi + 0xFFFF]
vcvttss2si rbx, dword [rax + r15 + 0xFFFF]
vcvttss2si rbx, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si rbx, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si rbx, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si rbx, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si rbx, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si rbx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si rbx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si r15, dword [0x0]
vcvttss2si r15, dword [0xFF]
vcvttss2si r15, dword [rel $ + 0x0]
vcvttss2si r15, dword [rel $ + 0xFF]
vcvttss2si r15, dword [rel $ + 0xFFFF]
vcvttss2si r15, dword [rax]
vcvttss2si r15, dword [rax + 0x0]
vcvttss2si r15, dword [rax + 0xFFFF]
vcvttss2si r15, dword [r15 + 0xFFFF]
vcvttss2si r15, dword [rax + rsi * 1  + 0x0]
vcvttss2si r15, dword [rax + rsi + 0xFFFF]
vcvttss2si r15, dword [r15 + rsi + 0xFFFF]
vcvttss2si r15, dword [rax + r15 + 0xFFFF]
vcvttss2si r15, dword [rax + rsi * 2 + 0xFFFF2]
vcvttss2si r15, dword [rax + rsi * 4 + 0xFFFF4]
vcvttss2si r15, dword [rax + rsi * 8 + 0xFFFF8]
vcvttss2si r15, dword [rsp + rax * 8 + 0xFFFF8]
vcvttss2si r15, dword [r15 + rax * 8 + 0xFFFF8]
vcvttss2si r15, dword [rsp + r15 * 8 + 0xFFFF8]
vcvttss2si r15, dword [r14 + r15 * 8 + 0xFFFF8]
vcvttss2si ecx, xmm31
vcvttss2si ebx, xmm31
vcvttss2si r15d, xmm31
vcvttss2si rcx, xmm31
vcvttss2si rbx, xmm31
vcvttss2si r15, xmm31
