Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Wed Sep 11 05:16:47 2024
| Host         : cathedral running 64-bit Fedora Linux 40 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.327        0.000                      0                    9        0.254        0.000                      0                    9        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.327        0.000                      0                    9        0.254        0.000                      0                    9        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.049ns (39.530%)  route 3.134ns (60.470%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.834     6.845    tff/data_out_OBUF
    SLICE_X0Y160         LUT5 (Prop_lut5_I2_O)        0.152     6.997 r  tff/done_carry_i_5/O
                         net (fo=9, routed)           0.865     7.862    tff/done_carry_i_5_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I2_O)        0.326     8.188 r  tff/done_carry_i_2/O
                         net (fo=1, routed)           0.000     8.188    cnt/S[1]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.586 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     8.586    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.928 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     9.741    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313    10.054 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622    10.676    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
                         clock pessimism              0.284    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.429    15.003    cnt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.049ns (39.530%)  route 3.134ns (60.470%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.834     6.845    tff/data_out_OBUF
    SLICE_X0Y160         LUT5 (Prop_lut5_I2_O)        0.152     6.997 r  tff/done_carry_i_5/O
                         net (fo=9, routed)           0.865     7.862    tff/done_carry_i_5_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I2_O)        0.326     8.188 r  tff/done_carry_i_2/O
                         net (fo=1, routed)           0.000     8.188    cnt/S[1]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.586 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     8.586    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.928 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     9.741    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313    10.054 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622    10.676    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C
                         clock pessimism              0.284    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.429    15.003    cnt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.049ns (39.530%)  route 3.134ns (60.470%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.834     6.845    tff/data_out_OBUF
    SLICE_X0Y160         LUT5 (Prop_lut5_I2_O)        0.152     6.997 r  tff/done_carry_i_5/O
                         net (fo=9, routed)           0.865     7.862    tff/done_carry_i_5_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I2_O)        0.326     8.188 r  tff/done_carry_i_2/O
                         net (fo=1, routed)           0.000     8.188    cnt/S[1]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.586 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     8.586    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.928 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     9.741    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313    10.054 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622    10.676    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C
                         clock pessimism              0.284    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.429    15.003    cnt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.049ns (39.530%)  route 3.134ns (60.470%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.834     6.845    tff/data_out_OBUF
    SLICE_X0Y160         LUT5 (Prop_lut5_I2_O)        0.152     6.997 r  tff/done_carry_i_5/O
                         net (fo=9, routed)           0.865     7.862    tff/done_carry_i_5_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I2_O)        0.326     8.188 r  tff/done_carry_i_2/O
                         net (fo=1, routed)           0.000     8.188    cnt/S[1]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.586 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     8.586    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.928 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     9.741    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313    10.054 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622    10.676    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C
                         clock pessimism              0.284    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.429    15.003    cnt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 2.079ns (40.896%)  route 3.005ns (59.104%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.834     6.845    tff/data_out_OBUF
    SLICE_X0Y160         LUT5 (Prop_lut5_I2_O)        0.152     6.997 r  tff/done_carry_i_5/O
                         net (fo=9, routed)           0.865     7.862    tff/done_carry_i_5_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I2_O)        0.326     8.188 r  tff/done_carry_i_2/O
                         net (fo=1, routed)           0.000     8.188    cnt/S[1]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.586 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     8.586    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.928 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     9.741    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.343    10.084 r  tff/Q_i_1/O
                         net (fo=1, routed)           0.492    10.576    tff/Q_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
                         clock pessimism              0.309    15.493    
                         clock uncertainty           -0.035    15.457    
    SLICE_X2Y161         FDCE (Setup_fdce_C_D)       -0.234    15.223    tff/Q_reg
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 cnt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.746ns (46.124%)  route 0.871ns (53.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.419     5.912 r  cnt/count_reg[1]/Q
                         net (fo=4, routed)           0.871     6.783    cnt/count_reg[1]
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.327     7.110 r  cnt/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.110    cnt/p_0_in[1]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C
                         clock pessimism              0.309    15.493    
                         clock uncertainty           -0.035    15.457    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)        0.075    15.532    cnt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 cnt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.038%)  route 0.685ns (47.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.419     5.912 r  cnt/count_reg[3]/Q
                         net (fo=2, routed)           0.685     6.597    cnt/count_reg[3]_0[0]
    SLICE_X1Y161         LUT4 (Prop_lut4_I3_O)        0.324     6.921 r  cnt/count[3]_i_2/O
                         net (fo=1, routed)           0.000     6.921    cnt/p_0_in[3]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C
                         clock pessimism              0.309    15.493    
                         clock uncertainty           -0.035    15.457    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)        0.075    15.532    cnt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 cnt/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  cnt/count_reg[2]/Q
                         net (fo=3, routed)           0.666     6.615    cnt/count_reg[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I2_O)        0.124     6.739 r  cnt/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.739    cnt/p_0_in[2]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C
                         clock pessimism              0.309    15.493    
                         clock uncertainty           -0.035    15.457    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)        0.031    15.488    cnt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.580ns (52.953%)  route 0.515ns (47.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.456     5.949 f  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.515     6.464    cnt/count_reg[0]
    SLICE_X1Y161         LUT1 (Prop_lut1_I0_O)        0.124     6.588 r  cnt/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.588    cnt/p_0_in[0]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761    15.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
                         clock pessimism              0.309    15.493    
                         clock uncertainty           -0.035    15.457    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)        0.029    15.486    cnt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  8.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.178     1.917    cnt/count_reg[0]
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.042     1.959 r  cnt/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    cnt/p_0_in[1]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.107     1.705    cnt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.180     1.919    cnt/count_reg[0]
    SLICE_X1Y161         LUT4 (Prop_lut4_I1_O)        0.043     1.962 r  cnt/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.962    cnt/p_0_in[3]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.107     1.705    cnt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 f  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.178     1.917    cnt/count_reg[0]
    SLICE_X1Y161         LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  cnt/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    cnt/p_0_in[0]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.091     1.689    cnt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.180     1.919    cnt/count_reg[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I0_O)        0.045     1.964 r  cnt/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.964    cnt/p_0_in[2]
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.092     1.690    cnt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.206ns (28.218%)  route 0.524ns (71.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.344     2.106    tff/data_out_OBUF
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.042     2.148 r  tff/Q_i_1/O
                         net (fo=1, routed)           0.180     2.328    tff/Q_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
                         clock pessimism             -0.522     1.598    
    SLICE_X2Y161         FDCE (Hold_fdce_C_D)        -0.006     1.592    tff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.552ns (46.478%)  route 0.636ns (53.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.119     1.858    cnt/count_reg[0]
    SLICE_X0Y161         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     1.903    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.055 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.094 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.159 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.286     2.445    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.110     2.555 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     2.785    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_R)        -0.018     1.580    cnt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.552ns (46.478%)  route 0.636ns (53.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.119     1.858    cnt/count_reg[0]
    SLICE_X0Y161         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     1.903    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.055 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.094 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.159 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.286     2.445    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.110     2.555 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     2.785    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_R)        -0.018     1.580    cnt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.552ns (46.478%)  route 0.636ns (53.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.119     1.858    cnt/count_reg[0]
    SLICE_X0Y161         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     1.903    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.055 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.094 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.159 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.286     2.445    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.110     2.555 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     2.785    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_R)        -0.018     1.580    cnt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.552ns (46.478%)  route 0.636ns (53.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  cnt/count_reg[0]/Q
                         net (fo=5, routed)           0.119     1.858    cnt/count_reg[0]
    SLICE_X0Y161         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     1.903    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.055 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.094 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.094    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.159 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.286     2.445    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.110     2.555 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     2.785    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X1Y161         FDRE (Hold_fdre_C_R)        -0.018     1.580    cnt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y161    cnt/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y161    cnt/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y161    cnt/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y161    cnt/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y161    tff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y161    tff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y161    tff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y161    cnt/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y161    tff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y161    tff/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.828ns  (logic 3.134ns (64.902%)  route 1.695ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.890     5.493    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.518     6.011 r  tff/Q_reg/Q
                         net (fo=17, routed)          1.695     7.705    data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         2.616    10.321 r  data_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.321    data_out
    D10                                                               r  data_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.296ns (78.337%)  route 0.359ns (21.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.678     1.598    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  tff/Q_reg/Q
                         net (fo=17, routed)          0.359     2.120    data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.132     3.253 r  data_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.253    data_out
    D10                                                               r  data_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 3.157ns (35.033%)  route 5.855ns (64.967%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  N_IBUF[2]_inst/O
                         net (fo=11, routed)          3.619     5.113    tff/N_IBUF[2]
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.150     5.263 r  tff/done_carry_i_7/O
                         net (fo=1, routed)           0.800     6.063    cnt/max_value[2]
    SLICE_X0Y161         LUT6 (Prop_lut6_I1_O)        0.326     6.389 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     6.389    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.263 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     8.077    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313     8.390 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622     9.012    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 3.157ns (35.033%)  route 5.855ns (64.967%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  N_IBUF[2]_inst/O
                         net (fo=11, routed)          3.619     5.113    tff/N_IBUF[2]
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.150     5.263 r  tff/done_carry_i_7/O
                         net (fo=1, routed)           0.800     6.063    cnt/max_value[2]
    SLICE_X0Y161         LUT6 (Prop_lut6_I1_O)        0.326     6.389 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     6.389    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.263 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     8.077    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313     8.390 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622     9.012    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 3.157ns (35.033%)  route 5.855ns (64.967%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  N_IBUF[2]_inst/O
                         net (fo=11, routed)          3.619     5.113    tff/N_IBUF[2]
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.150     5.263 r  tff/done_carry_i_7/O
                         net (fo=1, routed)           0.800     6.063    cnt/max_value[2]
    SLICE_X0Y161         LUT6 (Prop_lut6_I1_O)        0.326     6.389 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     6.389    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.263 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     8.077    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313     8.390 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622     9.012    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 3.157ns (35.033%)  route 5.855ns (64.967%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  N_IBUF[2]_inst/O
                         net (fo=11, routed)          3.619     5.113    tff/N_IBUF[2]
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.150     5.263 r  tff/done_carry_i_7/O
                         net (fo=1, routed)           0.800     6.063    cnt/max_value[2]
    SLICE_X0Y161         LUT6 (Prop_lut6_I1_O)        0.326     6.389 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     6.389    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.263 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     8.077    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I1_O)        0.313     8.390 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.622     9.012    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            tff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.912ns  (logic 3.187ns (35.763%)  route 5.725ns (64.237%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  N_IBUF[2]_inst/O
                         net (fo=11, routed)          3.619     5.113    tff/N_IBUF[2]
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.150     5.263 r  tff/done_carry_i_7/O
                         net (fo=1, routed)           0.800     6.063    cnt/max_value[2]
    SLICE_X0Y161         LUT6 (Prop_lut6_I1_O)        0.326     6.389 r  cnt/done_carry_i_4/O
                         net (fo=1, routed)           0.000     6.389    cnt/done_carry_i_4_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  cnt/done_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    cnt/done_carry_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  cnt/done_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    cnt/done_carry__0_n_0
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.263 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.814     8.077    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.343     8.420 r  tff/Q_i_1/O
                         net (fo=1, routed)           0.492     8.912    tff/Q_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 1.011ns (43.484%)  route 1.315ns (56.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         1.011     1.011 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.315     2.326    tff/rst_IBUF
    SLICE_X2Y161         FDCE                                         f  tff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.761     5.183    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.240ns (31.048%)  route 0.533ns (68.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.533     0.772    tff/rst_IBUF
    SLICE_X2Y161         FDCE                                         f  tff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.285ns (24.473%)  route 0.879ns (75.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.648     0.888    tff/rst_IBUF
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.045     0.933 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     1.164    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.285ns (24.473%)  route 0.879ns (75.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.648     0.888    tff/rst_IBUF
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.045     0.933 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     1.164    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.285ns (24.473%)  route 0.879ns (75.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.648     0.888    tff/rst_IBUF
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.045     0.933 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     1.164    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.285ns (24.473%)  route 0.879ns (75.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.648     0.888    tff/rst_IBUF
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.045     0.933 r  tff/count[3]_i_1/O
                         net (fo=4, routed)           0.231     1.164    cnt/count_reg[0]_1
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    cnt/clk_IBUF_BUFG
    SLICE_X1Y161         FDRE                                         r  cnt/count_reg[3]/C

Slack:                    inf
  Source:                 N[3]
                            (input port)
  Destination:            tff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.583ns (26.119%)  route 1.650ns (73.881%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  N[3] (IN)
                         net (fo=0)                   0.000     0.000    N[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  N_IBUF[3]_inst/O
                         net (fo=10, routed)          1.185     1.460    tff/N_IBUF[3]
    SLICE_X0Y163         LUT6 (Prop_lut6_I5_O)        0.045     1.505 r  tff/done_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.505    cnt/count_reg[0]_0[0]
    SLICE_X0Y163         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.659 r  cnt/done_carry__1/CO[2]
                         net (fo=2, routed)           0.286     1.945    tff/done
    SLICE_X1Y161         LUT2 (Prop_lut2_I0_O)        0.109     2.054 r  tff/Q_i_1/O
                         net (fo=1, routed)           0.180     2.234    tff/Q_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.955     2.120    tff/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  tff/Q_reg/C





