set_global_assignment -name TOP_LEVEL_ENTITY CombinationalROMModule_TopLevel
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 20:45:17  June 07, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:45:17  JUNE 07, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name LL_ROOT_REGION ON -entity VHDL -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity VHDL -section_id "Root Region"

set_global_assignment -name VHDL_FILE Quokka.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/NotGateModule/NotGateModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/LogicRAMModule/LogicRAMModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_WF_RAMModule/SDP_WF_RAMModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_RF_RAMModule/SDP_RF_RAMModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/SynchronousROMModule/SynchronousROMModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalROMModule/CombinationalROMModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/BitArrayModule/BitArrayModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_CompositionModule_Emitter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_CompositionModule_Receiver.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_CompositionModule_Transmitter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/EmitterModule/EmitterModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/ReceiverModule/ReceiverModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/TransmitterModule/TransmitterModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CounterModule/CounterModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FullAdderModule/FullAdderModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AndGateModule/AndGateModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OrGateModule/OrGateModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/XorGateModule/XorGateModule_TopLevel.vhdl

set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/FullAdderModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CounterModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/EmitterModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ReceiverModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TransmitterModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CompositionModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/BitArrayModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CombinationalROMModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_RF_RAMModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_WF_RAMModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SynchronousROMModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/NotGateModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/LogicRAMModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AndGateModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/OrGateModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/XorGateModule.vwf

set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE Waveforms/XorGateModule.vwf

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top