<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock row buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-row-buffers"><a class="header" href="#clock-row-buffers">Clock row buffers</a></h1>
<h2 id="tile-clk_hrow"><a class="header" href="#tile-clk_hrow">Tile CLK_HROW</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-hrow_int"><a class="header" href="#switchbox-hrow_int">Switchbox HROW_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[0]-W.GCLK[0]"><td>W.GCLK_BUF[0]</td><td>W.GCLK[0]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][13]">MAIN[1][2][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[1]-W.GCLK[1]"><td>W.GCLK_BUF[1]</td><td>W.GCLK[1]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][13]">MAIN[1][3][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[2]-W.GCLK[2]"><td>W.GCLK_BUF[2]</td><td>W.GCLK[2]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[2][15]">HCLK[2][15]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[3]-W.GCLK[3]"><td>W.GCLK_BUF[3]</td><td>W.GCLK[3]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[3][15]">HCLK[3][15]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[4]-W.GCLK[4]"><td>W.GCLK_BUF[4]</td><td>W.GCLK[4]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[2][12]">HCLK[2][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[5]-W.GCLK[5]"><td>W.GCLK_BUF[5]</td><td>W.GCLK[5]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[3][12]">HCLK[3][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[6]-W.GCLK[6]"><td>W.GCLK_BUF[6]</td><td>W.GCLK[6]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][51]">MAIN[0][2][51]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[7]-W.GCLK[7]"><td>W.GCLK_BUF[7]</td><td>W.GCLK[7]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][51]">MAIN[0][3][51]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[8]-W.GCLK[8]"><td>W.GCLK_BUF[8]</td><td>W.GCLK[8]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][12]">MAIN[1][1][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[9]-W.GCLK[9]"><td>W.GCLK_BUF[9]</td><td>W.GCLK[9]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][12]">MAIN[1][0][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[10]-W.GCLK[10]"><td>W.GCLK_BUF[10]</td><td>W.GCLK[10]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[0][14]">HCLK[0][14]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[11]-W.GCLK[11]"><td>W.GCLK_BUF[11]</td><td>W.GCLK[11]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[1][14]">HCLK[1][14]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[12]-W.GCLK[12]"><td>W.GCLK_BUF[12]</td><td>W.GCLK[12]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[0][13]">HCLK[0][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[13]-W.GCLK[13]"><td>W.GCLK_BUF[13]</td><td>W.GCLK[13]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[1][13]">HCLK[1][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[14]-W.GCLK[14]"><td>W.GCLK_BUF[14]</td><td>W.GCLK[14]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][50]">MAIN[0][1][50]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[15]-W.GCLK[15]"><td>W.GCLK_BUF[15]</td><td>W.GCLK[15]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][50]">MAIN[0][0][50]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[16]-W.GCLK[16]"><td>W.GCLK_BUF[16]</td><td>W.GCLK[16]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][12]">MAIN[1][2][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[17]-W.GCLK[17]"><td>W.GCLK_BUF[17]</td><td>W.GCLK[17]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][12]">MAIN[1][3][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[18]-W.GCLK[18]"><td>W.GCLK_BUF[18]</td><td>W.GCLK[18]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[3][14]">HCLK[3][14]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[19]-W.GCLK[19]"><td>W.GCLK_BUF[19]</td><td>W.GCLK[19]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[2][14]">HCLK[2][14]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[20]-W.GCLK[20]"><td>W.GCLK_BUF[20]</td><td>W.GCLK[20]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[3][13]">HCLK[3][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[21]-W.GCLK[21]"><td>W.GCLK_BUF[21]</td><td>W.GCLK[21]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[2][13]">HCLK[2][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[22]-W.GCLK[22]"><td>W.GCLK_BUF[22]</td><td>W.GCLK[22]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][50]">MAIN[0][2][50]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[23]-W.GCLK[23]"><td>W.GCLK_BUF[23]</td><td>W.GCLK[23]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][50]">MAIN[0][3][50]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[24]-W.GCLK[24]"><td>W.GCLK_BUF[24]</td><td>W.GCLK[24]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][13]">MAIN[1][1][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[25]-W.GCLK[25]"><td>W.GCLK_BUF[25]</td><td>W.GCLK[25]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][13]">MAIN[1][0][13]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[26]-W.GCLK[26]"><td>W.GCLK_BUF[26]</td><td>W.GCLK[26]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[1][15]">HCLK[1][15]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[27]-W.GCLK[27]"><td>W.GCLK_BUF[27]</td><td>W.GCLK[27]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[0][15]">HCLK[0][15]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[28]-W.GCLK[28]"><td>W.GCLK_BUF[28]</td><td>W.GCLK[28]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[1][12]">HCLK[1][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[29]-W.GCLK[29]"><td>W.GCLK_BUF[29]</td><td>W.GCLK[29]</td><td><a href="#virtex5-CLK_HROW-bit-HCLK[0][12]">HCLK[0][12]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[30]-W.GCLK[30]"><td>W.GCLK_BUF[30]</td><td>W.GCLK[30]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][51]">MAIN[0][1][51]</a></td></tr>

<tr id="virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[31]-W.GCLK[31]"><td>W.GCLK_BUF[31]</td><td>W.GCLK[31]</td><td><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][51]">MAIN[0][0][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[0]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][7]">MAIN[1][0][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][7]">MAIN[1][1][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][8]">MAIN[1][0][8]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][9]">MAIN[1][0][9]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][1]">MAIN[1][0][1]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][2]">MAIN[1][1][2]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][3]">MAIN[1][1][3]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][4]">MAIN[1][0][4]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][5]">MAIN[1][0][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][5]">MAIN[1][1][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][6]">MAIN[1][1][6]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][6]">MAIN[1][0][6]</a></td><td>W.HCLK_ROW[0]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][7]">MAIN[1][2][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][7]">MAIN[1][3][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][8]">MAIN[1][2][8]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][9]">MAIN[1][2][9]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][1]">MAIN[1][2][1]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][2]">MAIN[1][3][2]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][3]">MAIN[1][3][3]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][4]">MAIN[1][2][4]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][5]">MAIN[1][2][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][5]">MAIN[1][3][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][6]">MAIN[1][3][6]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][6]">MAIN[1][2][6]</a></td><td>E.HCLK_ROW[0]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[1]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][59]">MAIN[0][0][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][59]">MAIN[0][1][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][60]">MAIN[0][0][60]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][61]">MAIN[0][0][61]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][53]">MAIN[0][0][53]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][54]">MAIN[0][1][54]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][55]">MAIN[0][1][55]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][56]">MAIN[0][0][56]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][57]">MAIN[0][0][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][57]">MAIN[0][1][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][58]">MAIN[0][1][58]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][58]">MAIN[0][0][58]</a></td><td>W.HCLK_ROW[1]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][59]">MAIN[0][2][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][59]">MAIN[0][3][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][60]">MAIN[0][2][60]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][61]">MAIN[0][2][61]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][53]">MAIN[0][2][53]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][54]">MAIN[0][3][54]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][55]">MAIN[0][3][55]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][56]">MAIN[0][2][56]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][57]">MAIN[0][2][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][57]">MAIN[0][3][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][58]">MAIN[0][3][58]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][58]">MAIN[0][2][58]</a></td><td>E.HCLK_ROW[1]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[2]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][21]">MAIN[1][0][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][21]">MAIN[1][1][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][22]">MAIN[1][0][22]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][16]">MAIN[1][1][16]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][17]">MAIN[1][1][17]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][18]">MAIN[1][0][18]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][19]">MAIN[1][0][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][19]">MAIN[1][1][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][20]">MAIN[1][1][20]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][20]">MAIN[1][0][20]</a></td><td>W.HCLK_ROW[2]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][21]">MAIN[1][2][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][21]">MAIN[1][3][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][22]">MAIN[1][2][22]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][23]">MAIN[1][2][23]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][15]">MAIN[1][2][15]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][16]">MAIN[1][3][16]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][17]">MAIN[1][3][17]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][18]">MAIN[1][2][18]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][19]">MAIN[1][2][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][19]">MAIN[1][3][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][20]">MAIN[1][3][20]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][20]">MAIN[1][2][20]</a></td><td>E.HCLK_ROW[2]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[3]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][45]">MAIN[0][0][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][45]">MAIN[0][1][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][46]">MAIN[0][0][46]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][47]">MAIN[0][0][47]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][39]">MAIN[0][0][39]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][40]">MAIN[0][1][40]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][41]">MAIN[0][1][41]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][42]">MAIN[0][0][42]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][43]">MAIN[0][0][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][43]">MAIN[0][1][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][44]">MAIN[0][1][44]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][44]">MAIN[0][0][44]</a></td><td>W.HCLK_ROW[3]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][45]">MAIN[0][2][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][45]">MAIN[0][3][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][46]">MAIN[0][2][46]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][47]">MAIN[0][2][47]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][39]">MAIN[0][2][39]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][40]">MAIN[0][3][40]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][41]">MAIN[0][3][41]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][42]">MAIN[0][2][42]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][43]">MAIN[0][2][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][43]">MAIN[0][3][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][44]">MAIN[0][3][44]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][44]">MAIN[0][2][44]</a></td><td>E.HCLK_ROW[3]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[4]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][33]">MAIN[1][0][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][33]">MAIN[1][1][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][34]">MAIN[1][0][34]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][35]">MAIN[1][0][35]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][27]">MAIN[1][0][27]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][28]">MAIN[1][1][28]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][29]">MAIN[1][1][29]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][30]">MAIN[1][0][30]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][31]">MAIN[1][1][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][32]">MAIN[1][1][32]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][32]">MAIN[1][0][32]</a></td><td>W.HCLK_ROW[4]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][33]">MAIN[1][2][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][33]">MAIN[1][3][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][34]">MAIN[1][2][34]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][35]">MAIN[1][2][35]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][27]">MAIN[1][2][27]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][28]">MAIN[1][3][28]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][29]">MAIN[1][3][29]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][30]">MAIN[1][2][30]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][31]">MAIN[1][2][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][31]">MAIN[1][3][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][32]">MAIN[1][3][32]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][32]">MAIN[1][2][32]</a></td><td>E.HCLK_ROW[4]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[5]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][33]">MAIN[0][0][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][33]">MAIN[0][1][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][34]">MAIN[0][0][34]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][35]">MAIN[0][0][35]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][27]">MAIN[0][0][27]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][28]">MAIN[0][1][28]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][29]">MAIN[0][1][29]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][30]">MAIN[0][0][30]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][31]">MAIN[0][0][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][31]">MAIN[0][1][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][32]">MAIN[0][1][32]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][32]">MAIN[0][0][32]</a></td><td>W.HCLK_ROW[5]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][33]">MAIN[0][2][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][33]">MAIN[0][3][33]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][34]">MAIN[0][2][34]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][35]">MAIN[0][2][35]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][27]">MAIN[0][2][27]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][28]">MAIN[0][3][28]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][29]">MAIN[0][3][29]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][30]">MAIN[0][2][30]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][31]">MAIN[0][2][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][31]">MAIN[0][3][31]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][32]">MAIN[0][3][32]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][32]">MAIN[0][2][32]</a></td><td>E.HCLK_ROW[5]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[6]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][45]">MAIN[1][0][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][45]">MAIN[1][1][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][46]">MAIN[1][0][46]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][47]">MAIN[1][0][47]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][39]">MAIN[1][0][39]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][40]">MAIN[1][1][40]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][41]">MAIN[1][1][41]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][42]">MAIN[1][0][42]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][43]">MAIN[1][0][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][43]">MAIN[1][1][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][44]">MAIN[1][1][44]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][44]">MAIN[1][0][44]</a></td><td>W.HCLK_ROW[6]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][45]">MAIN[1][2][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][45]">MAIN[1][3][45]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][46]">MAIN[1][2][46]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][47]">MAIN[1][2][47]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][39]">MAIN[1][2][39]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][40]">MAIN[1][3][40]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][41]">MAIN[1][3][41]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][42]">MAIN[1][2][42]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][43]">MAIN[1][2][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][43]">MAIN[1][3][43]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][44]">MAIN[1][3][44]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][44]">MAIN[1][2][44]</a></td><td>E.HCLK_ROW[6]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[7]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][21]">MAIN[0][0][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][21]">MAIN[0][1][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][22]">MAIN[0][0][22]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][23]">MAIN[0][0][23]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][15]">MAIN[0][0][15]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][16]">MAIN[0][1][16]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][17]">MAIN[0][1][17]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][18]">MAIN[0][0][18]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][19]">MAIN[0][0][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][19]">MAIN[0][1][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][20]">MAIN[0][1][20]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][20]">MAIN[0][0][20]</a></td><td>W.HCLK_ROW[7]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][21]">MAIN[0][2][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][21]">MAIN[0][3][21]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][22]">MAIN[0][2][22]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][23]">MAIN[0][2][23]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][15]">MAIN[0][2][15]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][16]">MAIN[0][3][16]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][17]">MAIN[0][3][17]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][18]">MAIN[0][2][18]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][19]">MAIN[0][2][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][19]">MAIN[0][3][19]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][20]">MAIN[0][3][20]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][20]">MAIN[0][2][20]</a></td><td>E.HCLK_ROW[7]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[8]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][59]">MAIN[1][0][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][59]">MAIN[1][1][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][60]">MAIN[1][0][60]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][61]">MAIN[1][0][61]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][53]">MAIN[1][0][53]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][54]">MAIN[1][1][54]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][55]">MAIN[1][1][55]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][56]">MAIN[1][0][56]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][57]">MAIN[1][0][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][57]">MAIN[1][1][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][1][58]">MAIN[1][1][58]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][0][58]">MAIN[1][0][58]</a></td><td>W.HCLK_ROW[8]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][59]">MAIN[1][2][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][59]">MAIN[1][3][59]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][60]">MAIN[1][2][60]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][61]">MAIN[1][2][61]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][53]">MAIN[1][2][53]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][54]">MAIN[1][3][54]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][55]">MAIN[1][3][55]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][56]">MAIN[1][2][56]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][57]">MAIN[1][2][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][57]">MAIN[1][3][57]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[1][3][58]">MAIN[1][3][58]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[1][2][58]">MAIN[1][2][58]</a></td><td>E.HCLK_ROW[8]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW switchbox HROW_INT muxes HCLK_ROW[9]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][7]">MAIN[0][0][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][7]">MAIN[0][1][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][8]">MAIN[0][0][8]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][9]">MAIN[0][0][9]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][1]">MAIN[0][0][1]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][2]">MAIN[0][1][2]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][3]">MAIN[0][1][3]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][4]">MAIN[0][0][4]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][5]">MAIN[0][0][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][5]">MAIN[0][1][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][1][6]">MAIN[0][1][6]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][0][6]">MAIN[0][0][6]</a></td><td>W.HCLK_ROW[9]</td></tr>

<tr><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-11"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][7]">MAIN[0][2][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-10"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][7]">MAIN[0][3][7]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-9"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][8]">MAIN[0][2][8]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-8"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][9]">MAIN[0][2][9]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-7"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][1]">MAIN[0][2][1]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-6"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][2]">MAIN[0][3][2]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-5"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][3]">MAIN[0][3][3]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-4"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][4]">MAIN[0][2][4]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-3"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][5]">MAIN[0][2][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-2"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][5]">MAIN[0][3][5]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-1"><a href="#virtex5-CLK_HROW-bit-MAIN[0][3][6]">MAIN[0][3][6]</a></td><td id="virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-0"><a href="#virtex5-CLK_HROW-bit-MAIN[0][2][6]">MAIN[0][2][6]</a></td><td>E.HCLK_ROW[9]</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[16]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[17]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[18]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[19]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[20]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>W.GCLK_BUF[24]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>W.GCLK_BUF[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>W.GCLK_BUF[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[28]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[29]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>W.GCLK_BUF[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][61]" title="MAIN[0][0][61]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-8">HROW_INT: mux W.HCLK_ROW[1] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][61]" title="MAIN[0][2][61]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-8">HROW_INT: mux E.HCLK_ROW[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][60]" title="MAIN[0][0][60]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-9">HROW_INT: mux W.HCLK_ROW[1] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][60]" title="MAIN[0][2][60]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-9">HROW_INT: mux E.HCLK_ROW[1] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][59]" title="MAIN[0][0][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-11">HROW_INT: mux W.HCLK_ROW[1] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][59]" title="MAIN[0][1][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-10">HROW_INT: mux W.HCLK_ROW[1] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][59]" title="MAIN[0][2][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-11">HROW_INT: mux E.HCLK_ROW[1] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][59]" title="MAIN[0][3][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-10">HROW_INT: mux E.HCLK_ROW[1] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][58]" title="MAIN[0][0][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-0">HROW_INT: mux W.HCLK_ROW[1] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][58]" title="MAIN[0][1][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-1">HROW_INT: mux W.HCLK_ROW[1] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][58]" title="MAIN[0][2][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-0">HROW_INT: mux E.HCLK_ROW[1] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][58]" title="MAIN[0][3][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-1">HROW_INT: mux E.HCLK_ROW[1] bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][57]" title="MAIN[0][0][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-3">HROW_INT: mux W.HCLK_ROW[1] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][57]" title="MAIN[0][1][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-2">HROW_INT: mux W.HCLK_ROW[1] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][57]" title="MAIN[0][2][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-3">HROW_INT: mux E.HCLK_ROW[1] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][57]" title="MAIN[0][3][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-2">HROW_INT: mux E.HCLK_ROW[1] bit 2</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][56]" title="MAIN[0][0][56]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-4">HROW_INT: mux W.HCLK_ROW[1] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][56]" title="MAIN[0][2][56]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-4">HROW_INT: mux E.HCLK_ROW[1] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][55]" title="MAIN[0][1][55]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-5">HROW_INT: mux W.HCLK_ROW[1] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][55]" title="MAIN[0][3][55]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-5">HROW_INT: mux E.HCLK_ROW[1] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][54]" title="MAIN[0][1][54]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-6">HROW_INT: mux W.HCLK_ROW[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][54]" title="MAIN[0][3][54]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-6">HROW_INT: mux E.HCLK_ROW[1] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][53]" title="MAIN[0][0][53]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[1]-7">HROW_INT: mux W.HCLK_ROW[1] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][53]" title="MAIN[0][2][53]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[1]-7">HROW_INT: mux E.HCLK_ROW[1] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][51]" title="MAIN[0][0][51]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[31]-W.GCLK[31]">HROW_INT: buffer W.GCLK_BUF[31] ← W.GCLK[31]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][51]" title="MAIN[0][1][51]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[30]-W.GCLK[30]">HROW_INT: buffer W.GCLK_BUF[30] ← W.GCLK[30]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][51]" title="MAIN[0][2][51]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[6]-W.GCLK[6]">HROW_INT: buffer W.GCLK_BUF[6] ← W.GCLK[6]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][51]" title="MAIN[0][3][51]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[7]-W.GCLK[7]">HROW_INT: buffer W.GCLK_BUF[7] ← W.GCLK[7]</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][50]" title="MAIN[0][0][50]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[15]-W.GCLK[15]">HROW_INT: buffer W.GCLK_BUF[15] ← W.GCLK[15]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][50]" title="MAIN[0][1][50]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[14]-W.GCLK[14]">HROW_INT: buffer W.GCLK_BUF[14] ← W.GCLK[14]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][50]" title="MAIN[0][2][50]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[22]-W.GCLK[22]">HROW_INT: buffer W.GCLK_BUF[22] ← W.GCLK[22]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][50]" title="MAIN[0][3][50]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[23]-W.GCLK[23]">HROW_INT: buffer W.GCLK_BUF[23] ← W.GCLK[23]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][47]" title="MAIN[0][0][47]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-8">HROW_INT: mux W.HCLK_ROW[3] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][47]" title="MAIN[0][2][47]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-8">HROW_INT: mux E.HCLK_ROW[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][46]" title="MAIN[0][0][46]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-9">HROW_INT: mux W.HCLK_ROW[3] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][46]" title="MAIN[0][2][46]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-9">HROW_INT: mux E.HCLK_ROW[3] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][45]" title="MAIN[0][0][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-11">HROW_INT: mux W.HCLK_ROW[3] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][45]" title="MAIN[0][1][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-10">HROW_INT: mux W.HCLK_ROW[3] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][45]" title="MAIN[0][2][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-11">HROW_INT: mux E.HCLK_ROW[3] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][45]" title="MAIN[0][3][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-10">HROW_INT: mux E.HCLK_ROW[3] bit 10</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][44]" title="MAIN[0][0][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-0">HROW_INT: mux W.HCLK_ROW[3] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][44]" title="MAIN[0][1][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-1">HROW_INT: mux W.HCLK_ROW[3] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][44]" title="MAIN[0][2][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-0">HROW_INT: mux E.HCLK_ROW[3] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][44]" title="MAIN[0][3][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-1">HROW_INT: mux E.HCLK_ROW[3] bit 1</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][43]" title="MAIN[0][0][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-3">HROW_INT: mux W.HCLK_ROW[3] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][43]" title="MAIN[0][1][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-2">HROW_INT: mux W.HCLK_ROW[3] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][43]" title="MAIN[0][2][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-3">HROW_INT: mux E.HCLK_ROW[3] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][43]" title="MAIN[0][3][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-2">HROW_INT: mux E.HCLK_ROW[3] bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][42]" title="MAIN[0][0][42]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-4">HROW_INT: mux W.HCLK_ROW[3] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][42]" title="MAIN[0][2][42]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-4">HROW_INT: mux E.HCLK_ROW[3] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][41]" title="MAIN[0][1][41]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-5">HROW_INT: mux W.HCLK_ROW[3] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][41]" title="MAIN[0][3][41]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-5">HROW_INT: mux E.HCLK_ROW[3] bit 5</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][40]" title="MAIN[0][1][40]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-6">HROW_INT: mux W.HCLK_ROW[3] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][40]" title="MAIN[0][3][40]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-6">HROW_INT: mux E.HCLK_ROW[3] bit 6</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][39]" title="MAIN[0][0][39]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[3]-7">HROW_INT: mux W.HCLK_ROW[3] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][39]" title="MAIN[0][2][39]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[3]-7">HROW_INT: mux E.HCLK_ROW[3] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][35]" title="MAIN[0][0][35]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-8">HROW_INT: mux W.HCLK_ROW[5] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][35]" title="MAIN[0][2][35]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-8">HROW_INT: mux E.HCLK_ROW[5] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][34]" title="MAIN[0][0][34]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-9">HROW_INT: mux W.HCLK_ROW[5] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][34]" title="MAIN[0][2][34]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-9">HROW_INT: mux E.HCLK_ROW[5] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][33]" title="MAIN[0][0][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-11">HROW_INT: mux W.HCLK_ROW[5] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][33]" title="MAIN[0][1][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-10">HROW_INT: mux W.HCLK_ROW[5] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][33]" title="MAIN[0][2][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-11">HROW_INT: mux E.HCLK_ROW[5] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][33]" title="MAIN[0][3][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-10">HROW_INT: mux E.HCLK_ROW[5] bit 10</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][32]" title="MAIN[0][0][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-0">HROW_INT: mux W.HCLK_ROW[5] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][32]" title="MAIN[0][1][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-1">HROW_INT: mux W.HCLK_ROW[5] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][32]" title="MAIN[0][2][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-0">HROW_INT: mux E.HCLK_ROW[5] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][32]" title="MAIN[0][3][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-1">HROW_INT: mux E.HCLK_ROW[5] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][31]" title="MAIN[0][0][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-3">HROW_INT: mux W.HCLK_ROW[5] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][31]" title="MAIN[0][1][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-2">HROW_INT: mux W.HCLK_ROW[5] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][31]" title="MAIN[0][2][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-3">HROW_INT: mux E.HCLK_ROW[5] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][31]" title="MAIN[0][3][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-2">HROW_INT: mux E.HCLK_ROW[5] bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][30]" title="MAIN[0][0][30]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-4">HROW_INT: mux W.HCLK_ROW[5] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][30]" title="MAIN[0][2][30]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-4">HROW_INT: mux E.HCLK_ROW[5] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][29]" title="MAIN[0][1][29]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-5">HROW_INT: mux W.HCLK_ROW[5] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][29]" title="MAIN[0][3][29]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-5">HROW_INT: mux E.HCLK_ROW[5] bit 5</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][28]" title="MAIN[0][1][28]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-6">HROW_INT: mux W.HCLK_ROW[5] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][28]" title="MAIN[0][3][28]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-6">HROW_INT: mux E.HCLK_ROW[5] bit 6</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][27]" title="MAIN[0][0][27]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[5]-7">HROW_INT: mux W.HCLK_ROW[5] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][27]" title="MAIN[0][2][27]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[5]-7">HROW_INT: mux E.HCLK_ROW[5] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][23]" title="MAIN[0][0][23]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-8">HROW_INT: mux W.HCLK_ROW[7] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][23]" title="MAIN[0][2][23]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-8">HROW_INT: mux E.HCLK_ROW[7] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][22]" title="MAIN[0][0][22]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-9">HROW_INT: mux W.HCLK_ROW[7] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][22]" title="MAIN[0][2][22]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-9">HROW_INT: mux E.HCLK_ROW[7] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][21]" title="MAIN[0][0][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-11">HROW_INT: mux W.HCLK_ROW[7] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][21]" title="MAIN[0][1][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-10">HROW_INT: mux W.HCLK_ROW[7] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][21]" title="MAIN[0][2][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-11">HROW_INT: mux E.HCLK_ROW[7] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][21]" title="MAIN[0][3][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-10">HROW_INT: mux E.HCLK_ROW[7] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][20]" title="MAIN[0][0][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-0">HROW_INT: mux W.HCLK_ROW[7] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][20]" title="MAIN[0][1][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-1">HROW_INT: mux W.HCLK_ROW[7] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][20]" title="MAIN[0][2][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-0">HROW_INT: mux E.HCLK_ROW[7] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][20]" title="MAIN[0][3][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-1">HROW_INT: mux E.HCLK_ROW[7] bit 1</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][19]" title="MAIN[0][0][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-3">HROW_INT: mux W.HCLK_ROW[7] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][19]" title="MAIN[0][1][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-2">HROW_INT: mux W.HCLK_ROW[7] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][19]" title="MAIN[0][2][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-3">HROW_INT: mux E.HCLK_ROW[7] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][19]" title="MAIN[0][3][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-2">HROW_INT: mux E.HCLK_ROW[7] bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][18]" title="MAIN[0][0][18]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-4">HROW_INT: mux W.HCLK_ROW[7] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][18]" title="MAIN[0][2][18]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-4">HROW_INT: mux E.HCLK_ROW[7] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][17]" title="MAIN[0][1][17]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-5">HROW_INT: mux W.HCLK_ROW[7] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][17]" title="MAIN[0][3][17]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-5">HROW_INT: mux E.HCLK_ROW[7] bit 5</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][16]" title="MAIN[0][1][16]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-6">HROW_INT: mux W.HCLK_ROW[7] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][16]" title="MAIN[0][3][16]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-6">HROW_INT: mux E.HCLK_ROW[7] bit 6</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][15]" title="MAIN[0][0][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[7]-7">HROW_INT: mux W.HCLK_ROW[7] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][15]" title="MAIN[0][2][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[7]-7">HROW_INT: mux E.HCLK_ROW[7] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][9]" title="MAIN[0][0][9]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-8">HROW_INT: mux W.HCLK_ROW[9] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][9]" title="MAIN[0][2][9]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-8">HROW_INT: mux E.HCLK_ROW[9] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][8]" title="MAIN[0][0][8]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-9">HROW_INT: mux W.HCLK_ROW[9] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][8]" title="MAIN[0][2][8]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-9">HROW_INT: mux E.HCLK_ROW[9] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][7]" title="MAIN[0][0][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-11">HROW_INT: mux W.HCLK_ROW[9] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][7]" title="MAIN[0][1][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-10">HROW_INT: mux W.HCLK_ROW[9] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][7]" title="MAIN[0][2][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-11">HROW_INT: mux E.HCLK_ROW[9] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][7]" title="MAIN[0][3][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-10">HROW_INT: mux E.HCLK_ROW[9] bit 10</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][6]" title="MAIN[0][0][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-0">HROW_INT: mux W.HCLK_ROW[9] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][6]" title="MAIN[0][1][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-1">HROW_INT: mux W.HCLK_ROW[9] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][6]" title="MAIN[0][2][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-0">HROW_INT: mux E.HCLK_ROW[9] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][6]" title="MAIN[0][3][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-1">HROW_INT: mux E.HCLK_ROW[9] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][5]" title="MAIN[0][0][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-3">HROW_INT: mux W.HCLK_ROW[9] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][5]" title="MAIN[0][1][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-2">HROW_INT: mux W.HCLK_ROW[9] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][5]" title="MAIN[0][2][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-3">HROW_INT: mux E.HCLK_ROW[9] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][5]" title="MAIN[0][3][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-2">HROW_INT: mux E.HCLK_ROW[9] bit 2</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][4]" title="MAIN[0][0][4]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-4">HROW_INT: mux W.HCLK_ROW[9] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][4]" title="MAIN[0][2][4]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-4">HROW_INT: mux E.HCLK_ROW[9] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][3]" title="MAIN[0][1][3]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-5">HROW_INT: mux W.HCLK_ROW[9] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][3]" title="MAIN[0][3][3]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-5">HROW_INT: mux E.HCLK_ROW[9] bit 5</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][1][2]" title="MAIN[0][1][2]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-6">HROW_INT: mux W.HCLK_ROW[9] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][3][2]" title="MAIN[0][3][2]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-6">HROW_INT: mux E.HCLK_ROW[9] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][0][1]" title="MAIN[0][0][1]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[9]-7">HROW_INT: mux W.HCLK_ROW[9] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[0][2][1]" title="MAIN[0][2][1]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[9]-7">HROW_INT: mux E.HCLK_ROW[9] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][61]" title="MAIN[1][0][61]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-8">HROW_INT: mux W.HCLK_ROW[8] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][61]" title="MAIN[1][2][61]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-8">HROW_INT: mux E.HCLK_ROW[8] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][60]" title="MAIN[1][0][60]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-9">HROW_INT: mux W.HCLK_ROW[8] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][60]" title="MAIN[1][2][60]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-9">HROW_INT: mux E.HCLK_ROW[8] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][59]" title="MAIN[1][0][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-11">HROW_INT: mux W.HCLK_ROW[8] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][59]" title="MAIN[1][1][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-10">HROW_INT: mux W.HCLK_ROW[8] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][59]" title="MAIN[1][2][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-11">HROW_INT: mux E.HCLK_ROW[8] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][59]" title="MAIN[1][3][59]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-10">HROW_INT: mux E.HCLK_ROW[8] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][58]" title="MAIN[1][0][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-0">HROW_INT: mux W.HCLK_ROW[8] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][58]" title="MAIN[1][1][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-1">HROW_INT: mux W.HCLK_ROW[8] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][58]" title="MAIN[1][2][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-0">HROW_INT: mux E.HCLK_ROW[8] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][58]" title="MAIN[1][3][58]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-1">HROW_INT: mux E.HCLK_ROW[8] bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][57]" title="MAIN[1][0][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-3">HROW_INT: mux W.HCLK_ROW[8] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][57]" title="MAIN[1][1][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-2">HROW_INT: mux W.HCLK_ROW[8] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][57]" title="MAIN[1][2][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-3">HROW_INT: mux E.HCLK_ROW[8] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][57]" title="MAIN[1][3][57]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-2">HROW_INT: mux E.HCLK_ROW[8] bit 2</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][56]" title="MAIN[1][0][56]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-4">HROW_INT: mux W.HCLK_ROW[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][56]" title="MAIN[1][2][56]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-4">HROW_INT: mux E.HCLK_ROW[8] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][55]" title="MAIN[1][1][55]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-5">HROW_INT: mux W.HCLK_ROW[8] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][55]" title="MAIN[1][3][55]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-5">HROW_INT: mux E.HCLK_ROW[8] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][54]" title="MAIN[1][1][54]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-6">HROW_INT: mux W.HCLK_ROW[8] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][54]" title="MAIN[1][3][54]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-6">HROW_INT: mux E.HCLK_ROW[8] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][53]" title="MAIN[1][0][53]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[8]-7">HROW_INT: mux W.HCLK_ROW[8] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][53]" title="MAIN[1][2][53]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[8]-7">HROW_INT: mux E.HCLK_ROW[8] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][47]" title="MAIN[1][0][47]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-8">HROW_INT: mux W.HCLK_ROW[6] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][47]" title="MAIN[1][2][47]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-8">HROW_INT: mux E.HCLK_ROW[6] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][46]" title="MAIN[1][0][46]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-9">HROW_INT: mux W.HCLK_ROW[6] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][46]" title="MAIN[1][2][46]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-9">HROW_INT: mux E.HCLK_ROW[6] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][45]" title="MAIN[1][0][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-11">HROW_INT: mux W.HCLK_ROW[6] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][45]" title="MAIN[1][1][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-10">HROW_INT: mux W.HCLK_ROW[6] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][45]" title="MAIN[1][2][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-11">HROW_INT: mux E.HCLK_ROW[6] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][45]" title="MAIN[1][3][45]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-10">HROW_INT: mux E.HCLK_ROW[6] bit 10</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][44]" title="MAIN[1][0][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-0">HROW_INT: mux W.HCLK_ROW[6] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][44]" title="MAIN[1][1][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-1">HROW_INT: mux W.HCLK_ROW[6] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][44]" title="MAIN[1][2][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-0">HROW_INT: mux E.HCLK_ROW[6] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][44]" title="MAIN[1][3][44]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-1">HROW_INT: mux E.HCLK_ROW[6] bit 1</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][43]" title="MAIN[1][0][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-3">HROW_INT: mux W.HCLK_ROW[6] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][43]" title="MAIN[1][1][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-2">HROW_INT: mux W.HCLK_ROW[6] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][43]" title="MAIN[1][2][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-3">HROW_INT: mux E.HCLK_ROW[6] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][43]" title="MAIN[1][3][43]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-2">HROW_INT: mux E.HCLK_ROW[6] bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][42]" title="MAIN[1][0][42]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-4">HROW_INT: mux W.HCLK_ROW[6] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][42]" title="MAIN[1][2][42]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-4">HROW_INT: mux E.HCLK_ROW[6] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][41]" title="MAIN[1][1][41]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-5">HROW_INT: mux W.HCLK_ROW[6] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][41]" title="MAIN[1][3][41]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-5">HROW_INT: mux E.HCLK_ROW[6] bit 5</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][40]" title="MAIN[1][1][40]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-6">HROW_INT: mux W.HCLK_ROW[6] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][40]" title="MAIN[1][3][40]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-6">HROW_INT: mux E.HCLK_ROW[6] bit 6</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][39]" title="MAIN[1][0][39]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[6]-7">HROW_INT: mux W.HCLK_ROW[6] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][39]" title="MAIN[1][2][39]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[6]-7">HROW_INT: mux E.HCLK_ROW[6] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][35]" title="MAIN[1][0][35]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-8">HROW_INT: mux W.HCLK_ROW[4] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][35]" title="MAIN[1][2][35]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-8">HROW_INT: mux E.HCLK_ROW[4] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][34]" title="MAIN[1][0][34]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-9">HROW_INT: mux W.HCLK_ROW[4] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][34]" title="MAIN[1][2][34]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-9">HROW_INT: mux E.HCLK_ROW[4] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][33]" title="MAIN[1][0][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-11">HROW_INT: mux W.HCLK_ROW[4] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][33]" title="MAIN[1][1][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-10">HROW_INT: mux W.HCLK_ROW[4] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][33]" title="MAIN[1][2][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-11">HROW_INT: mux E.HCLK_ROW[4] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][33]" title="MAIN[1][3][33]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-10">HROW_INT: mux E.HCLK_ROW[4] bit 10</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][32]" title="MAIN[1][0][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-0">HROW_INT: mux W.HCLK_ROW[4] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][32]" title="MAIN[1][1][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-1">HROW_INT: mux W.HCLK_ROW[4] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][32]" title="MAIN[1][2][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-0">HROW_INT: mux E.HCLK_ROW[4] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][32]" title="MAIN[1][3][32]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-1">HROW_INT: mux E.HCLK_ROW[4] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-3">HROW_INT: mux W.HCLK_ROW[4] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][31]" title="MAIN[1][1][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-2">HROW_INT: mux W.HCLK_ROW[4] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][31]" title="MAIN[1][2][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-3">HROW_INT: mux E.HCLK_ROW[4] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][31]" title="MAIN[1][3][31]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-2">HROW_INT: mux E.HCLK_ROW[4] bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][30]" title="MAIN[1][0][30]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-4">HROW_INT: mux W.HCLK_ROW[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][30]" title="MAIN[1][2][30]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-4">HROW_INT: mux E.HCLK_ROW[4] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][29]" title="MAIN[1][1][29]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-5">HROW_INT: mux W.HCLK_ROW[4] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][29]" title="MAIN[1][3][29]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-5">HROW_INT: mux E.HCLK_ROW[4] bit 5</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][28]" title="MAIN[1][1][28]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-6">HROW_INT: mux W.HCLK_ROW[4] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][28]" title="MAIN[1][3][28]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-6">HROW_INT: mux E.HCLK_ROW[4] bit 6</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][27]" title="MAIN[1][0][27]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[4]-7">HROW_INT: mux W.HCLK_ROW[4] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][27]" title="MAIN[1][2][27]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[4]-7">HROW_INT: mux E.HCLK_ROW[4] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-8">HROW_INT: mux W.HCLK_ROW[2] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][23]" title="MAIN[1][2][23]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-8">HROW_INT: mux E.HCLK_ROW[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][22]" title="MAIN[1][0][22]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-9">HROW_INT: mux W.HCLK_ROW[2] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][22]" title="MAIN[1][2][22]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-9">HROW_INT: mux E.HCLK_ROW[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][21]" title="MAIN[1][0][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-11">HROW_INT: mux W.HCLK_ROW[2] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][21]" title="MAIN[1][1][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-10">HROW_INT: mux W.HCLK_ROW[2] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][21]" title="MAIN[1][2][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-11">HROW_INT: mux E.HCLK_ROW[2] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][21]" title="MAIN[1][3][21]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-10">HROW_INT: mux E.HCLK_ROW[2] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][20]" title="MAIN[1][0][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-0">HROW_INT: mux W.HCLK_ROW[2] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][20]" title="MAIN[1][1][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-1">HROW_INT: mux W.HCLK_ROW[2] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][20]" title="MAIN[1][2][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-0">HROW_INT: mux E.HCLK_ROW[2] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][20]" title="MAIN[1][3][20]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-1">HROW_INT: mux E.HCLK_ROW[2] bit 1</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][19]" title="MAIN[1][0][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-3">HROW_INT: mux W.HCLK_ROW[2] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][19]" title="MAIN[1][1][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-2">HROW_INT: mux W.HCLK_ROW[2] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][19]" title="MAIN[1][2][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-3">HROW_INT: mux E.HCLK_ROW[2] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][19]" title="MAIN[1][3][19]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-2">HROW_INT: mux E.HCLK_ROW[2] bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][18]" title="MAIN[1][0][18]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-4">HROW_INT: mux W.HCLK_ROW[2] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][18]" title="MAIN[1][2][18]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-4">HROW_INT: mux E.HCLK_ROW[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][17]" title="MAIN[1][1][17]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-5">HROW_INT: mux W.HCLK_ROW[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][17]" title="MAIN[1][3][17]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-5">HROW_INT: mux E.HCLK_ROW[2] bit 5</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][16]" title="MAIN[1][1][16]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-6">HROW_INT: mux W.HCLK_ROW[2] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][16]" title="MAIN[1][3][16]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-6">HROW_INT: mux E.HCLK_ROW[2] bit 6</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[2]-7">HROW_INT: mux W.HCLK_ROW[2] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][15]" title="MAIN[1][2][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[2]-7">HROW_INT: mux E.HCLK_ROW[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][13]" title="MAIN[1][0][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[25]-W.GCLK[25]">HROW_INT: buffer W.GCLK_BUF[25] ← W.GCLK[25]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][13]" title="MAIN[1][1][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[24]-W.GCLK[24]">HROW_INT: buffer W.GCLK_BUF[24] ← W.GCLK[24]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][13]" title="MAIN[1][2][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[0]-W.GCLK[0]">HROW_INT: buffer W.GCLK_BUF[0] ← W.GCLK[0]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][13]" title="MAIN[1][3][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[1]-W.GCLK[1]">HROW_INT: buffer W.GCLK_BUF[1] ← W.GCLK[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][12]" title="MAIN[1][0][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[9]-W.GCLK[9]">HROW_INT: buffer W.GCLK_BUF[9] ← W.GCLK[9]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][12]" title="MAIN[1][1][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[8]-W.GCLK[8]">HROW_INT: buffer W.GCLK_BUF[8] ← W.GCLK[8]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][12]" title="MAIN[1][2][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[16]-W.GCLK[16]">HROW_INT: buffer W.GCLK_BUF[16] ← W.GCLK[16]</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][12]" title="MAIN[1][3][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[17]-W.GCLK[17]">HROW_INT: buffer W.GCLK_BUF[17] ← W.GCLK[17]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][9]" title="MAIN[1][0][9]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-8">HROW_INT: mux W.HCLK_ROW[0] bit 8</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][9]" title="MAIN[1][2][9]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-8">HROW_INT: mux E.HCLK_ROW[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][8]" title="MAIN[1][0][8]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-9">HROW_INT: mux W.HCLK_ROW[0] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][8]" title="MAIN[1][2][8]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-9">HROW_INT: mux E.HCLK_ROW[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][7]" title="MAIN[1][0][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-11">HROW_INT: mux W.HCLK_ROW[0] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][7]" title="MAIN[1][1][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-10">HROW_INT: mux W.HCLK_ROW[0] bit 10</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][7]" title="MAIN[1][2][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-11">HROW_INT: mux E.HCLK_ROW[0] bit 11</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][7]" title="MAIN[1][3][7]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-10">HROW_INT: mux E.HCLK_ROW[0] bit 10</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][6]" title="MAIN[1][0][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-0">HROW_INT: mux W.HCLK_ROW[0] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][6]" title="MAIN[1][1][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-1">HROW_INT: mux W.HCLK_ROW[0] bit 1</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][6]" title="MAIN[1][2][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-0">HROW_INT: mux E.HCLK_ROW[0] bit 0</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][6]" title="MAIN[1][3][6]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-1">HROW_INT: mux E.HCLK_ROW[0] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][5]" title="MAIN[1][0][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-3">HROW_INT: mux W.HCLK_ROW[0] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][5]" title="MAIN[1][1][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-2">HROW_INT: mux W.HCLK_ROW[0] bit 2</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][5]" title="MAIN[1][2][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-3">HROW_INT: mux E.HCLK_ROW[0] bit 3</a>
</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][5]" title="MAIN[1][3][5]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-2">HROW_INT: mux E.HCLK_ROW[0] bit 2</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][4]" title="MAIN[1][0][4]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-4">HROW_INT: mux W.HCLK_ROW[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][4]" title="MAIN[1][2][4]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-4">HROW_INT: mux E.HCLK_ROW[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][3]" title="MAIN[1][1][3]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-5">HROW_INT: mux W.HCLK_ROW[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][3]" title="MAIN[1][3][3]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-5">HROW_INT: mux E.HCLK_ROW[0] bit 5</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][1][2]" title="MAIN[1][1][2]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-6">HROW_INT: mux W.HCLK_ROW[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][3][2]" title="MAIN[1][3][2]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-6">HROW_INT: mux E.HCLK_ROW[0] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][0][1]" title="MAIN[1][0][1]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-W.HCLK_ROW[0]-7">HROW_INT: mux W.HCLK_ROW[0] bit 7</a>
</td>
<td>-</td>
<td id="virtex5-CLK_HROW-bit-MAIN[1][2][1]" title="MAIN[1][2][1]">
<a href="#virtex5-CLK_HROW-HROW_INT-mux-E.HCLK_ROW[0]-7">HROW_INT: mux E.HCLK_ROW[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CLK_HROW rect HCLK</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex5-CLK_HROW-bit-HCLK[0][15]" title="HCLK[0][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[27]-W.GCLK[27]">HROW_INT: buffer W.GCLK_BUF[27] ← W.GCLK[27]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[1][15]" title="HCLK[1][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[26]-W.GCLK[26]">HROW_INT: buffer W.GCLK_BUF[26] ← W.GCLK[26]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[2][15]" title="HCLK[2][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[2]-W.GCLK[2]">HROW_INT: buffer W.GCLK_BUF[2] ← W.GCLK[2]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[3][15]" title="HCLK[3][15]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[3]-W.GCLK[3]">HROW_INT: buffer W.GCLK_BUF[3] ← W.GCLK[3]</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex5-CLK_HROW-bit-HCLK[0][14]" title="HCLK[0][14]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[10]-W.GCLK[10]">HROW_INT: buffer W.GCLK_BUF[10] ← W.GCLK[10]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[1][14]" title="HCLK[1][14]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[11]-W.GCLK[11]">HROW_INT: buffer W.GCLK_BUF[11] ← W.GCLK[11]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[2][14]" title="HCLK[2][14]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[19]-W.GCLK[19]">HROW_INT: buffer W.GCLK_BUF[19] ← W.GCLK[19]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[3][14]" title="HCLK[3][14]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[18]-W.GCLK[18]">HROW_INT: buffer W.GCLK_BUF[18] ← W.GCLK[18]</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex5-CLK_HROW-bit-HCLK[0][13]" title="HCLK[0][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[12]-W.GCLK[12]">HROW_INT: buffer W.GCLK_BUF[12] ← W.GCLK[12]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[1][13]" title="HCLK[1][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[13]-W.GCLK[13]">HROW_INT: buffer W.GCLK_BUF[13] ← W.GCLK[13]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[2][13]" title="HCLK[2][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[21]-W.GCLK[21]">HROW_INT: buffer W.GCLK_BUF[21] ← W.GCLK[21]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[3][13]" title="HCLK[3][13]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[20]-W.GCLK[20]">HROW_INT: buffer W.GCLK_BUF[20] ← W.GCLK[20]</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex5-CLK_HROW-bit-HCLK[0][12]" title="HCLK[0][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[29]-W.GCLK[29]">HROW_INT: buffer W.GCLK_BUF[29] ← W.GCLK[29]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[1][12]" title="HCLK[1][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[28]-W.GCLK[28]">HROW_INT: buffer W.GCLK_BUF[28] ← W.GCLK[28]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[2][12]" title="HCLK[2][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[4]-W.GCLK[4]">HROW_INT: buffer W.GCLK_BUF[4] ← W.GCLK[4]</a>
</td>
<td id="virtex5-CLK_HROW-bit-HCLK[3][12]" title="HCLK[3][12]">
<a href="#virtex5-CLK_HROW-HROW_INT-progbuf-W.GCLK_BUF[5]-W.GCLK[5]">HROW_INT: buffer W.GCLK_BUF[5] ← W.GCLK[5]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex5/clock/bufg.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex5/clock/hclk.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex5/clock/bufg.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex5/clock/hclk.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
