--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml SVGA.twx SVGA.ncd -o SVGA.twr SVGA.pcf -ucf
Nexys4_Master.ucf

Design file:              SVGA.ncd
Physical constraint file: SVGA.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10150 paths analyzed, 540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.591ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_10 (SLICE_X52Y102.CIN), 392 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X53Y100.B5     net (fanout=9)        0.308   N40
    SLICE_X53Y100.B      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.A2     net (fanout=1)        0.656   Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>_rt
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.177   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.837ns logic, 3.572ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.C2     net (fanout=9)        0.856   N40
    SLICE_X52Y100.COUT   Topcyc                0.522   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<2>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.177   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.579ns logic, 3.464ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.D2     net (fanout=9)        0.851   N40
    SLICE_X52Y100.COUT   Topcyd                0.525   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.177   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.582ns logic, 3.459ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_8 (SLICE_X52Y102.CIN), 392 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 6)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X53Y100.B5     net (fanout=9)        0.308   N40
    SLICE_X53Y100.B      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.A2     net (fanout=1)        0.656   Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>_rt
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.821ns logic, 3.572ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.C2     net (fanout=9)        0.856   N40
    SLICE_X52Y100.COUT   Topcyc                0.522   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<2>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.563ns logic, 3.464ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.D2     net (fanout=9)        0.851   N40
    SLICE_X52Y100.COUT   Topcyd                0.525   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X52Y102.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<10>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.566ns logic, 3.459ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_5 (SLICE_X52Y101.CIN), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X53Y100.B5     net (fanout=9)        0.308   N40
    SLICE_X53Y100.B      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.A2     net (fanout=1)        0.656   Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
    SLICE_X52Y100.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>_rt
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.818ns logic, 3.572ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.C2     net (fanout=9)        0.856   N40
    SLICE_X52Y100.COUT   Topcyc                0.522   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<2>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.560ns logic, 3.464ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.488 - 1.635)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D1      net (fanout=3)        1.605   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X50Y97.D       Tilo                  0.124   Inst_Image_Generator/DB2/Flip3/Q
                                                       Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW0
    SLICE_X53Y100.A1     net (fanout=1)        1.003   N62
    SLICE_X53Y100.A      Tilo                  0.124   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW0
    SLICE_X52Y100.D2     net (fanout=9)        0.851   N40
    SLICE_X52Y100.COUT   Topcyd                0.525   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X52Y101.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (1.563ns logic, 3.459ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_3 (SLICE_X52Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/horizontalCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/horizontalCounter/count_2 to Inst_Image_Generator/horizontalCounter/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y100.CQ     Tcko                  0.141   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/count_2
    SLICE_X52Y100.CX     net (fanout=17)       0.095   Inst_Image_Generator/horizontalCounter/count<2>
    SLICE_X52Y100.CLK    Tckdi       (-Th)    -0.022   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
                                                       Inst_Image_Generator/horizontalCounter/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.163ns logic, 0.095ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_5 (SLICE_X55Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/verticalCounter/count_4 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/verticalCounter/count_4 to Inst_Image_Generator/verticalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y104.AQ     Tcko                  0.141   Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_Image_Generator/verticalCounter/count_4
    SLICE_X55Y104.AX     net (fanout=14)       0.103   Inst_Image_Generator/verticalCounter/count<4>
    SLICE_X55Y104.CLK    Tckdi       (-Th)    -0.019   Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/verticalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.160ns logic, 0.103ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_2 (SLICE_X55Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/verticalCounter/count_1 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/verticalCounter/count_1 to Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y103.BQ     Tcko                  0.141   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/count_1
    SLICE_X55Y103.BX     net (fanout=6)        0.092   Inst_Image_Generator/verticalCounter/count<1>
    SLICE_X55Y103.CLK    Tckdi       (-Th)    -0.041   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
                                                       Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.182ns logic, 0.092ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB0/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB0/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X14Y85.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB0/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB0/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X14Y85.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.591|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10150 paths, 0 nets, and 571 connections

Design statistics:
   Minimum period:   5.591ns{1}   (Maximum frequency: 178.859MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 26 12:07:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 666 MB



