
echo20250614-5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bf8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08005d04  08005d04  00006d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f14  08005f14  000070b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f14  08005f14  00006f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f1c  08005f1c  000070b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f1c  08005f1c  00006f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f20  08005f20  00006f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08005f24  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200000b0  08005fd4  000070b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08005fd4  000073d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000070b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eeb4  00000000  00000000  000070d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ff  00000000  00000000  00015f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00018490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd1  00000000  00000000  000193a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019753  00000000  00000000  00019f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107be  00000000  00000000  000336c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009199e  00000000  00000000  00043e82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5820  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047a8  00000000  00000000  000d5864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000da00c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b0 	.word	0x200000b0
 8000128:	00000000 	.word	0x00000000
 800012c:	08005cec 	.word	0x08005cec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b4 	.word	0x200000b4
 8000148:	08005cec 	.word	0x08005cec

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_fmul>:
 800015c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000160:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000164:	bf1e      	ittt	ne
 8000166:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016a:	ea92 0f0c 	teqne	r2, ip
 800016e:	ea93 0f0c 	teqne	r3, ip
 8000172:	d06f      	beq.n	8000254 <__aeabi_fmul+0xf8>
 8000174:	441a      	add	r2, r3
 8000176:	ea80 0c01 	eor.w	ip, r0, r1
 800017a:	0240      	lsls	r0, r0, #9
 800017c:	bf18      	it	ne
 800017e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000182:	d01e      	beq.n	80001c2 <__aeabi_fmul+0x66>
 8000184:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000188:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800018c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000190:	fba0 3101 	umull	r3, r1, r0, r1
 8000194:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000198:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800019c:	bf3e      	ittt	cc
 800019e:	0049      	lslcc	r1, r1, #1
 80001a0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a4:	005b      	lslcc	r3, r3, #1
 80001a6:	ea40 0001 	orr.w	r0, r0, r1
 80001aa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001ae:	2afd      	cmp	r2, #253	@ 0xfd
 80001b0:	d81d      	bhi.n	80001ee <__aeabi_fmul+0x92>
 80001b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001b6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ba:	bf08      	it	eq
 80001bc:	f020 0001 	biceq.w	r0, r0, #1
 80001c0:	4770      	bx	lr
 80001c2:	f090 0f00 	teq	r0, #0
 80001c6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ca:	bf08      	it	eq
 80001cc:	0249      	lsleq	r1, r1, #9
 80001ce:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001d6:	3a7f      	subs	r2, #127	@ 0x7f
 80001d8:	bfc2      	ittt	gt
 80001da:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001de:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e2:	4770      	bxgt	lr
 80001e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001e8:	f04f 0300 	mov.w	r3, #0
 80001ec:	3a01      	subs	r2, #1
 80001ee:	dc5d      	bgt.n	80002ac <__aeabi_fmul+0x150>
 80001f0:	f112 0f19 	cmn.w	r2, #25
 80001f4:	bfdc      	itt	le
 80001f6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fa:	4770      	bxle	lr
 80001fc:	f1c2 0200 	rsb	r2, r2, #0
 8000200:	0041      	lsls	r1, r0, #1
 8000202:	fa21 f102 	lsr.w	r1, r1, r2
 8000206:	f1c2 0220 	rsb	r2, r2, #32
 800020a:	fa00 fc02 	lsl.w	ip, r0, r2
 800020e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000212:	f140 0000 	adc.w	r0, r0, #0
 8000216:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021a:	bf08      	it	eq
 800021c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000220:	4770      	bx	lr
 8000222:	f092 0f00 	teq	r2, #0
 8000226:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022a:	bf02      	ittt	eq
 800022c:	0040      	lsleq	r0, r0, #1
 800022e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000232:	3a01      	subeq	r2, #1
 8000234:	d0f9      	beq.n	800022a <__aeabi_fmul+0xce>
 8000236:	ea40 000c 	orr.w	r0, r0, ip
 800023a:	f093 0f00 	teq	r3, #0
 800023e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0049      	lsleq	r1, r1, #1
 8000246:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024a:	3b01      	subeq	r3, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xe6>
 800024e:	ea41 010c 	orr.w	r1, r1, ip
 8000252:	e78f      	b.n	8000174 <__aeabi_fmul+0x18>
 8000254:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000258:	ea92 0f0c 	teq	r2, ip
 800025c:	bf18      	it	ne
 800025e:	ea93 0f0c 	teqne	r3, ip
 8000262:	d00a      	beq.n	800027a <__aeabi_fmul+0x11e>
 8000264:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000268:	bf18      	it	ne
 800026a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800026e:	d1d8      	bne.n	8000222 <__aeabi_fmul+0xc6>
 8000270:	ea80 0001 	eor.w	r0, r0, r1
 8000274:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000278:	4770      	bx	lr
 800027a:	f090 0f00 	teq	r0, #0
 800027e:	bf17      	itett	ne
 8000280:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000284:	4608      	moveq	r0, r1
 8000286:	f091 0f00 	teqne	r1, #0
 800028a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800028e:	d014      	beq.n	80002ba <__aeabi_fmul+0x15e>
 8000290:	ea92 0f0c 	teq	r2, ip
 8000294:	d101      	bne.n	800029a <__aeabi_fmul+0x13e>
 8000296:	0242      	lsls	r2, r0, #9
 8000298:	d10f      	bne.n	80002ba <__aeabi_fmul+0x15e>
 800029a:	ea93 0f0c 	teq	r3, ip
 800029e:	d103      	bne.n	80002a8 <__aeabi_fmul+0x14c>
 80002a0:	024b      	lsls	r3, r1, #9
 80002a2:	bf18      	it	ne
 80002a4:	4608      	movne	r0, r1
 80002a6:	d108      	bne.n	80002ba <__aeabi_fmul+0x15e>
 80002a8:	ea80 0001 	eor.w	r0, r0, r1
 80002ac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b8:	4770      	bx	lr
 80002ba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002be:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c2:	4770      	bx	lr

080002c4 <__aeabi_frsub>:
 80002c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002c8:	e002      	b.n	80002d0 <__addsf3>
 80002ca:	bf00      	nop

080002cc <__aeabi_fsub>:
 80002cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002d0 <__addsf3>:
 80002d0:	0042      	lsls	r2, r0, #1
 80002d2:	bf1f      	itttt	ne
 80002d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002d8:	ea92 0f03 	teqne	r2, r3
 80002dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002e4:	d06a      	beq.n	80003bc <__addsf3+0xec>
 80002e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002ee:	bfc1      	itttt	gt
 80002f0:	18d2      	addgt	r2, r2, r3
 80002f2:	4041      	eorgt	r1, r0
 80002f4:	4048      	eorgt	r0, r1
 80002f6:	4041      	eorgt	r1, r0
 80002f8:	bfb8      	it	lt
 80002fa:	425b      	neglt	r3, r3
 80002fc:	2b19      	cmp	r3, #25
 80002fe:	bf88      	it	hi
 8000300:	4770      	bxhi	lr
 8000302:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000306:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800030a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4240      	negne	r0, r0
 8000312:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000316:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800031a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800031e:	bf18      	it	ne
 8000320:	4249      	negne	r1, r1
 8000322:	ea92 0f03 	teq	r2, r3
 8000326:	d03f      	beq.n	80003a8 <__addsf3+0xd8>
 8000328:	f1a2 0201 	sub.w	r2, r2, #1
 800032c:	fa41 fc03 	asr.w	ip, r1, r3
 8000330:	eb10 000c 	adds.w	r0, r0, ip
 8000334:	f1c3 0320 	rsb	r3, r3, #32
 8000338:	fa01 f103 	lsl.w	r1, r1, r3
 800033c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000340:	d502      	bpl.n	8000348 <__addsf3+0x78>
 8000342:	4249      	negs	r1, r1
 8000344:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000348:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800034c:	d313      	bcc.n	8000376 <__addsf3+0xa6>
 800034e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000352:	d306      	bcc.n	8000362 <__addsf3+0x92>
 8000354:	0840      	lsrs	r0, r0, #1
 8000356:	ea4f 0131 	mov.w	r1, r1, rrx
 800035a:	f102 0201 	add.w	r2, r2, #1
 800035e:	2afe      	cmp	r2, #254	@ 0xfe
 8000360:	d251      	bcs.n	8000406 <__addsf3+0x136>
 8000362:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000366:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800036a:	bf08      	it	eq
 800036c:	f020 0001 	biceq.w	r0, r0, #1
 8000370:	ea40 0003 	orr.w	r0, r0, r3
 8000374:	4770      	bx	lr
 8000376:	0049      	lsls	r1, r1, #1
 8000378:	eb40 0000 	adc.w	r0, r0, r0
 800037c:	3a01      	subs	r2, #1
 800037e:	bf28      	it	cs
 8000380:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000384:	d2ed      	bcs.n	8000362 <__addsf3+0x92>
 8000386:	fab0 fc80 	clz	ip, r0
 800038a:	f1ac 0c08 	sub.w	ip, ip, #8
 800038e:	ebb2 020c 	subs.w	r2, r2, ip
 8000392:	fa00 f00c 	lsl.w	r0, r0, ip
 8000396:	bfaa      	itet	ge
 8000398:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800039c:	4252      	neglt	r2, r2
 800039e:	4318      	orrge	r0, r3
 80003a0:	bfbc      	itt	lt
 80003a2:	40d0      	lsrlt	r0, r2
 80003a4:	4318      	orrlt	r0, r3
 80003a6:	4770      	bx	lr
 80003a8:	f092 0f00 	teq	r2, #0
 80003ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003b0:	bf06      	itte	eq
 80003b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003b6:	3201      	addeq	r2, #1
 80003b8:	3b01      	subne	r3, #1
 80003ba:	e7b5      	b.n	8000328 <__addsf3+0x58>
 80003bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003c4:	bf18      	it	ne
 80003c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ca:	d021      	beq.n	8000410 <__addsf3+0x140>
 80003cc:	ea92 0f03 	teq	r2, r3
 80003d0:	d004      	beq.n	80003dc <__addsf3+0x10c>
 80003d2:	f092 0f00 	teq	r2, #0
 80003d6:	bf08      	it	eq
 80003d8:	4608      	moveq	r0, r1
 80003da:	4770      	bx	lr
 80003dc:	ea90 0f01 	teq	r0, r1
 80003e0:	bf1c      	itt	ne
 80003e2:	2000      	movne	r0, #0
 80003e4:	4770      	bxne	lr
 80003e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003ea:	d104      	bne.n	80003f6 <__addsf3+0x126>
 80003ec:	0040      	lsls	r0, r0, #1
 80003ee:	bf28      	it	cs
 80003f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003f4:	4770      	bx	lr
 80003f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003fa:	bf3c      	itt	cc
 80003fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000400:	4770      	bxcc	lr
 8000402:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000406:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800040a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800040e:	4770      	bx	lr
 8000410:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000414:	bf16      	itet	ne
 8000416:	4608      	movne	r0, r1
 8000418:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800041c:	4601      	movne	r1, r0
 800041e:	0242      	lsls	r2, r0, #9
 8000420:	bf06      	itte	eq
 8000422:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000426:	ea90 0f01 	teqeq	r0, r1
 800042a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800042e:	4770      	bx	lr

08000430 <__aeabi_ui2f>:
 8000430:	f04f 0300 	mov.w	r3, #0
 8000434:	e004      	b.n	8000440 <__aeabi_i2f+0x8>
 8000436:	bf00      	nop

08000438 <__aeabi_i2f>:
 8000438:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	ea5f 0c00 	movs.w	ip, r0
 8000444:	bf08      	it	eq
 8000446:	4770      	bxeq	lr
 8000448:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800044c:	4601      	mov	r1, r0
 800044e:	f04f 0000 	mov.w	r0, #0
 8000452:	e01c      	b.n	800048e <__aeabi_l2f+0x2a>

08000454 <__aeabi_ul2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f04f 0300 	mov.w	r3, #0
 8000460:	e00a      	b.n	8000478 <__aeabi_l2f+0x14>
 8000462:	bf00      	nop

08000464 <__aeabi_l2f>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000470:	d502      	bpl.n	8000478 <__aeabi_l2f+0x14>
 8000472:	4240      	negs	r0, r0
 8000474:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000478:	ea5f 0c01 	movs.w	ip, r1
 800047c:	bf02      	ittt	eq
 800047e:	4684      	moveq	ip, r0
 8000480:	4601      	moveq	r1, r0
 8000482:	2000      	moveq	r0, #0
 8000484:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000488:	bf08      	it	eq
 800048a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800048e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000492:	fabc f28c 	clz	r2, ip
 8000496:	3a08      	subs	r2, #8
 8000498:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800049c:	db10      	blt.n	80004c0 <__aeabi_l2f+0x5c>
 800049e:	fa01 fc02 	lsl.w	ip, r1, r2
 80004a2:	4463      	add	r3, ip
 80004a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80004a8:	f1c2 0220 	rsb	r2, r2, #32
 80004ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004b0:	fa20 f202 	lsr.w	r2, r0, r2
 80004b4:	eb43 0002 	adc.w	r0, r3, r2
 80004b8:	bf08      	it	eq
 80004ba:	f020 0001 	biceq.w	r0, r0, #1
 80004be:	4770      	bx	lr
 80004c0:	f102 0220 	add.w	r2, r2, #32
 80004c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004c8:	f1c2 0220 	rsb	r2, r2, #32
 80004cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004d0:	fa21 f202 	lsr.w	r2, r1, r2
 80004d4:	eb43 0002 	adc.w	r0, r3, r2
 80004d8:	bf08      	it	eq
 80004da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004de:	4770      	bx	lr

080004e0 <__aeabi_f2uiz>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	d20e      	bcs.n	8000502 <__aeabi_f2uiz+0x22>
 80004e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80004e8:	d30b      	bcc.n	8000502 <__aeabi_f2uiz+0x22>
 80004ea:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80004ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004f2:	d409      	bmi.n	8000508 <__aeabi_f2uiz+0x28>
 80004f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80004fc:	fa23 f002 	lsr.w	r0, r3, r2
 8000500:	4770      	bx	lr
 8000502:	f04f 0000 	mov.w	r0, #0
 8000506:	4770      	bx	lr
 8000508:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800050c:	d101      	bne.n	8000512 <__aeabi_f2uiz+0x32>
 800050e:	0242      	lsls	r2, r0, #9
 8000510:	d102      	bne.n	8000518 <__aeabi_f2uiz+0x38>
 8000512:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000516:	4770      	bx	lr
 8000518:	f04f 0000 	mov.w	r0, #0
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//printf로 uart 출력
int __io_putchar(int ch) {
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 1000);
 8000528:	1d39      	adds	r1, r7, #4
 800052a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800052e:	2201      	movs	r2, #1
 8000530:	480a      	ldr	r0, [pc, #40]	@ (800055c <__io_putchar+0x3c>)
 8000532:	f003 fda5 	bl	8004080 <HAL_UART_Transmit>
    if (ch == '\n') {
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b0a      	cmp	r3, #10
 800053a:	d109      	bne.n	8000550 <__io_putchar+0x30>
        uint8_t cr = '\r';
 800053c:	230d      	movs	r3, #13
 800053e:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &cr, 1, 1000);
 8000540:	f107 010f 	add.w	r1, r7, #15
 8000544:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000548:	2201      	movs	r2, #1
 800054a:	4804      	ldr	r0, [pc, #16]	@ (800055c <__io_putchar+0x3c>)
 800054c:	f003 fd98 	bl	8004080 <HAL_UART_Transmit>
    }
    return ch;
 8000550:	687b      	ldr	r3, [r7, #4]
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	2000021c 	.word	0x2000021c

08000560 <HAL_UART_RxCpltCallback>:
//        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
//    }
//}
// ------------------- UART 콜백 -------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a1a      	ldr	r2, [pc, #104]	@ (80005d8 <HAL_UART_RxCpltCallback+0x78>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d12d      	bne.n	80005ce <HAL_UART_RxCpltCallback+0x6e>
    {

        if (rx_data == '\n' || rx_data == '\r')
 8000572:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <HAL_UART_RxCpltCallback+0x7c>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b0a      	cmp	r3, #10
 8000578:	d003      	beq.n	8000582 <HAL_UART_RxCpltCallback+0x22>
 800057a:	4b18      	ldr	r3, [pc, #96]	@ (80005dc <HAL_UART_RxCpltCallback+0x7c>)
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b0d      	cmp	r3, #13
 8000580:	d111      	bne.n	80005a6 <HAL_UART_RxCpltCallback+0x46>
        {
            rx_buffer[rx_index] = '\0';
 8000582:	4b17      	ldr	r3, [pc, #92]	@ (80005e0 <HAL_UART_RxCpltCallback+0x80>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	461a      	mov	r2, r3
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <HAL_UART_RxCpltCallback+0x84>)
 800058a:	2100      	movs	r1, #0
 800058c:	5499      	strb	r1, [r3, r2]

            parse_command((char*)rx_buffer);   // 파싱 전담 함수 호출
 800058e:	4815      	ldr	r0, [pc, #84]	@ (80005e4 <HAL_UART_RxCpltCallback+0x84>)
 8000590:	f000 f82c 	bl	80005ec <parse_command>
            rx_index = 0;
 8000594:	4b12      	ldr	r3, [pc, #72]	@ (80005e0 <HAL_UART_RxCpltCallback+0x80>)
 8000596:	2200      	movs	r2, #0
 8000598:	701a      	strb	r2, [r3, #0]
            memset(rx_buffer, 0, sizeof(rx_buffer));
 800059a:	2214      	movs	r2, #20
 800059c:	2100      	movs	r1, #0
 800059e:	4811      	ldr	r0, [pc, #68]	@ (80005e4 <HAL_UART_RxCpltCallback+0x84>)
 80005a0:	f004 fd42 	bl	8005028 <memset>
 80005a4:	e00e      	b.n	80005c4 <HAL_UART_RxCpltCallback+0x64>
        }
        else
        {
            if (rx_index < sizeof(rx_buffer) - 1)
 80005a6:	4b0e      	ldr	r3, [pc, #56]	@ (80005e0 <HAL_UART_RxCpltCallback+0x80>)
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b12      	cmp	r3, #18
 80005ac:	d80a      	bhi.n	80005c4 <HAL_UART_RxCpltCallback+0x64>
                rx_buffer[rx_index++] = rx_data;
 80005ae:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <HAL_UART_RxCpltCallback+0x80>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	1c5a      	adds	r2, r3, #1
 80005b4:	b2d1      	uxtb	r1, r2
 80005b6:	4a0a      	ldr	r2, [pc, #40]	@ (80005e0 <HAL_UART_RxCpltCallback+0x80>)
 80005b8:	7011      	strb	r1, [r2, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <HAL_UART_RxCpltCallback+0x7c>)
 80005be:	7819      	ldrb	r1, [r3, #0]
 80005c0:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <HAL_UART_RxCpltCallback+0x84>)
 80005c2:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80005c4:	2201      	movs	r2, #1
 80005c6:	4905      	ldr	r1, [pc, #20]	@ (80005dc <HAL_UART_RxCpltCallback+0x7c>)
 80005c8:	4807      	ldr	r0, [pc, #28]	@ (80005e8 <HAL_UART_RxCpltCallback+0x88>)
 80005ca:	f003 fde4 	bl	8004196 <HAL_UART_Receive_IT>
    }
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40004400 	.word	0x40004400
 80005dc:	20000279 	.word	0x20000279
 80005e0:	20000278 	.word	0x20000278
 80005e4:	20000264 	.word	0x20000264
 80005e8:	2000021c 	.word	0x2000021c

080005ec <parse_command>:
// ------------------- 명령 파싱 함수 -------------------
void parse_command(char *cmd)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    if (strlen(cmd) == 1)
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f7ff fda9 	bl	800014c <strlen>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d11f      	bne.n	8000640 <parse_command+0x54>
    {
        if (cmd[0] == 's')
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b73      	cmp	r3, #115	@ 0x73
 8000606:	d105      	bne.n	8000614 <parse_command+0x28>
        {
            Stop_Motor();
 8000608:	f000 f926 	bl	8000858 <Stop_Motor>
            printf("Stop command received\n");
 800060c:	482a      	ldr	r0, [pc, #168]	@ (80006b8 <parse_command+0xcc>)
 800060e:	f004 fd03 	bl	8005018 <puts>
 8000612:	e00e      	b.n	8000632 <parse_command+0x46>
        }
        else if (cmd[0] == 'e')
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b65      	cmp	r3, #101	@ 0x65
 800061a:	d106      	bne.n	800062a <parse_command+0x3e>
        {
            set_brake(true);
 800061c:	2001      	movs	r0, #1
 800061e:	f000 f92b 	bl	8000878 <set_brake>
            printf("Brake command received\n");
 8000622:	4826      	ldr	r0, [pc, #152]	@ (80006bc <parse_command+0xd0>)
 8000624:	f004 fcf8 	bl	8005018 <puts>
 8000628:	e003      	b.n	8000632 <parse_command+0x46>
        }
        else
        {
            printf("Unknown single command: %s\n", cmd);
 800062a:	6879      	ldr	r1, [r7, #4]
 800062c:	4824      	ldr	r0, [pc, #144]	@ (80006c0 <parse_command+0xd4>)
 800062e:	f004 fc8b 	bl	8004f48 <iprintf>
        }
        Encoder_Reset(&encoder1);
 8000632:	4824      	ldr	r0, [pc, #144]	@ (80006c4 <parse_command+0xd8>)
 8000634:	f000 f9cf 	bl	80009d6 <Encoder_Reset>
        Encoder_Reset(&encoder4);
 8000638:	4823      	ldr	r0, [pc, #140]	@ (80006c8 <parse_command+0xdc>)
 800063a:	f000 f9cc 	bl	80009d6 <Encoder_Reset>
    }
    else
    {
        printf("Unknown command format: %s\n", cmd);
    }
}
 800063e:	e036      	b.n	80006ae <parse_command+0xc2>
    else if (strlen(cmd) >= 5)
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff fd83 	bl	800014c <strlen>
 8000646:	4603      	mov	r3, r0
 8000648:	2b04      	cmp	r3, #4
 800064a:	d92c      	bls.n	80006a6 <parse_command+0xba>
        char motor = cmd[0];   // 'l' or 'r'
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	73fb      	strb	r3, [r7, #15]
        char dir   = cmd[2];   // 'f' or 'b'
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	789b      	ldrb	r3, [r3, #2]
 8000656:	73bb      	strb	r3, [r7, #14]
        int  speed = atoi(&cmd[4]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	3304      	adds	r3, #4
 800065c:	4618      	mov	r0, r3
 800065e:	f004 fb29 	bl	8004cb4 <atoi>
 8000662:	60b8      	str	r0, [r7, #8]
        if ((motor == 'l' || motor == 'r') &&
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	2b6c      	cmp	r3, #108	@ 0x6c
 8000668:	d002      	beq.n	8000670 <parse_command+0x84>
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	2b72      	cmp	r3, #114	@ 0x72
 800066e:	d115      	bne.n	800069c <parse_command+0xb0>
 8000670:	7bbb      	ldrb	r3, [r7, #14]
 8000672:	2b66      	cmp	r3, #102	@ 0x66
 8000674:	d002      	beq.n	800067c <parse_command+0x90>
            (dir == 'f' || dir == 'b') &&
 8000676:	7bbb      	ldrb	r3, [r7, #14]
 8000678:	2b62      	cmp	r3, #98	@ 0x62
 800067a:	d10f      	bne.n	800069c <parse_command+0xb0>
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	2b00      	cmp	r3, #0
 8000680:	db0c      	blt.n	800069c <parse_command+0xb0>
            (speed >= 0 && speed <= 9))
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	2b09      	cmp	r3, #9
 8000686:	dc09      	bgt.n	800069c <parse_command+0xb0>
            set_brake(false);
 8000688:	2000      	movs	r0, #0
 800068a:	f000 f8f5 	bl	8000878 <set_brake>
            execute_command(motor, dir, speed);
 800068e:	7bb9      	ldrb	r1, [r7, #14]
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	68ba      	ldr	r2, [r7, #8]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f81d 	bl	80006d4 <execute_command>
}
 800069a:	e008      	b.n	80006ae <parse_command+0xc2>
            printf("Invalid command: %s\n", cmd);
 800069c:	6879      	ldr	r1, [r7, #4]
 800069e:	480b      	ldr	r0, [pc, #44]	@ (80006cc <parse_command+0xe0>)
 80006a0:	f004 fc52 	bl	8004f48 <iprintf>
}
 80006a4:	e003      	b.n	80006ae <parse_command+0xc2>
        printf("Unknown command format: %s\n", cmd);
 80006a6:	6879      	ldr	r1, [r7, #4]
 80006a8:	4809      	ldr	r0, [pc, #36]	@ (80006d0 <parse_command+0xe4>)
 80006aa:	f004 fc4d 	bl	8004f48 <iprintf>
}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	08005d04 	.word	0x08005d04
 80006bc:	08005d1c 	.word	0x08005d1c
 80006c0:	08005d34 	.word	0x08005d34
 80006c4:	20000000 	.word	0x20000000
 80006c8:	20000008 	.word	0x20000008
 80006cc:	08005d50 	.word	0x08005d50
 80006d0:	08005d68 	.word	0x08005d68

080006d4 <execute_command>:
// ------------------- 명령 실행 함수 -------------------
void execute_command(char motor, char dir, int speed)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af02      	add	r7, sp, #8
 80006da:	4603      	mov	r3, r0
 80006dc:	603a      	str	r2, [r7, #0]
 80006de:	71fb      	strb	r3, [r7, #7]
 80006e0:	460b      	mov	r3, r1
 80006e2:	71bb      	strb	r3, [r7, #6]
    uint16_t duty = speed * PWM_DUTY_SCALE;
 80006e4:	6838      	ldr	r0, [r7, #0]
 80006e6:	f7ff fea7 	bl	8000438 <__aeabi_i2f>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4925      	ldr	r1, [pc, #148]	@ (8000784 <execute_command+0xb0>)
 80006ee:	4618      	mov	r0, r3
 80006f0:	f7ff fd34 	bl	800015c <__aeabi_fmul>
 80006f4:	4603      	mov	r3, r0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff fef2 	bl	80004e0 <__aeabi_f2uiz>
 80006fc:	4603      	mov	r3, r0
 80006fe:	81fb      	strh	r3, [r7, #14]

    if (motor == 'l')  // Left Motor
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	2b6c      	cmp	r3, #108	@ 0x6c
 8000704:	d117      	bne.n	8000736 <execute_command+0x62>
    {
        left_motor.target = duty;
 8000706:	4a20      	ldr	r2, [pc, #128]	@ (8000788 <execute_command+0xb4>)
 8000708:	89fb      	ldrh	r3, [r7, #14]
 800070a:	8113      	strh	r3, [r2, #8]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,
 800070c:	79bb      	ldrb	r3, [r7, #6]
 800070e:	2b66      	cmp	r3, #102	@ 0x66
 8000710:	bf14      	ite	ne
 8000712:	2301      	movne	r3, #1
 8000714:	2300      	moveq	r3, #0
 8000716:	b2db      	uxtb	r3, r3
 8000718:	461a      	mov	r2, r3
 800071a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800071e:	481b      	ldr	r0, [pc, #108]	@ (800078c <execute_command+0xb8>)
 8000720:	f001 fee4 	bl	80024ec <HAL_GPIO_WritePin>
                          (dir == 'f') ? GPIO_PIN_RESET : GPIO_PIN_SET);
        printf("%ld", Encoder_GetPosition(&encoder1));
 8000724:	481a      	ldr	r0, [pc, #104]	@ (8000790 <execute_command+0xbc>)
 8000726:	f000 f949 	bl	80009bc <Encoder_GetPosition>
 800072a:	4603      	mov	r3, r0
 800072c:	4619      	mov	r1, r3
 800072e:	4819      	ldr	r0, [pc, #100]	@ (8000794 <execute_command+0xc0>)
 8000730:	f004 fc0a 	bl	8004f48 <iprintf>
 8000734:	e019      	b.n	800076a <execute_command+0x96>
    }
    else if (motor == 'r') // Right Motor
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	2b72      	cmp	r3, #114	@ 0x72
 800073a:	d116      	bne.n	800076a <execute_command+0x96>
    {
        right_motor.target = duty;
 800073c:	4a16      	ldr	r2, [pc, #88]	@ (8000798 <execute_command+0xc4>)
 800073e:	89fb      	ldrh	r3, [r7, #14]
 8000740:	8113      	strh	r3, [r2, #8]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,
 8000742:	79bb      	ldrb	r3, [r7, #6]
 8000744:	2b66      	cmp	r3, #102	@ 0x66
 8000746:	bf14      	ite	ne
 8000748:	2301      	movne	r3, #1
 800074a:	2300      	moveq	r3, #0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	461a      	mov	r2, r3
 8000750:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <execute_command+0xb8>)
 8000756:	f001 fec9 	bl	80024ec <HAL_GPIO_WritePin>
                          (dir == 'f') ? GPIO_PIN_RESET : GPIO_PIN_SET);
        printf("%ld", Encoder_GetPosition(&encoder4));
 800075a:	4810      	ldr	r0, [pc, #64]	@ (800079c <execute_command+0xc8>)
 800075c:	f000 f92e 	bl	80009bc <Encoder_GetPosition>
 8000760:	4603      	mov	r3, r0
 8000762:	4619      	mov	r1, r3
 8000764:	480b      	ldr	r0, [pc, #44]	@ (8000794 <execute_command+0xc0>)
 8000766:	f004 fbef 	bl	8004f48 <iprintf>
    }

    printf("CMD -> Motor:%c Dir:%c Speed:%d (duty=%d)\n",
 800076a:	79f9      	ldrb	r1, [r7, #7]
 800076c:	79ba      	ldrb	r2, [r7, #6]
 800076e:	89fb      	ldrh	r3, [r7, #14]
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	480a      	ldr	r0, [pc, #40]	@ (80007a0 <execute_command+0xcc>)
 8000776:	f004 fbe7 	bl	8004f48 <iprintf>
           motor, dir, speed, duty);
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	409ccccd 	.word	0x409ccccd
 8000788:	20000010 	.word	0x20000010
 800078c:	40010c00 	.word	0x40010c00
 8000790:	20000000 	.word	0x20000000
 8000794:	08005d84 	.word	0x08005d84
 8000798:	2000002c 	.word	0x2000002c
 800079c:	20000008 	.word	0x20000008
 80007a0:	08005d88 	.word	0x08005d88

080007a4 <Transform_PWM>:


//점진적 모터 속도 제어
void Transform_PWM(){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	Motor_UpdatePWM(&left_motor);
 80007a8:	4803      	ldr	r0, [pc, #12]	@ (80007b8 <Transform_PWM+0x14>)
 80007aa:	f000 f809 	bl	80007c0 <Motor_UpdatePWM>
	Motor_UpdatePWM(&right_motor);
 80007ae:	4803      	ldr	r0, [pc, #12]	@ (80007bc <Transform_PWM+0x18>)
 80007b0:	f000 f806 	bl	80007c0 <Motor_UpdatePWM>
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20000010 	.word	0x20000010
 80007bc:	2000002c 	.word	0x2000002c

080007c0 <Motor_UpdatePWM>:

void Motor_UpdatePWM(Motor_t *motor) {
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
    if (motor->current < motor->target) motor->current++;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	895a      	ldrh	r2, [r3, #10]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	891b      	ldrh	r3, [r3, #8]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d206      	bcs.n	80007e2 <Motor_UpdatePWM+0x22>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	895b      	ldrh	r3, [r3, #10]
 80007d8:	3301      	adds	r3, #1
 80007da:	b29a      	uxth	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	815a      	strh	r2, [r3, #10]
 80007e0:	e00b      	b.n	80007fa <Motor_UpdatePWM+0x3a>
    else if (motor->current > motor->target) motor->current--;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	895a      	ldrh	r2, [r3, #10]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	891b      	ldrh	r3, [r3, #8]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d905      	bls.n	80007fa <Motor_UpdatePWM+0x3a>
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	895b      	ldrh	r3, [r3, #10]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	815a      	strh	r2, [r3, #10]
    __HAL_TIM_SET_COMPARE(motor->htim, motor->channel, motor->current);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d106      	bne.n	8000810 <Motor_UpdatePWM+0x50>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	895a      	ldrh	r2, [r3, #10]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800080e:	e01e      	b.n	800084e <Motor_UpdatePWM+0x8e>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->channel, motor->current);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	2b04      	cmp	r3, #4
 8000816:	d107      	bne.n	8000828 <Motor_UpdatePWM+0x68>
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	8959      	ldrh	r1, [r3, #10]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	460b      	mov	r3, r1
 8000824:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000826:	e012      	b.n	800084e <Motor_UpdatePWM+0x8e>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->channel, motor->current);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	2b08      	cmp	r3, #8
 800082e:	d107      	bne.n	8000840 <Motor_UpdatePWM+0x80>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	8959      	ldrh	r1, [r3, #10]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	460b      	mov	r3, r1
 800083c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800083e:	e006      	b.n	800084e <Motor_UpdatePWM+0x8e>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->channel, motor->current);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	8959      	ldrh	r1, [r3, #10]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	460b      	mov	r3, r1
 800084c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <Stop_Motor>:

//점진적 모터 정지
void Stop_Motor(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  // 양쪽 모터의 PWM을 0으로 설정하여 정지
	left_motor.target  = 0;
 800085c:	4b04      	ldr	r3, [pc, #16]	@ (8000870 <Stop_Motor+0x18>)
 800085e:	2200      	movs	r2, #0
 8000860:	811a      	strh	r2, [r3, #8]
	right_motor.target = 0;
 8000862:	4b04      	ldr	r3, [pc, #16]	@ (8000874 <Stop_Motor+0x1c>)
 8000864:	2200      	movs	r2, #0
 8000866:	811a      	strh	r2, [r3, #8]

  // 필요 시 후속 처리 (예: 방향핀 LOW, 브레이크)
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr
 8000870:	20000010 	.word	0x20000010
 8000874:	2000002c 	.word	0x2000002c

08000878 <set_brake>:
//모터드라이버 브레이크
void set_brake(bool on) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
    if(on) {
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d016      	beq.n	80008b6 <set_brake+0x3e>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000888:	2201      	movs	r2, #1
 800088a:	2102      	movs	r1, #2
 800088c:	4811      	ldr	r0, [pc, #68]	@ (80008d4 <set_brake+0x5c>)
 800088e:	f001 fe2d 	bl	80024ec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000892:	2201      	movs	r2, #1
 8000894:	2104      	movs	r1, #4
 8000896:	480f      	ldr	r0, [pc, #60]	@ (80008d4 <set_brake+0x5c>)
 8000898:	f001 fe28 	bl	80024ec <HAL_GPIO_WritePin>
    	left_motor.target = 0;
 800089c:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <set_brake+0x60>)
 800089e:	2200      	movs	r2, #0
 80008a0:	811a      	strh	r2, [r3, #8]
    	right_motor.target = 0;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <set_brake+0x64>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	811a      	strh	r2, [r3, #8]
    	left_motor.current = 0;
 80008a8:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <set_brake+0x60>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	815a      	strh	r2, [r3, #10]
    	right_motor.current = 0;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <set_brake+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	815a      	strh	r2, [r3, #10]
    }
    else {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
    }
}
 80008b4:	e009      	b.n	80008ca <set_brake+0x52>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2102      	movs	r1, #2
 80008ba:	4806      	ldr	r0, [pc, #24]	@ (80008d4 <set_brake+0x5c>)
 80008bc:	f001 fe16 	bl	80024ec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2104      	movs	r1, #4
 80008c4:	4803      	ldr	r0, [pc, #12]	@ (80008d4 <set_brake+0x5c>)
 80008c6:	f001 fe11 	bl	80024ec <HAL_GPIO_WritePin>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40010c00 	.word	0x40010c00
 80008d8:	20000010 	.word	0x20000010
 80008dc:	2000002c 	.word	0x2000002c

080008e0 <HAL_ADC_ConvCpltCallback>:

//적외선 센서 감지 인터럽트
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_ADC_ConvCpltCallback+0x30>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d109      	bne.n	8000906 <HAL_ADC_ConvCpltCallback+0x26>
    {
        uint32_t adc_value = HAL_ADC_GetValue(hadc);
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f001 f846 	bl	8001984 <HAL_ADC_GetValue>
 80008f8:	60f8      	str	r0, [r7, #12]
        if(adc_value < IR_THRESHOLD){
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000900:	d201      	bcs.n	8000906 <HAL_ADC_ConvCpltCallback+0x26>
        	Stop_Motor();
 8000902:	f7ff ffa9 	bl	8000858 <Stop_Motor>
        }
    }
}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40012400 	.word	0x40012400

08000914 <TIM4_IRQHandler>:

// TIM4,1 인터럽트 핸들러
void TIM4_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim4);
 8000918:	4802      	ldr	r0, [pc, #8]	@ (8000924 <TIM4_IRQHandler+0x10>)
 800091a:	f002 fda3 	bl	8003464 <HAL_TIM_IRQHandler>
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200001d4 	.word	0x200001d4

08000928 <HAL_TIM_PeriodElapsedCallback>:
    HAL_TIM_IRQHandler(&htim1);
}

// HAL 콜백 함수 (Update Event 등 처리)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)  // TIM3 = 1ms 주기 타이머
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a1c      	ldr	r2, [pc, #112]	@ (80009a8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d102      	bne.n	8000940 <HAL_TIM_PeriodElapsedCallback+0x18>
		{
	        Transform_PWM();   // 모터 점진 제어
 800093a:	f7ff ff33 	bl	80007a4 <Transform_PWM>
 800093e:	e030      	b.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0x7a>
	}else if(htim->Instance == TIM1 || htim->Instance == TIM4){
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a19      	ldr	r2, [pc, #100]	@ (80009ac <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d004      	beq.n	8000954 <HAL_TIM_PeriodElapsedCallback+0x2c>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a18      	ldr	r2, [pc, #96]	@ (80009b0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d126      	bne.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0x7a>
    volatile int32_t *encoder_total = NULL;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]

    if(htim->Instance == TIM1) encoder_total = &encoder1.total;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a13      	ldr	r2, [pc, #76]	@ (80009ac <HAL_TIM_PeriodElapsedCallback+0x84>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d102      	bne.n	8000968 <HAL_TIM_PeriodElapsedCallback+0x40>
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	e006      	b.n	8000976 <HAL_TIM_PeriodElapsedCallback+0x4e>
    else if(htim->Instance == TIM4) encoder_total = &encoder4.total;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a10      	ldr	r2, [pc, #64]	@ (80009b0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d116      	bne.n	80009a0 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000974:	60fb      	str	r3, [r7, #12]
    else return;

    if(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) *encoder_total -= 0x10000;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f003 0310 	and.w	r3, r3, #16
 8000980:	2b10      	cmp	r3, #16
 8000982:	d106      	bne.n	8000992 <HAL_TIM_PeriodElapsedCallback+0x6a>
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	e007      	b.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0x7a>
    else *encoder_total += 0x10000;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e000      	b.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0x7a>
    else return;
 80009a0:	bf00      	nop
	}
}
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40000400 	.word	0x40000400
 80009ac:	40012c00 	.word	0x40012c00
 80009b0:	40000800 	.word	0x40000800
 80009b4:	20000004 	.word	0x20000004
 80009b8:	2000000c 	.word	0x2000000c

080009bc <Encoder_GetPosition>:

//엔코더 값 가져오기
int32_t Encoder_GetPosition(Encoder_t *encoder)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    return (int32_t)__HAL_TIM_GET_COUNTER(encoder->htim);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bc80      	pop	{r7}
 80009d4:	4770      	bx	lr

080009d6 <Encoder_Reset>:

// 카운터 값 리셋
void Encoder_Reset(Encoder_t *encoder)
{
 80009d6:	b480      	push	{r7}
 80009d8:	b083      	sub	sp, #12
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(encoder->htim, 0);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2200      	movs	r2, #0
 80009e6:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder->total = 0;  // 누적값도 같이 리셋해주면 안전함
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2200      	movs	r2, #0
 80009ec:	605a      	str	r2, [r3, #4]
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bc80      	pop	{r7}
 80009f6:	4770      	bx	lr

080009f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009fc:	f000 fdae 	bl	800155c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a00:	f000 f846 	bl	8000a90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a04:	f000 fa64 	bl	8000ed0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a08:	f000 fa38 	bl	8000e7c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a0c:	f000 f932 	bl	8000c74 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000a10:	f000 f89a 	bl	8000b48 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000a14:	f000 f990 	bl	8000d38 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a18:	f000 f9dc 	bl	8000dd4 <MX_TIM4_Init>
  MX_TIM1_Init();
 8000a1c:	f000 f8d2 	bl	8000bc4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // 왼쪽, 오른쪽 모터 PWM 채널 시작
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);  // Left Motor PWM
 8000a20:	2100      	movs	r1, #0
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <main+0x7c>)
 8000a24:	f002 fb4c 	bl	80030c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);  // Right Motor PWM
 8000a28:	2104      	movs	r1, #4
 8000a2a:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <main+0x7c>)
 8000a2c:	f002 fb48 	bl	80030c0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000a30:	213c      	movs	r1, #60	@ 0x3c
 8000a32:	4811      	ldr	r0, [pc, #68]	@ (8000a78 <main+0x80>)
 8000a34:	f002 fc88 	bl	8003348 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000a38:	213c      	movs	r1, #60	@ 0x3c
 8000a3a:	4810      	ldr	r0, [pc, #64]	@ (8000a7c <main+0x84>)
 8000a3c:	f002 fc84 	bl	8003348 <HAL_TIM_Encoder_Start>

  // UART 수신 인터럽트 시작 (1바이트씩 수신)
  HAL_UART_Receive_IT(&huart2, &rx_data, 1); // UART Receive 1 byte
 8000a40:	2201      	movs	r2, #1
 8000a42:	490f      	ldr	r1, [pc, #60]	@ (8000a80 <main+0x88>)
 8000a44:	480f      	ldr	r0, [pc, #60]	@ (8000a84 <main+0x8c>)
 8000a46:	f003 fba6 	bl	8004196 <HAL_UART_Receive_IT>
  HAL_ADC_Start_IT(&hadc1);
 8000a4a:	480f      	ldr	r0, [pc, #60]	@ (8000a88 <main+0x90>)
 8000a4c:	f000 fee4 	bl	8001818 <HAL_ADC_Start_IT>
  // TIM3 시작 필요
  HAL_TIM_Base_Start(&htim3);
 8000a50:	480e      	ldr	r0, [pc, #56]	@ (8000a8c <main+0x94>)
 8000a52:	f002 fa9b 	bl	8002f8c <HAL_TIM_Base_Start>

  // 엔코더 입력을 위한 타이머 입력 캡처 시작

  // 초기 PWM 값을 0으로 설정
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <main+0x7c>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000a5e:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <main+0x7c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2200      	movs	r2, #0
 8000a64:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
	  Transform_PWM();
 8000a66:	f7ff fe9d 	bl	80007a4 <Transform_PWM>
	  HAL_Delay(50);
 8000a6a:	2032      	movs	r0, #50	@ 0x32
 8000a6c:	f000 fdd8 	bl	8001620 <HAL_Delay>
	  Transform_PWM();
 8000a70:	bf00      	nop
 8000a72:	e7f8      	b.n	8000a66 <main+0x6e>
 8000a74:	20000144 	.word	0x20000144
 8000a78:	200000fc 	.word	0x200000fc
 8000a7c:	200001d4 	.word	0x200001d4
 8000a80:	20000279 	.word	0x20000279
 8000a84:	2000021c 	.word	0x2000021c
 8000a88:	200000cc 	.word	0x200000cc
 8000a8c:	2000018c 	.word	0x2000018c

08000a90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b094      	sub	sp, #80	@ 0x50
 8000a94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a9a:	2228      	movs	r2, #40	@ 0x28
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f004 fac2 	bl	8005028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ac4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ad6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ada:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000adc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 fd3a 	bl	8002560 <HAL_RCC_OscConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000af2:	f000 fa73 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af6:	230f      	movs	r3, #15
 8000af8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000afa:	2302      	movs	r3, #2
 8000afc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	2102      	movs	r1, #2
 8000b12:	4618      	mov	r0, r3
 8000b14:	f001 ffa6 	bl	8002a64 <HAL_RCC_ClockConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b1e:	f000 fa5d 	bl	8000fdc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b22:	2302      	movs	r3, #2
 8000b24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b2a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f002 f926 	bl	8002d80 <HAL_RCCEx_PeriphCLKConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000b3a:	f000 fa4f 	bl	8000fdc <Error_Handler>
  }
}
 8000b3e:	bf00      	nop
 8000b40:	3750      	adds	r7, #80	@ 0x50
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
	...

08000b48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b5a:	4a19      	ldr	r2, [pc, #100]	@ (8000bc0 <MX_ADC1_Init+0x78>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b72:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b78:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b84:	480d      	ldr	r0, [pc, #52]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000b86:	f000 fd6f 	bl	8001668 <HAL_ADC_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b90:	f000 fa24 	bl	8000fdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000b94:	2306      	movs	r3, #6
 8000b96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000b9c:	2307      	movs	r3, #7
 8000b9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_ADC1_Init+0x74>)
 8000ba6:	f000 ffc1 	bl	8001b2c <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bb0:	f000 fa14 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	200000cc 	.word	0x200000cc
 8000bc0:	40012400 	.word	0x40012400

08000bc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	@ 0x30
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	2224      	movs	r2, #36	@ 0x24
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f004 fa28 	bl	8005028 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000be0:	4b22      	ldr	r3, [pc, #136]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000be2:	4a23      	ldr	r2, [pc, #140]	@ (8000c70 <MX_TIM1_Init+0xac>)
 8000be4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000be6:	4b21      	ldr	r3, [pc, #132]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bec:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000bf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bf8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c00:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c06:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c14:	2301      	movs	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c24:	2301      	movs	r3, #1
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4619      	mov	r1, r3
 8000c36:	480d      	ldr	r0, [pc, #52]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000c38:	f002 fae4 	bl	8003204 <HAL_TIM_Encoder_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000c42:	f000 f9cb 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	4619      	mov	r1, r3
 8000c52:	4806      	ldr	r0, [pc, #24]	@ (8000c6c <MX_TIM1_Init+0xa8>)
 8000c54:	f003 f954 	bl	8003f00 <HAL_TIMEx_MasterConfigSynchronization>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000c5e:	f000 f9bd 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	3730      	adds	r7, #48	@ 0x30
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200000fc 	.word	0x200000fc
 8000c70:	40012c00 	.word	0x40012c00

08000c74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08a      	sub	sp, #40	@ 0x28
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c7a:	f107 0320 	add.w	r3, r7, #32
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
 8000c90:	611a      	str	r2, [r3, #16]
 8000c92:	615a      	str	r2, [r3, #20]
 8000c94:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c96:	4b27      	ldr	r3, [pc, #156]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000c98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000c9e:	4b25      	ldr	r3, [pc, #148]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000ca0:	2247      	movs	r2, #71	@ 0x47
 8000ca2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca4:	4b23      	ldr	r3, [pc, #140]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8000caa:	4b22      	ldr	r3, [pc, #136]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000cac:	2231      	movs	r2, #49	@ 0x31
 8000cae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb0:	4b20      	ldr	r3, [pc, #128]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cbc:	481d      	ldr	r0, [pc, #116]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000cbe:	f002 f9af 	bl	8003020 <HAL_TIM_PWM_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000cc8:	f000 f988 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cd4:	f107 0320 	add.w	r3, r7, #32
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4816      	ldr	r0, [pc, #88]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000cdc:	f003 f910 	bl	8003f00 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000ce6:	f000 f979 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cea:	2360      	movs	r3, #96	@ 0x60
 8000cec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4619      	mov	r1, r3
 8000d00:	480c      	ldr	r0, [pc, #48]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000d02:	f002 fc9f 	bl	8003644 <HAL_TIM_PWM_ConfigChannel>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000d0c:	f000 f966 	bl	8000fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2204      	movs	r2, #4
 8000d14:	4619      	mov	r1, r3
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000d18:	f002 fc94 	bl	8003644 <HAL_TIM_PWM_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d22:	f000 f95b 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d26:	4803      	ldr	r0, [pc, #12]	@ (8000d34 <MX_TIM2_Init+0xc0>)
 8000d28:	f000 fa84 	bl	8001234 <HAL_TIM_MspPostInit>

}
 8000d2c:	bf00      	nop
 8000d2e:	3728      	adds	r7, #40	@ 0x28
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000144 	.word	0x20000144

08000d38 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d3e:	f107 0308 	add.w	r3, r7, #8
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d54:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d56:	4a1e      	ldr	r2, [pc, #120]	@ (8000dd0 <MX_TIM3_Init+0x98>)
 8000d58:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d60:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d66:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d6e:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d74:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d7a:	4814      	ldr	r0, [pc, #80]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d7c:	f002 f8b6 	bl	8002eec <HAL_TIM_Base_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000d86:	f000 f929 	bl	8000fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d90:	f107 0308 	add.w	r3, r7, #8
 8000d94:	4619      	mov	r1, r3
 8000d96:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000d98:	f002 fd16 	bl	80037c8 <HAL_TIM_ConfigClockSource>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000da2:	f000 f91b 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da6:	2300      	movs	r3, #0
 8000da8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dae:	463b      	mov	r3, r7
 8000db0:	4619      	mov	r1, r3
 8000db2:	4806      	ldr	r0, [pc, #24]	@ (8000dcc <MX_TIM3_Init+0x94>)
 8000db4:	f003 f8a4 	bl	8003f00 <HAL_TIMEx_MasterConfigSynchronization>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000dbe:	f000 f90d 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000018c 	.word	0x2000018c
 8000dd0:	40000400 	.word	0x40000400

08000dd4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	@ 0x30
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	2224      	movs	r2, #36	@ 0x24
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f004 f920 	bl	8005028 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000df0:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000df2:	4a21      	ldr	r2, [pc, #132]	@ (8000e78 <MX_TIM4_Init+0xa4>)
 8000df4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000df6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000e02:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000e04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e08:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000e3a:	f107 030c 	add.w	r3, r7, #12
 8000e3e:	4619      	mov	r1, r3
 8000e40:	480c      	ldr	r0, [pc, #48]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000e42:	f002 f9df 	bl	8003204 <HAL_TIM_Encoder_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000e4c:	f000 f8c6 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <MX_TIM4_Init+0xa0>)
 8000e5e:	f003 f84f 	bl	8003f00 <HAL_TIMEx_MasterConfigSynchronization>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000e68:	f000 f8b8 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	3730      	adds	r7, #48	@ 0x30
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200001d4 	.word	0x200001d4
 8000e78:	40000800 	.word	0x40000800

08000e7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e82:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <MX_USART2_UART_Init+0x50>)
 8000e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea6:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb2:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eb4:	f003 f894 	bl	8003fe0 <HAL_UART_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ebe:	f000 f88d 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000021c 	.word	0x2000021c
 8000ecc:	40004400 	.word	0x40004400

08000ed0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee4:	4b38      	ldr	r3, [pc, #224]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a37      	ldr	r2, [pc, #220]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000eea:	f043 0310 	orr.w	r3, r3, #16
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b35      	ldr	r3, [pc, #212]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0310 	and.w	r3, r3, #16
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000efc:	4b32      	ldr	r3, [pc, #200]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	4a31      	ldr	r2, [pc, #196]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f02:	f043 0320 	orr.w	r3, r3, #32
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f003 0320 	and.w	r3, r3, #32
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b29      	ldr	r3, [pc, #164]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4b26      	ldr	r3, [pc, #152]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a25      	ldr	r2, [pc, #148]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f32:	f043 0308 	orr.w	r3, r3, #8
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <MX_GPIO_Init+0xf8>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f003 0308 	and.w	r3, r3, #8
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2130      	movs	r1, #48	@ 0x30
 8000f48:	4820      	ldr	r0, [pc, #128]	@ (8000fcc <MX_GPIO_Init+0xfc>)
 8000f4a:	f001 facf 	bl	80024ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|moter_right_dir_Pin|moter_left_dir_Pin
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f643 4106 	movw	r1, #15366	@ 0x3c06
 8000f54:	481e      	ldr	r0, [pc, #120]	@ (8000fd0 <MX_GPIO_Init+0x100>)
 8000f56:	f001 fac9 	bl	80024ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <MX_GPIO_Init+0x104>)
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f68:	f107 0310 	add.w	r3, r7, #16
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	481a      	ldr	r0, [pc, #104]	@ (8000fd8 <MX_GPIO_Init+0x108>)
 8000f70:	f001 f938 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8000f74:	2330      	movs	r3, #48	@ 0x30
 8000f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	f107 0310 	add.w	r3, r7, #16
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4810      	ldr	r0, [pc, #64]	@ (8000fcc <MX_GPIO_Init+0xfc>)
 8000f8c:	f001 f92a 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 moter_right_dir_Pin moter_left_dir_Pin
                           PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|moter_right_dir_Pin|moter_left_dir_Pin
 8000f90:	f643 4306 	movw	r3, #15366	@ 0x3c06
 8000f94:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f96:	2301      	movs	r3, #1
 8000f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa2:	f107 0310 	add.w	r3, r7, #16
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <MX_GPIO_Init+0x100>)
 8000faa:	f001 f91b 	bl	80021e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2028      	movs	r0, #40	@ 0x28
 8000fb4:	f001 f82d 	bl	8002012 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fb8:	2028      	movs	r0, #40	@ 0x28
 8000fba:	f001 f846 	bl	800204a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fbe:	bf00      	nop
 8000fc0:	3720      	adds	r7, #32
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010800 	.word	0x40010800
 8000fd0:	40010c00 	.word	0x40010c00
 8000fd4:	10110000 	.word	0x10110000
 8000fd8:	40011000 	.word	0x40011000

08000fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <Error_Handler+0x8>

08000fe8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fee:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <HAL_MspInit+0x5c>)
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	4a14      	ldr	r2, [pc, #80]	@ (8001044 <HAL_MspInit+0x5c>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6193      	str	r3, [r2, #24]
 8000ffa:	4b12      	ldr	r3, [pc, #72]	@ (8001044 <HAL_MspInit+0x5c>)
 8000ffc:	699b      	ldr	r3, [r3, #24]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001006:	4b0f      	ldr	r3, [pc, #60]	@ (8001044 <HAL_MspInit+0x5c>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	4a0e      	ldr	r2, [pc, #56]	@ (8001044 <HAL_MspInit+0x5c>)
 800100c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001010:	61d3      	str	r3, [r2, #28]
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <HAL_MspInit+0x5c>)
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <HAL_MspInit+0x60>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <HAL_MspInit+0x60>)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103a:	bf00      	nop
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	40021000 	.word	0x40021000
 8001048:	40010000 	.word	0x40010000

0800104c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a18      	ldr	r2, [pc, #96]	@ (80010c8 <HAL_ADC_MspInit+0x7c>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d129      	bne.n	80010c0 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800106c:	4b17      	ldr	r3, [pc, #92]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a16      	ldr	r2, [pc, #88]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 8001072:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 800108a:	f043 0304 	orr.w	r3, r3, #4
 800108e:	6193      	str	r3, [r2, #24]
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <HAL_ADC_MspInit+0x80>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800109c:	2340      	movs	r3, #64	@ 0x40
 800109e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a0:	2303      	movs	r3, #3
 80010a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	4619      	mov	r1, r3
 80010aa:	4809      	ldr	r0, [pc, #36]	@ (80010d0 <HAL_ADC_MspInit+0x84>)
 80010ac:	f001 f89a 	bl	80021e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2100      	movs	r1, #0
 80010b4:	2012      	movs	r0, #18
 80010b6:	f000 ffac 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80010ba:	2012      	movs	r0, #18
 80010bc:	f000 ffc5 	bl	800204a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40012400 	.word	0x40012400
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010800 	.word	0x40010800

080010d4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a2b      	ldr	r2, [pc, #172]	@ (800119c <HAL_TIM_Encoder_MspInit+0xc8>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d125      	bne.n	8001140 <HAL_TIM_Encoder_MspInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010f4:	4b2a      	ldr	r3, [pc, #168]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a29      	ldr	r2, [pc, #164]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 80010fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110c:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = left_encoder_A_Pin|left_encoder_B_Pin;
 8001124:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 0318 	add.w	r3, r7, #24
 8001136:	4619      	mov	r1, r3
 8001138:	481a      	ldr	r0, [pc, #104]	@ (80011a4 <HAL_TIM_Encoder_MspInit+0xd0>)
 800113a:	f001 f853 	bl	80021e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800113e:	e028      	b.n	8001192 <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM4)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d123      	bne.n	8001192 <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800114a:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	4a14      	ldr	r2, [pc, #80]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	61d3      	str	r3, [r2, #28]
 8001156:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	4a0e      	ldr	r2, [pc, #56]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001168:	f043 0308 	orr.w	r3, r3, #8
 800116c:	6193      	str	r3, [r2, #24]
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	f003 0308 	and.w	r3, r3, #8
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = right_encoder_A_Pin|right_encoder_B_Pin;
 800117a:	23c0      	movs	r3, #192	@ 0xc0
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 0318 	add.w	r3, r7, #24
 800118a:	4619      	mov	r1, r3
 800118c:	4807      	ldr	r0, [pc, #28]	@ (80011ac <HAL_TIM_Encoder_MspInit+0xd8>)
 800118e:	f001 f829 	bl	80021e4 <HAL_GPIO_Init>
}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	@ 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40012c00 	.word	0x40012c00
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40010800 	.word	0x40010800
 80011a8:	40000800 	.word	0x40000800
 80011ac:	40010c00 	.word	0x40010c00

080011b0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c0:	d113      	bne.n	80011ea <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <HAL_TIM_PWM_MspInit+0x44>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4a0b      	ldr	r2, [pc, #44]	@ (80011f4 <HAL_TIM_PWM_MspInit+0x44>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	61d3      	str	r3, [r2, #28]
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <HAL_TIM_PWM_MspInit+0x44>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	201c      	movs	r0, #28
 80011e0:	f000 ff17 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011e4:	201c      	movs	r0, #28
 80011e6:	f000 ff30 	bl	800204a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000

080011f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a09      	ldr	r2, [pc, #36]	@ (800122c <HAL_TIM_Base_MspInit+0x34>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d10b      	bne.n	8001222 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <HAL_TIM_Base_MspInit+0x38>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <HAL_TIM_Base_MspInit+0x38>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	61d3      	str	r3, [r2, #28]
 8001216:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_TIM_Base_MspInit+0x38>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	40000400 	.word	0x40000400
 8001230:	40021000 	.word	0x40021000

08001234 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0310 	add.w	r3, r7, #16
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001252:	d117      	bne.n	8001284 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <HAL_TIM_MspPostInit+0x58>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a0c      	ldr	r2, [pc, #48]	@ (800128c <HAL_TIM_MspPostInit+0x58>)
 800125a:	f043 0304 	orr.w	r3, r3, #4
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <HAL_TIM_MspPostInit+0x58>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = moter_left_Pin|moter_right_Pin;
 800126c:	2303      	movs	r3, #3
 800126e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2302      	movs	r3, #2
 8001276:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4804      	ldr	r0, [pc, #16]	@ (8001290 <HAL_TIM_MspPostInit+0x5c>)
 8001280:	f000 ffb0 	bl	80021e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	40010800 	.word	0x40010800

08001294 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b088      	sub	sp, #32
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	f107 0310 	add.w	r3, r7, #16
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a19      	ldr	r2, [pc, #100]	@ (8001314 <HAL_UART_MspInit+0x80>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d12b      	bne.n	800130c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012b4:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	4a17      	ldr	r2, [pc, #92]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012be:	61d3      	str	r3, [r2, #28]
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4a11      	ldr	r2, [pc, #68]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012d2:	f043 0304 	orr.w	r3, r3, #4
 80012d6:	6193      	str	r3, [r2, #24]
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <HAL_UART_MspInit+0x84>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	60bb      	str	r3, [r7, #8]
 80012e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012e4:	230c      	movs	r3, #12
 80012e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e8:	2302      	movs	r3, #2
 80012ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2302      	movs	r3, #2
 80012ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	4809      	ldr	r0, [pc, #36]	@ (800131c <HAL_UART_MspInit+0x88>)
 80012f8:	f000 ff74 	bl	80021e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2100      	movs	r1, #0
 8001300:	2026      	movs	r0, #38	@ 0x26
 8001302:	f000 fe86 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001306:	2026      	movs	r0, #38	@ 0x26
 8001308:	f000 fe9f 	bl	800204a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800130c:	bf00      	nop
 800130e:	3720      	adds	r7, #32
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40004400 	.word	0x40004400
 8001318:	40021000 	.word	0x40021000
 800131c:	40010800 	.word	0x40010800

08001320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <NMI_Handler+0x4>

08001328 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <MemManage_Handler+0x4>

08001338 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <BusFault_Handler+0x4>

08001340 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <UsageFault_Handler+0x4>

08001348 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 f93a 	bl	80015e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800137c:	4802      	ldr	r0, [pc, #8]	@ (8001388 <ADC1_2_IRQHandler+0x10>)
 800137e:	f000 fb0d 	bl	800199c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200000cc 	.word	0x200000cc

0800138c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001390:	4802      	ldr	r0, [pc, #8]	@ (800139c <TIM2_IRQHandler+0x10>)
 8001392:	f002 f867 	bl	8003464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000144 	.word	0x20000144

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f002 ff1b 	bl	80041e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000021c 	.word	0x2000021c

080013b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013b8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013bc:	f001 f8ae 	bl	800251c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	e00a      	b.n	80013ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013d6:	f3af 8000 	nop.w
 80013da:	4601      	mov	r1, r0
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	1c5a      	adds	r2, r3, #1
 80013e0:	60ba      	str	r2, [r7, #8]
 80013e2:	b2ca      	uxtb	r2, r1
 80013e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3301      	adds	r3, #1
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dbf0      	blt.n	80013d6 <_read+0x12>
  }

  return len;
 80013f4:	687b      	ldr	r3, [r7, #4]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b086      	sub	sp, #24
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	e009      	b.n	8001424 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	60ba      	str	r2, [r7, #8]
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f881 	bl	8000520 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	3301      	adds	r3, #1
 8001422:	617b      	str	r3, [r7, #20]
 8001424:	697a      	ldr	r2, [r7, #20]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	429a      	cmp	r2, r3
 800142a:	dbf1      	blt.n	8001410 <_write+0x12>
  }
  return len;
 800142c:	687b      	ldr	r3, [r7, #4]
}
 800142e:	4618      	mov	r0, r3
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <_close>:

int _close(int file)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800143e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800145c:	605a      	str	r2, [r3, #4]
  return 0;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <_isatty>:

int _isatty(int file)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001472:	2301      	movs	r3, #1
}
 8001474:	4618      	mov	r0, r3
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr

0800147e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800147e:	b480      	push	{r7}
 8001480:	b085      	sub	sp, #20
 8001482:	af00      	add	r7, sp, #0
 8001484:	60f8      	str	r0, [r7, #12]
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr
	...

08001498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014a0:	4a14      	ldr	r2, [pc, #80]	@ (80014f4 <_sbrk+0x5c>)
 80014a2:	4b15      	ldr	r3, [pc, #84]	@ (80014f8 <_sbrk+0x60>)
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d102      	bne.n	80014ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b4:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <_sbrk+0x64>)
 80014b6:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <_sbrk+0x68>)
 80014b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ba:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <_sbrk+0x64>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4413      	add	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d207      	bcs.n	80014d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c8:	f003 fdb6 	bl	8005038 <__errno>
 80014cc:	4603      	mov	r3, r0
 80014ce:	220c      	movs	r2, #12
 80014d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014d6:	e009      	b.n	80014ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d8:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014de:	4b07      	ldr	r3, [pc, #28]	@ (80014fc <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	4a05      	ldr	r2, [pc, #20]	@ (80014fc <_sbrk+0x64>)
 80014e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ea:	68fb      	ldr	r3, [r7, #12]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20005000 	.word	0x20005000
 80014f8:	00000400 	.word	0x00000400
 80014fc:	2000027c 	.word	0x2000027c
 8001500:	200003d0 	.word	0x200003d0

08001504 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001510:	f7ff fff8 	bl	8001504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001514:	480b      	ldr	r0, [pc, #44]	@ (8001544 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001516:	490c      	ldr	r1, [pc, #48]	@ (8001548 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001518:	4a0c      	ldr	r2, [pc, #48]	@ (800154c <LoopFillZerobss+0x16>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800151c:	e002      	b.n	8001524 <LoopCopyDataInit>

0800151e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001522:	3304      	adds	r3, #4

08001524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001528:	d3f9      	bcc.n	800151e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152a:	4a09      	ldr	r2, [pc, #36]	@ (8001550 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800152c:	4c09      	ldr	r4, [pc, #36]	@ (8001554 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001530:	e001      	b.n	8001536 <LoopFillZerobss>

08001532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001534:	3204      	adds	r2, #4

08001536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001538:	d3fb      	bcc.n	8001532 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800153a:	f003 fd83 	bl	8005044 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800153e:	f7ff fa5b 	bl	80009f8 <main>
  bx lr
 8001542:	4770      	bx	lr
  ldr r0, =_sdata
 8001544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001548:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 800154c:	08005f24 	.word	0x08005f24
  ldr r2, =_sbss
 8001550:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001554:	200003d0 	.word	0x200003d0

08001558 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001558:	e7fe      	b.n	8001558 <CAN1_RX1_IRQHandler>
	...

0800155c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <HAL_Init+0x28>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a07      	ldr	r2, [pc, #28]	@ (8001584 <HAL_Init+0x28>)
 8001566:	f043 0310 	orr.w	r3, r3, #16
 800156a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156c:	2003      	movs	r0, #3
 800156e:	f000 fd45 	bl	8001ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001572:	2000      	movs	r0, #0
 8001574:	f000 f808 	bl	8001588 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001578:	f7ff fd36 	bl	8000fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40022000 	.word	0x40022000

08001588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_InitTick+0x54>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <HAL_InitTick+0x58>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fd5d 	bl	8002066 <HAL_SYSTICK_Config>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00e      	b.n	80015d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d80a      	bhi.n	80015d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015bc:	2200      	movs	r2, #0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015c4:	f000 fd25 	bl	8002012 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c8:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <HAL_InitTick+0x5c>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e000      	b.n	80015d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000048 	.word	0x20000048
 80015e0:	20000050 	.word	0x20000050
 80015e4:	2000004c 	.word	0x2000004c

080015e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <HAL_IncTick+0x1c>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <HAL_IncTick+0x20>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	4a03      	ldr	r2, [pc, #12]	@ (8001608 <HAL_IncTick+0x20>)
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	20000050 	.word	0x20000050
 8001608:	20000280 	.word	0x20000280

0800160c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b02      	ldr	r3, [pc, #8]	@ (800161c <HAL_GetTick+0x10>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	20000280 	.word	0x20000280

08001620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001628:	f7ff fff0 	bl	800160c <HAL_GetTick>
 800162c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001638:	d005      	beq.n	8001646 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800163a:	4b0a      	ldr	r3, [pc, #40]	@ (8001664 <HAL_Delay+0x44>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	4413      	add	r3, r2
 8001644:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001646:	bf00      	nop
 8001648:	f7ff ffe0 	bl	800160c <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	429a      	cmp	r2, r3
 8001656:	d8f7      	bhi.n	8001648 <HAL_Delay+0x28>
  {
  }
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000050 	.word	0x20000050

08001668 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001670:	2300      	movs	r3, #0
 8001672:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e0be      	b.n	8001808 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001694:	2b00      	cmp	r3, #0
 8001696:	d109      	bne.n	80016ac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff fcd0 	bl	800104c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 fb8f 	bl	8001dd0 <ADC_ConversionStop_Disable>
 80016b2:	4603      	mov	r3, r0
 80016b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f040 8099 	bne.w	80017f6 <HAL_ADC_Init+0x18e>
 80016c4:	7dfb      	ldrb	r3, [r7, #23]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f040 8095 	bne.w	80017f6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80016d4:	f023 0302 	bic.w	r3, r3, #2
 80016d8:	f043 0202 	orr.w	r2, r3, #2
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016e8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	7b1b      	ldrb	r3, [r3, #12]
 80016ee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016f0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001700:	d003      	beq.n	800170a <HAL_ADC_Init+0xa2>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d102      	bne.n	8001710 <HAL_ADC_Init+0xa8>
 800170a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800170e:	e000      	b.n	8001712 <HAL_ADC_Init+0xaa>
 8001710:	2300      	movs	r3, #0
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	7d1b      	ldrb	r3, [r3, #20]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d119      	bne.n	8001754 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	7b1b      	ldrb	r3, [r3, #12]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d109      	bne.n	800173c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	3b01      	subs	r3, #1
 800172e:	035a      	lsls	r2, r3, #13
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	e00b      	b.n	8001754 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001740:	f043 0220 	orr.w	r2, r3, #32
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	f043 0201 	orr.w	r2, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	430a      	orrs	r2, r1
 8001766:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <HAL_ADC_Init+0x1a8>)
 8001770:	4013      	ands	r3, r2
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	68b9      	ldr	r1, [r7, #8]
 8001778:	430b      	orrs	r3, r1
 800177a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001784:	d003      	beq.n	800178e <HAL_ADC_Init+0x126>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d104      	bne.n	8001798 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	3b01      	subs	r3, #1
 8001794:	051b      	lsls	r3, r3, #20
 8001796:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	4b18      	ldr	r3, [pc, #96]	@ (8001814 <HAL_ADC_Init+0x1ac>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d10b      	bne.n	80017d4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c6:	f023 0303 	bic.w	r3, r3, #3
 80017ca:	f043 0201 	orr.w	r2, r3, #1
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017d2:	e018      	b.n	8001806 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d8:	f023 0312 	bic.w	r3, r3, #18
 80017dc:	f043 0210 	orr.w	r2, r3, #16
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e8:	f043 0201 	orr.w	r2, r3, #1
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017f4:	e007      	b.n	8001806 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fa:	f043 0210 	orr.w	r2, r3, #16
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001806:	7dfb      	ldrb	r3, [r7, #23]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	ffe1f7fd 	.word	0xffe1f7fd
 8001814:	ff1f0efe 	.word	0xff1f0efe

08001818 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800182a:	2b01      	cmp	r3, #1
 800182c:	d101      	bne.n	8001832 <HAL_ADC_Start_IT+0x1a>
 800182e:	2302      	movs	r3, #2
 8001830:	e0a0      	b.n	8001974 <HAL_ADC_Start_IT+0x15c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 fa6e 	bl	8001d1c <ADC_Enable>
 8001840:	4603      	mov	r3, r0
 8001842:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001844:	7bfb      	ldrb	r3, [r7, #15]
 8001846:	2b00      	cmp	r3, #0
 8001848:	f040 808f 	bne.w	800196a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001850:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001854:	f023 0301 	bic.w	r3, r3, #1
 8001858:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a45      	ldr	r2, [pc, #276]	@ (800197c <HAL_ADC_Start_IT+0x164>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d105      	bne.n	8001876 <HAL_ADC_Start_IT+0x5e>
 800186a:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <HAL_ADC_Start_IT+0x168>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d115      	bne.n	80018a2 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800187a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800188c:	2b00      	cmp	r3, #0
 800188e:	d026      	beq.n	80018de <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001894:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001898:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018a0:	e01d      	b.n	80018de <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a33      	ldr	r2, [pc, #204]	@ (8001980 <HAL_ADC_Start_IT+0x168>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d004      	beq.n	80018c2 <HAL_ADC_Start_IT+0xaa>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a2f      	ldr	r2, [pc, #188]	@ (800197c <HAL_ADC_Start_IT+0x164>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d10d      	bne.n	80018de <HAL_ADC_Start_IT+0xc6>
 80018c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <HAL_ADC_Start_IT+0x168>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d006      	beq.n	80018f8 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ee:	f023 0206 	bic.w	r2, r3, #6
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018f6:	e002      	b.n	80018fe <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f06f 0202 	mvn.w	r2, #2
 800190e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0220 	orr.w	r2, r2, #32
 800191e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800192a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800192e:	d113      	bne.n	8001958 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001934:	4a11      	ldr	r2, [pc, #68]	@ (800197c <HAL_ADC_Start_IT+0x164>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d105      	bne.n	8001946 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <HAL_ADC_Start_IT+0x168>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001942:	2b00      	cmp	r3, #0
 8001944:	d108      	bne.n	8001958 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	e00c      	b.n	8001972 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	e003      	b.n	8001972 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001972:	7bfb      	ldrb	r3, [r7, #15]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40012800 	.word	0x40012800
 8001980:	40012400 	.word	0x40012400

08001984 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	f003 0320 	and.w	r3, r3, #32
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03e      	beq.n	8001a3c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d039      	beq.n	8001a3c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019cc:	f003 0310 	and.w	r3, r3, #16
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d105      	bne.n	80019e0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80019ea:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80019ee:	d11d      	bne.n	8001a2c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d119      	bne.n	8001a2c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f022 0220 	bic.w	r2, r2, #32
 8001a06:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d105      	bne.n	8001a2c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7fe ff57 	bl	80008e0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f06f 0212 	mvn.w	r2, #18
 8001a3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d04d      	beq.n	8001ae2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d048      	beq.n	8001ae2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a54:	f003 0310 	and.w	r3, r3, #16
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d105      	bne.n	8001a68 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a60:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001a72:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001a76:	d012      	beq.n	8001a9e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d125      	bne.n	8001ad2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a90:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a94:	d11d      	bne.n	8001ad2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d119      	bne.n	8001ad2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001aac:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d105      	bne.n	8001ad2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aca:	f043 0201 	orr.w	r2, r3, #1
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f9bd 	bl	8001e52 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f06f 020c 	mvn.w	r2, #12
 8001ae0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d012      	beq.n	8001b12 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d00d      	beq.n	8001b12 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 f809 	bl	8001b1a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f06f 0201 	mvn.w	r2, #1
 8001b10:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d101      	bne.n	8001b4c <HAL_ADC_ConfigChannel+0x20>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e0dc      	b.n	8001d06 <HAL_ADC_ConfigChannel+0x1da>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b06      	cmp	r3, #6
 8001b5a:	d81c      	bhi.n	8001b96 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b05      	subs	r3, #5
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4019      	ands	r1, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b05      	subs	r3, #5
 8001b88:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b94:	e03c      	b.n	8001c10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b0c      	cmp	r3, #12
 8001b9c:	d81c      	bhi.n	8001bd8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685a      	ldr	r2, [r3, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	3b23      	subs	r3, #35	@ 0x23
 8001bb0:	221f      	movs	r2, #31
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	4019      	ands	r1, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	6818      	ldr	r0, [r3, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b23      	subs	r3, #35	@ 0x23
 8001bca:	fa00 f203 	lsl.w	r2, r0, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bd6:	e01b      	b.n	8001c10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	3b41      	subs	r3, #65	@ 0x41
 8001bea:	221f      	movs	r2, #31
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	4019      	ands	r1, r3
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	3b41      	subs	r3, #65	@ 0x41
 8001c04:	fa00 f203 	lsl.w	r2, r0, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b09      	cmp	r3, #9
 8001c16:	d91c      	bls.n	8001c52 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68d9      	ldr	r1, [r3, #12]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4613      	mov	r3, r2
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	3b1e      	subs	r3, #30
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	4019      	ands	r1, r3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	6898      	ldr	r0, [r3, #8]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	3b1e      	subs	r3, #30
 8001c44:	fa00 f203 	lsl.w	r2, r0, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	60da      	str	r2, [r3, #12]
 8001c50:	e019      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6919      	ldr	r1, [r3, #16]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	2207      	movs	r2, #7
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	4019      	ands	r1, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	6898      	ldr	r0, [r3, #8]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	430a      	orrs	r2, r1
 8001c84:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b10      	cmp	r3, #16
 8001c8c:	d003      	beq.n	8001c96 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c92:	2b11      	cmp	r3, #17
 8001c94:	d132      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d10 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d125      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d126      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001cbc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b10      	cmp	r3, #16
 8001cc4:	d11a      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a13      	ldr	r2, [pc, #76]	@ (8001d18 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	0c9a      	lsrs	r2, r3, #18
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cdc:	e002      	b.n	8001ce4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f9      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x1b2>
 8001cea:	e007      	b.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf0:	f043 0220 	orr.w	r2, r3, #32
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	40012400 	.word	0x40012400
 8001d14:	20000048 	.word	0x20000048
 8001d18:	431bde83 	.word	0x431bde83

08001d1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d040      	beq.n	8001dbc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f042 0201 	orr.w	r2, r2, #1
 8001d48:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <ADC_Enable+0xac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dcc <ADC_Enable+0xb0>)
 8001d50:	fba2 2303 	umull	r2, r3, r2, r3
 8001d54:	0c9b      	lsrs	r3, r3, #18
 8001d56:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d58:	e002      	b.n	8001d60 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f9      	bne.n	8001d5a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d66:	f7ff fc51 	bl	800160c <HAL_GetTick>
 8001d6a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d6c:	e01f      	b.n	8001dae <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d6e:	f7ff fc4d 	bl	800160c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d918      	bls.n	8001dae <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d011      	beq.n	8001dae <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8e:	f043 0210 	orr.w	r2, r3, #16
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9a:	f043 0201 	orr.w	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e007      	b.n	8001dbe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d1d8      	bne.n	8001d6e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000048 	.word	0x20000048
 8001dcc:	431bde83 	.word	0x431bde83

08001dd0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d12e      	bne.n	8001e48 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f022 0201 	bic.w	r2, r2, #1
 8001df8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dfa:	f7ff fc07 	bl	800160c <HAL_GetTick>
 8001dfe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e00:	e01b      	b.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e02:	f7ff fc03 	bl	800160c <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d914      	bls.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d10d      	bne.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e22:	f043 0210 	orr.w	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2e:	f043 0201 	orr.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e007      	b.n	8001e4a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d0dc      	beq.n	8001e02 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e80:	4013      	ands	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e96:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb0:	4b04      	ldr	r3, [pc, #16]	@ (8001ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	f003 0307 	and.w	r3, r3, #7
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	db0b      	blt.n	8001ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	f003 021f 	and.w	r2, r3, #31
 8001ee0:	4906      	ldr	r1, [pc, #24]	@ (8001efc <__NVIC_EnableIRQ+0x34>)
 8001ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee6:	095b      	lsrs	r3, r3, #5
 8001ee8:	2001      	movs	r0, #1
 8001eea:	fa00 f202 	lsl.w	r2, r0, r2
 8001eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	e000e100 	.word	0xe000e100

08001f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	db0a      	blt.n	8001f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	490c      	ldr	r1, [pc, #48]	@ (8001f4c <__NVIC_SetPriority+0x4c>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	0112      	lsls	r2, r2, #4
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	440b      	add	r3, r1
 8001f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f28:	e00a      	b.n	8001f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4908      	ldr	r1, [pc, #32]	@ (8001f50 <__NVIC_SetPriority+0x50>)
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	3b04      	subs	r3, #4
 8001f38:	0112      	lsls	r2, r2, #4
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	761a      	strb	r2, [r3, #24]
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000e100 	.word	0xe000e100
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b089      	sub	sp, #36	@ 0x24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f1c3 0307 	rsb	r3, r3, #7
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	bf28      	it	cs
 8001f72:	2304      	movcs	r3, #4
 8001f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	2b06      	cmp	r3, #6
 8001f7c:	d902      	bls.n	8001f84 <NVIC_EncodePriority+0x30>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3b03      	subs	r3, #3
 8001f82:	e000      	b.n	8001f86 <NVIC_EncodePriority+0x32>
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	401a      	ands	r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43d9      	mvns	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fac:	4313      	orrs	r3, r2
         );
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3724      	adds	r7, #36	@ 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fc8:	d301      	bcc.n	8001fce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e00f      	b.n	8001fee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fce:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <SysTick_Config+0x40>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fd6:	210f      	movs	r1, #15
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fdc:	f7ff ff90 	bl	8001f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe0:	4b05      	ldr	r3, [pc, #20]	@ (8001ff8 <SysTick_Config+0x40>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe6:	4b04      	ldr	r3, [pc, #16]	@ (8001ff8 <SysTick_Config+0x40>)
 8001fe8:	2207      	movs	r2, #7
 8001fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	e000e010 	.word	0xe000e010

08001ffc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff2d 	bl	8001e64 <__NVIC_SetPriorityGrouping>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002024:	f7ff ff42 	bl	8001eac <__NVIC_GetPriorityGrouping>
 8002028:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	6978      	ldr	r0, [r7, #20]
 8002030:	f7ff ff90 	bl	8001f54 <NVIC_EncodePriority>
 8002034:	4602      	mov	r2, r0
 8002036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff5f 	bl	8001f00 <__NVIC_SetPriority>
}
 8002042:	bf00      	nop
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff35 	bl	8001ec8 <__NVIC_EnableIRQ>
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff ffa2 	bl	8001fb8 <SysTick_Config>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800207e:	b480      	push	{r7}
 8002080:	b085      	sub	sp, #20
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002086:	2300      	movs	r3, #0
 8002088:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d008      	beq.n	80020a8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2204      	movs	r2, #4
 800209a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e020      	b.n	80020ea <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 020e 	bic.w	r2, r2, #14
 80020b6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0201 	bic.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002106:	b2db      	uxtb	r3, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d005      	beq.n	8002118 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2204      	movs	r2, #4
 8002110:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	73fb      	strb	r3, [r7, #15]
 8002116:	e051      	b.n	80021bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f022 020e 	bic.w	r2, r2, #14
 8002126:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a22      	ldr	r2, [pc, #136]	@ (80021c8 <HAL_DMA_Abort_IT+0xd4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d029      	beq.n	8002196 <HAL_DMA_Abort_IT+0xa2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a21      	ldr	r2, [pc, #132]	@ (80021cc <HAL_DMA_Abort_IT+0xd8>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d022      	beq.n	8002192 <HAL_DMA_Abort_IT+0x9e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a1f      	ldr	r2, [pc, #124]	@ (80021d0 <HAL_DMA_Abort_IT+0xdc>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01a      	beq.n	800218c <HAL_DMA_Abort_IT+0x98>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a1e      	ldr	r2, [pc, #120]	@ (80021d4 <HAL_DMA_Abort_IT+0xe0>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d012      	beq.n	8002186 <HAL_DMA_Abort_IT+0x92>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1c      	ldr	r2, [pc, #112]	@ (80021d8 <HAL_DMA_Abort_IT+0xe4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00a      	beq.n	8002180 <HAL_DMA_Abort_IT+0x8c>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a1b      	ldr	r2, [pc, #108]	@ (80021dc <HAL_DMA_Abort_IT+0xe8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d102      	bne.n	800217a <HAL_DMA_Abort_IT+0x86>
 8002174:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002178:	e00e      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 800217a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800217e:	e00b      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 8002180:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002184:	e008      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 8002186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800218a:	e005      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 800218c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002190:	e002      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 8002192:	2310      	movs	r3, #16
 8002194:	e000      	b.n	8002198 <HAL_DMA_Abort_IT+0xa4>
 8002196:	2301      	movs	r3, #1
 8002198:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_DMA_Abort_IT+0xec>)
 800219a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	4798      	blx	r3
    } 
  }
  return status;
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40020008 	.word	0x40020008
 80021cc:	4002001c 	.word	0x4002001c
 80021d0:	40020030 	.word	0x40020030
 80021d4:	40020044 	.word	0x40020044
 80021d8:	40020058 	.word	0x40020058
 80021dc:	4002006c 	.word	0x4002006c
 80021e0:	40020000 	.word	0x40020000

080021e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b08b      	sub	sp, #44	@ 0x2c
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ee:	2300      	movs	r3, #0
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021f2:	2300      	movs	r3, #0
 80021f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f6:	e169      	b.n	80024cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021f8:	2201      	movs	r2, #1
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	69fa      	ldr	r2, [r7, #28]
 8002208:	4013      	ands	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	429a      	cmp	r2, r3
 8002212:	f040 8158 	bne.w	80024c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	4a9a      	ldr	r2, [pc, #616]	@ (8002484 <HAL_GPIO_Init+0x2a0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d05e      	beq.n	80022de <HAL_GPIO_Init+0xfa>
 8002220:	4a98      	ldr	r2, [pc, #608]	@ (8002484 <HAL_GPIO_Init+0x2a0>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d875      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 8002226:	4a98      	ldr	r2, [pc, #608]	@ (8002488 <HAL_GPIO_Init+0x2a4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d058      	beq.n	80022de <HAL_GPIO_Init+0xfa>
 800222c:	4a96      	ldr	r2, [pc, #600]	@ (8002488 <HAL_GPIO_Init+0x2a4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d86f      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 8002232:	4a96      	ldr	r2, [pc, #600]	@ (800248c <HAL_GPIO_Init+0x2a8>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d052      	beq.n	80022de <HAL_GPIO_Init+0xfa>
 8002238:	4a94      	ldr	r2, [pc, #592]	@ (800248c <HAL_GPIO_Init+0x2a8>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d869      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 800223e:	4a94      	ldr	r2, [pc, #592]	@ (8002490 <HAL_GPIO_Init+0x2ac>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d04c      	beq.n	80022de <HAL_GPIO_Init+0xfa>
 8002244:	4a92      	ldr	r2, [pc, #584]	@ (8002490 <HAL_GPIO_Init+0x2ac>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d863      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 800224a:	4a92      	ldr	r2, [pc, #584]	@ (8002494 <HAL_GPIO_Init+0x2b0>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d046      	beq.n	80022de <HAL_GPIO_Init+0xfa>
 8002250:	4a90      	ldr	r2, [pc, #576]	@ (8002494 <HAL_GPIO_Init+0x2b0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d85d      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 8002256:	2b12      	cmp	r3, #18
 8002258:	d82a      	bhi.n	80022b0 <HAL_GPIO_Init+0xcc>
 800225a:	2b12      	cmp	r3, #18
 800225c:	d859      	bhi.n	8002312 <HAL_GPIO_Init+0x12e>
 800225e:	a201      	add	r2, pc, #4	@ (adr r2, 8002264 <HAL_GPIO_Init+0x80>)
 8002260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002264:	080022df 	.word	0x080022df
 8002268:	080022b9 	.word	0x080022b9
 800226c:	080022cb 	.word	0x080022cb
 8002270:	0800230d 	.word	0x0800230d
 8002274:	08002313 	.word	0x08002313
 8002278:	08002313 	.word	0x08002313
 800227c:	08002313 	.word	0x08002313
 8002280:	08002313 	.word	0x08002313
 8002284:	08002313 	.word	0x08002313
 8002288:	08002313 	.word	0x08002313
 800228c:	08002313 	.word	0x08002313
 8002290:	08002313 	.word	0x08002313
 8002294:	08002313 	.word	0x08002313
 8002298:	08002313 	.word	0x08002313
 800229c:	08002313 	.word	0x08002313
 80022a0:	08002313 	.word	0x08002313
 80022a4:	08002313 	.word	0x08002313
 80022a8:	080022c1 	.word	0x080022c1
 80022ac:	080022d5 	.word	0x080022d5
 80022b0:	4a79      	ldr	r2, [pc, #484]	@ (8002498 <HAL_GPIO_Init+0x2b4>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d013      	beq.n	80022de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022b6:	e02c      	b.n	8002312 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	623b      	str	r3, [r7, #32]
          break;
 80022be:	e029      	b.n	8002314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	3304      	adds	r3, #4
 80022c6:	623b      	str	r3, [r7, #32]
          break;
 80022c8:	e024      	b.n	8002314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	3308      	adds	r3, #8
 80022d0:	623b      	str	r3, [r7, #32]
          break;
 80022d2:	e01f      	b.n	8002314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	330c      	adds	r3, #12
 80022da:	623b      	str	r3, [r7, #32]
          break;
 80022dc:	e01a      	b.n	8002314 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d102      	bne.n	80022ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022e6:	2304      	movs	r3, #4
 80022e8:	623b      	str	r3, [r7, #32]
          break;
 80022ea:	e013      	b.n	8002314 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d105      	bne.n	8002300 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022f4:	2308      	movs	r3, #8
 80022f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69fa      	ldr	r2, [r7, #28]
 80022fc:	611a      	str	r2, [r3, #16]
          break;
 80022fe:	e009      	b.n	8002314 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002300:	2308      	movs	r3, #8
 8002302:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	69fa      	ldr	r2, [r7, #28]
 8002308:	615a      	str	r2, [r3, #20]
          break;
 800230a:	e003      	b.n	8002314 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
          break;
 8002310:	e000      	b.n	8002314 <HAL_GPIO_Init+0x130>
          break;
 8002312:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	2bff      	cmp	r3, #255	@ 0xff
 8002318:	d801      	bhi.n	800231e <HAL_GPIO_Init+0x13a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	e001      	b.n	8002322 <HAL_GPIO_Init+0x13e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	3304      	adds	r3, #4
 8002322:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	2bff      	cmp	r3, #255	@ 0xff
 8002328:	d802      	bhi.n	8002330 <HAL_GPIO_Init+0x14c>
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	e002      	b.n	8002336 <HAL_GPIO_Init+0x152>
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	3b08      	subs	r3, #8
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	210f      	movs	r1, #15
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	fa01 f303 	lsl.w	r3, r1, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	401a      	ands	r2, r3
 8002348:	6a39      	ldr	r1, [r7, #32]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	fa01 f303 	lsl.w	r3, r1, r3
 8002350:	431a      	orrs	r2, r3
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 80b1 	beq.w	80024c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002364:	4b4d      	ldr	r3, [pc, #308]	@ (800249c <HAL_GPIO_Init+0x2b8>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	4a4c      	ldr	r2, [pc, #304]	@ (800249c <HAL_GPIO_Init+0x2b8>)
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	6193      	str	r3, [r2, #24]
 8002370:	4b4a      	ldr	r3, [pc, #296]	@ (800249c <HAL_GPIO_Init+0x2b8>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	60bb      	str	r3, [r7, #8]
 800237a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800237c:	4a48      	ldr	r2, [pc, #288]	@ (80024a0 <HAL_GPIO_Init+0x2bc>)
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	089b      	lsrs	r3, r3, #2
 8002382:	3302      	adds	r3, #2
 8002384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002388:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	220f      	movs	r2, #15
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	4013      	ands	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a40      	ldr	r2, [pc, #256]	@ (80024a4 <HAL_GPIO_Init+0x2c0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d013      	beq.n	80023d0 <HAL_GPIO_Init+0x1ec>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a3f      	ldr	r2, [pc, #252]	@ (80024a8 <HAL_GPIO_Init+0x2c4>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d00d      	beq.n	80023cc <HAL_GPIO_Init+0x1e8>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a3e      	ldr	r2, [pc, #248]	@ (80024ac <HAL_GPIO_Init+0x2c8>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d007      	beq.n	80023c8 <HAL_GPIO_Init+0x1e4>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a3d      	ldr	r2, [pc, #244]	@ (80024b0 <HAL_GPIO_Init+0x2cc>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d101      	bne.n	80023c4 <HAL_GPIO_Init+0x1e0>
 80023c0:	2303      	movs	r3, #3
 80023c2:	e006      	b.n	80023d2 <HAL_GPIO_Init+0x1ee>
 80023c4:	2304      	movs	r3, #4
 80023c6:	e004      	b.n	80023d2 <HAL_GPIO_Init+0x1ee>
 80023c8:	2302      	movs	r3, #2
 80023ca:	e002      	b.n	80023d2 <HAL_GPIO_Init+0x1ee>
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <HAL_GPIO_Init+0x1ee>
 80023d0:	2300      	movs	r3, #0
 80023d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023d4:	f002 0203 	and.w	r2, r2, #3
 80023d8:	0092      	lsls	r2, r2, #2
 80023da:	4093      	lsls	r3, r2
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4313      	orrs	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023e2:	492f      	ldr	r1, [pc, #188]	@ (80024a0 <HAL_GPIO_Init+0x2bc>)
 80023e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e6:	089b      	lsrs	r3, r3, #2
 80023e8:	3302      	adds	r3, #2
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d006      	beq.n	800240a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023fc:	4b2d      	ldr	r3, [pc, #180]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	492c      	ldr	r1, [pc, #176]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	608b      	str	r3, [r1, #8]
 8002408:	e006      	b.n	8002418 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800240a:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	43db      	mvns	r3, r3
 8002412:	4928      	ldr	r1, [pc, #160]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002414:	4013      	ands	r3, r2
 8002416:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002424:	4b23      	ldr	r3, [pc, #140]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002426:	68da      	ldr	r2, [r3, #12]
 8002428:	4922      	ldr	r1, [pc, #136]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	60cb      	str	r3, [r1, #12]
 8002430:	e006      	b.n	8002440 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002432:	4b20      	ldr	r3, [pc, #128]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	43db      	mvns	r3, r3
 800243a:	491e      	ldr	r1, [pc, #120]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800243c:	4013      	ands	r3, r2
 800243e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d006      	beq.n	800245a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	4918      	ldr	r1, [pc, #96]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800245a:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	43db      	mvns	r3, r3
 8002462:	4914      	ldr	r1, [pc, #80]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002464:	4013      	ands	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d021      	beq.n	80024b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002474:	4b0f      	ldr	r3, [pc, #60]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	490e      	ldr	r1, [pc, #56]	@ (80024b4 <HAL_GPIO_Init+0x2d0>)
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	600b      	str	r3, [r1, #0]
 8002480:	e021      	b.n	80024c6 <HAL_GPIO_Init+0x2e2>
 8002482:	bf00      	nop
 8002484:	10320000 	.word	0x10320000
 8002488:	10310000 	.word	0x10310000
 800248c:	10220000 	.word	0x10220000
 8002490:	10210000 	.word	0x10210000
 8002494:	10120000 	.word	0x10120000
 8002498:	10110000 	.word	0x10110000
 800249c:	40021000 	.word	0x40021000
 80024a0:	40010000 	.word	0x40010000
 80024a4:	40010800 	.word	0x40010800
 80024a8:	40010c00 	.word	0x40010c00
 80024ac:	40011000 	.word	0x40011000
 80024b0:	40011400 	.word	0x40011400
 80024b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024b8:	4b0b      	ldr	r3, [pc, #44]	@ (80024e8 <HAL_GPIO_Init+0x304>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	43db      	mvns	r3, r3
 80024c0:	4909      	ldr	r1, [pc, #36]	@ (80024e8 <HAL_GPIO_Init+0x304>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	3301      	adds	r3, #1
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	fa22 f303 	lsr.w	r3, r2, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f47f ae8e 	bne.w	80021f8 <HAL_GPIO_Init+0x14>
  }
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	372c      	adds	r7, #44	@ 0x2c
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	40010400 	.word	0x40010400

080024ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	460b      	mov	r3, r1
 80024f6:	807b      	strh	r3, [r7, #2]
 80024f8:	4613      	mov	r3, r2
 80024fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024fc:	787b      	ldrb	r3, [r7, #1]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002502:	887a      	ldrh	r2, [r7, #2]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002508:	e003      	b.n	8002512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800250a:	887b      	ldrh	r3, [r7, #2]
 800250c:	041a      	lsls	r2, r3, #16
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	611a      	str	r2, [r3, #16]
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002526:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002528:	695a      	ldr	r2, [r3, #20]
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d006      	beq.n	8002540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002532:	4a05      	ldr	r2, [pc, #20]	@ (8002548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002534:	88fb      	ldrh	r3, [r7, #6]
 8002536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002538:	88fb      	ldrh	r3, [r7, #6]
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f806 	bl	800254c <HAL_GPIO_EXTI_Callback>
  }
}
 8002540:	bf00      	nop
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40010400 	.word	0x40010400

0800254c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e272      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 8087 	beq.w	800268e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002580:	4b92      	ldr	r3, [pc, #584]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b04      	cmp	r3, #4
 800258a:	d00c      	beq.n	80025a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800258c:	4b8f      	ldr	r3, [pc, #572]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 030c 	and.w	r3, r3, #12
 8002594:	2b08      	cmp	r3, #8
 8002596:	d112      	bne.n	80025be <HAL_RCC_OscConfig+0x5e>
 8002598:	4b8c      	ldr	r3, [pc, #560]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025a4:	d10b      	bne.n	80025be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a6:	4b89      	ldr	r3, [pc, #548]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d06c      	beq.n	800268c <HAL_RCC_OscConfig+0x12c>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d168      	bne.n	800268c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e24c      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c6:	d106      	bne.n	80025d6 <HAL_RCC_OscConfig+0x76>
 80025c8:	4b80      	ldr	r3, [pc, #512]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a7f      	ldr	r2, [pc, #508]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	e02e      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10c      	bne.n	80025f8 <HAL_RCC_OscConfig+0x98>
 80025de:	4b7b      	ldr	r3, [pc, #492]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a7a      	ldr	r2, [pc, #488]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	4b78      	ldr	r3, [pc, #480]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a77      	ldr	r2, [pc, #476]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e01d      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002600:	d10c      	bne.n	800261c <HAL_RCC_OscConfig+0xbc>
 8002602:	4b72      	ldr	r3, [pc, #456]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a71      	ldr	r2, [pc, #452]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	4b6f      	ldr	r3, [pc, #444]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a6e      	ldr	r2, [pc, #440]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e00b      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 800261c:	4b6b      	ldr	r3, [pc, #428]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a6a      	ldr	r2, [pc, #424]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	4b68      	ldr	r3, [pc, #416]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a67      	ldr	r2, [pc, #412]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800262e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002632:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d013      	beq.n	8002664 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263c:	f7fe ffe6 	bl	800160c <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002644:	f7fe ffe2 	bl	800160c <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b64      	cmp	r3, #100	@ 0x64
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e200      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002656:	4b5d      	ldr	r3, [pc, #372]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0xe4>
 8002662:	e014      	b.n	800268e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002664:	f7fe ffd2 	bl	800160c <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266c:	f7fe ffce 	bl	800160c <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	@ 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e1ec      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267e:	4b53      	ldr	r3, [pc, #332]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x10c>
 800268a:	e000      	b.n	800268e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d063      	beq.n	8002762 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800269a:	4b4c      	ldr	r3, [pc, #304]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00b      	beq.n	80026be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026a6:	4b49      	ldr	r3, [pc, #292]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 030c 	and.w	r3, r3, #12
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d11c      	bne.n	80026ec <HAL_RCC_OscConfig+0x18c>
 80026b2:	4b46      	ldr	r3, [pc, #280]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d116      	bne.n	80026ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026be:	4b43      	ldr	r3, [pc, #268]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_RCC_OscConfig+0x176>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d001      	beq.n	80026d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e1c0      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d6:	4b3d      	ldr	r3, [pc, #244]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	4939      	ldr	r1, [pc, #228]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ea:	e03a      	b.n	8002762 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d020      	beq.n	8002736 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026f4:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <HAL_RCC_OscConfig+0x270>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7fe ff87 	bl	800160c <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002702:	f7fe ff83 	bl	800160c <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e1a1      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002714:	4b2d      	ldr	r3, [pc, #180]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0f0      	beq.n	8002702 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	00db      	lsls	r3, r3, #3
 800272e:	4927      	ldr	r1, [pc, #156]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002730:	4313      	orrs	r3, r2
 8002732:	600b      	str	r3, [r1, #0]
 8002734:	e015      	b.n	8002762 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002736:	4b26      	ldr	r3, [pc, #152]	@ (80027d0 <HAL_RCC_OscConfig+0x270>)
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273c:	f7fe ff66 	bl	800160c <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002744:	f7fe ff62 	bl	800160c <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e180      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002756:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f0      	bne.n	8002744 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d03a      	beq.n	80027e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d019      	beq.n	80027aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002776:	4b17      	ldr	r3, [pc, #92]	@ (80027d4 <HAL_RCC_OscConfig+0x274>)
 8002778:	2201      	movs	r2, #1
 800277a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277c:	f7fe ff46 	bl	800160c <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002784:	f7fe ff42 	bl	800160c <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e160      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0f0      	beq.n	8002784 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027a2:	2001      	movs	r0, #1
 80027a4:	f000 face 	bl	8002d44 <RCC_Delay>
 80027a8:	e01c      	b.n	80027e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027aa:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <HAL_RCC_OscConfig+0x274>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7fe ff2c 	bl	800160c <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b6:	e00f      	b.n	80027d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b8:	f7fe ff28 	bl	800160c <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d908      	bls.n	80027d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e146      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000
 80027d0:	42420000 	.word	0x42420000
 80027d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d8:	4b92      	ldr	r3, [pc, #584]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80027da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e9      	bne.n	80027b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a6 	beq.w	800293e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f2:	2300      	movs	r3, #0
 80027f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027f6:	4b8b      	ldr	r3, [pc, #556]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10d      	bne.n	800281e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002802:	4b88      	ldr	r3, [pc, #544]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	4a87      	ldr	r2, [pc, #540]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800280c:	61d3      	str	r3, [r2, #28]
 800280e:	4b85      	ldr	r3, [pc, #532]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800281a:	2301      	movs	r3, #1
 800281c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281e:	4b82      	ldr	r3, [pc, #520]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002826:	2b00      	cmp	r3, #0
 8002828:	d118      	bne.n	800285c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800282a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002836:	f7fe fee9 	bl	800160c <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800283e:	f7fe fee5 	bl	800160c <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b64      	cmp	r3, #100	@ 0x64
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e103      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002850:	4b75      	ldr	r3, [pc, #468]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0f0      	beq.n	800283e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d106      	bne.n	8002872 <HAL_RCC_OscConfig+0x312>
 8002864:	4b6f      	ldr	r3, [pc, #444]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	4a6e      	ldr	r2, [pc, #440]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	6213      	str	r3, [r2, #32]
 8002870:	e02d      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0x334>
 800287a:	4b6a      	ldr	r3, [pc, #424]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	4a69      	ldr	r2, [pc, #420]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6213      	str	r3, [r2, #32]
 8002886:	4b67      	ldr	r3, [pc, #412]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	4a66      	ldr	r2, [pc, #408]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	f023 0304 	bic.w	r3, r3, #4
 8002890:	6213      	str	r3, [r2, #32]
 8002892:	e01c      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	2b05      	cmp	r3, #5
 800289a:	d10c      	bne.n	80028b6 <HAL_RCC_OscConfig+0x356>
 800289c:	4b61      	ldr	r3, [pc, #388]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	4a60      	ldr	r2, [pc, #384]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028a2:	f043 0304 	orr.w	r3, r3, #4
 80028a6:	6213      	str	r3, [r2, #32]
 80028a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6213      	str	r3, [r2, #32]
 80028b4:	e00b      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 80028b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	4a5a      	ldr	r2, [pc, #360]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	f023 0301 	bic.w	r3, r3, #1
 80028c0:	6213      	str	r3, [r2, #32]
 80028c2:	4b58      	ldr	r3, [pc, #352]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4a57      	ldr	r2, [pc, #348]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028c8:	f023 0304 	bic.w	r3, r3, #4
 80028cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d015      	beq.n	8002902 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d6:	f7fe fe99 	bl	800160c <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028de:	f7fe fe95 	bl	800160c <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e0b1      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0ee      	beq.n	80028de <HAL_RCC_OscConfig+0x37e>
 8002900:	e014      	b.n	800292c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002902:	f7fe fe83 	bl	800160c <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002908:	e00a      	b.n	8002920 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f7fe fe7f 	bl	800160c <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002918:	4293      	cmp	r3, r2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e09b      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002920:	4b40      	ldr	r3, [pc, #256]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1ee      	bne.n	800290a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800292c:	7dfb      	ldrb	r3, [r7, #23]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d105      	bne.n	800293e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002932:	4b3c      	ldr	r3, [pc, #240]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	4a3b      	ldr	r2, [pc, #236]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800293c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8087 	beq.w	8002a56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002948:	4b36      	ldr	r3, [pc, #216]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 030c 	and.w	r3, r3, #12
 8002950:	2b08      	cmp	r3, #8
 8002952:	d061      	beq.n	8002a18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d146      	bne.n	80029ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295c:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7fe fe53 	bl	800160c <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe fe4f 	bl	800160c <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e06d      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800297c:	4b29      	ldr	r3, [pc, #164]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f0      	bne.n	800296a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002990:	d108      	bne.n	80029a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002992:	4b24      	ldr	r3, [pc, #144]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	4921      	ldr	r1, [pc, #132]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a19      	ldr	r1, [r3, #32]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b4:	430b      	orrs	r3, r1
 80029b6:	491b      	ldr	r1, [pc, #108]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029bc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 80029be:	2201      	movs	r2, #1
 80029c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c2:	f7fe fe23 	bl	800160c <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ca:	f7fe fe1f 	bl	800160c <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e03d      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029dc:	4b11      	ldr	r3, [pc, #68]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x46a>
 80029e8:	e035      	b.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ea:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fe0c 	bl	800160c <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe fe08 	bl	800160c <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e026      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a0a:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x498>
 8002a16:	e01e      	b.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d107      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e019      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40007000 	.word	0x40007000
 8002a2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a30:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_RCC_OscConfig+0x500>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d106      	bne.n	8002a52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000

08002a64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0d0      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a78:	4b6a      	ldr	r3, [pc, #424]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d910      	bls.n	8002aa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a86:	4b67      	ldr	r3, [pc, #412]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 0207 	bic.w	r2, r3, #7
 8002a8e:	4965      	ldr	r1, [pc, #404]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a96:	4b63      	ldr	r3, [pc, #396]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0b8      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d020      	beq.n	8002af6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ac0:	4b59      	ldr	r3, [pc, #356]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4a58      	ldr	r2, [pc, #352]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002aca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ad8:	4b53      	ldr	r3, [pc, #332]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	4a52      	ldr	r2, [pc, #328]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002ae2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae4:	4b50      	ldr	r3, [pc, #320]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	494d      	ldr	r1, [pc, #308]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d040      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d107      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0a:	4b47      	ldr	r3, [pc, #284]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d115      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e07f      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d107      	bne.n	8002b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b22:	4b41      	ldr	r3, [pc, #260]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d109      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e073      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b32:	4b3d      	ldr	r3, [pc, #244]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e06b      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b42:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f023 0203 	bic.w	r2, r3, #3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	4936      	ldr	r1, [pc, #216]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b54:	f7fe fd5a 	bl	800160c <HAL_GetTick>
 8002b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b5c:	f7fe fd56 	bl	800160c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e053      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b72:	4b2d      	ldr	r3, [pc, #180]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 020c 	and.w	r2, r3, #12
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d1eb      	bne.n	8002b5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b84:	4b27      	ldr	r3, [pc, #156]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d210      	bcs.n	8002bb4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b92:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f023 0207 	bic.w	r2, r3, #7
 8002b9a:	4922      	ldr	r1, [pc, #136]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba2:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e032      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc0:	4b19      	ldr	r3, [pc, #100]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4916      	ldr	r1, [pc, #88]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d009      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bde:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	490e      	ldr	r1, [pc, #56]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bf2:	f000 f821 	bl	8002c38 <HAL_RCC_GetSysClockFreq>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	490a      	ldr	r1, [pc, #40]	@ (8002c2c <HAL_RCC_ClockConfig+0x1c8>)
 8002c04:	5ccb      	ldrb	r3, [r1, r3]
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	4a09      	ldr	r2, [pc, #36]	@ (8002c30 <HAL_RCC_ClockConfig+0x1cc>)
 8002c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c0e:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <HAL_RCC_ClockConfig+0x1d0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fe fcb8 	bl	8001588 <HAL_InitTick>

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40022000 	.word	0x40022000
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	08005db4 	.word	0x08005db4
 8002c30:	20000048 	.word	0x20000048
 8002c34:	2000004c 	.word	0x2000004c

08002c38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c52:	4b1e      	ldr	r3, [pc, #120]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x94>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d002      	beq.n	8002c68 <HAL_RCC_GetSysClockFreq+0x30>
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d003      	beq.n	8002c6e <HAL_RCC_GetSysClockFreq+0x36>
 8002c66:	e027      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c6a:	613b      	str	r3, [r7, #16]
      break;
 8002c6c:	e027      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	0c9b      	lsrs	r3, r3, #18
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c78:	5cd3      	ldrb	r3, [r2, r3]
 8002c7a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d010      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c86:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x94>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	0c5b      	lsrs	r3, r3, #17
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	4a11      	ldr	r2, [pc, #68]	@ (8002cd8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c92:	5cd3      	ldrb	r3, [r2, r3]
 8002c94:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9a:	fb03 f202 	mul.w	r2, r3, r2
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	e004      	b.n	8002cb2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a0c      	ldr	r2, [pc, #48]	@ (8002cdc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	613b      	str	r3, [r7, #16]
      break;
 8002cb6:	e002      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cba:	613b      	str	r3, [r7, #16]
      break;
 8002cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cbe:	693b      	ldr	r3, [r7, #16]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	007a1200 	.word	0x007a1200
 8002cd4:	08005dcc 	.word	0x08005dcc
 8002cd8:	08005ddc 	.word	0x08005ddc
 8002cdc:	003d0900 	.word	0x003d0900

08002ce0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce4:	4b02      	ldr	r3, [pc, #8]	@ (8002cf0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000048 	.word	0x20000048

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cf8:	f7ff fff2 	bl	8002ce0 <HAL_RCC_GetHCLKFreq>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	0a1b      	lsrs	r3, r3, #8
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4903      	ldr	r1, [pc, #12]	@ (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0a:	5ccb      	ldrb	r3, [r1, r3]
 8002d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40021000 	.word	0x40021000
 8002d18:	08005dc4 	.word	0x08005dc4

08002d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d20:	f7ff ffde 	bl	8002ce0 <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	@ (8002d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	0adb      	lsrs	r3, r3, #11
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4903      	ldr	r1, [pc, #12]	@ (8002d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	08005dc4 	.word	0x08005dc4

08002d44 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d78 <RCC_Delay+0x34>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <RCC_Delay+0x38>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0a5b      	lsrs	r3, r3, #9
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d60:	bf00      	nop
  }
  while (Delay --);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1e5a      	subs	r2, r3, #1
 8002d66:	60fa      	str	r2, [r7, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f9      	bne.n	8002d60 <RCC_Delay+0x1c>
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr
 8002d78:	20000048 	.word	0x20000048
 8002d7c:	10624dd3 	.word	0x10624dd3

08002d80 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d07d      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da0:	4b4f      	ldr	r3, [pc, #316]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10d      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	4a4b      	ldr	r2, [pc, #300]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db6:	61d3      	str	r3, [r2, #28]
 8002db8:	4b49      	ldr	r3, [pc, #292]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc8:	4b46      	ldr	r3, [pc, #280]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d118      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd4:	4b43      	ldr	r3, [pc, #268]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a42      	ldr	r2, [pc, #264]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de0:	f7fe fc14 	bl	800160c <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de6:	e008      	b.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de8:	f7fe fc10 	bl	800160c <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b64      	cmp	r3, #100	@ 0x64
 8002df4:	d901      	bls.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e06d      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfa:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e06:	4b36      	ldr	r3, [pc, #216]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e0e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d02e      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d027      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e24:	4b2e      	ldr	r3, [pc, #184]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e2c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e34:	4b2c      	ldr	r3, [pc, #176]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e3a:	4a29      	ldr	r2, [pc, #164]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d014      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4a:	f7fe fbdf 	bl	800160c <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e50:	e00a      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e52:	f7fe fbdb 	bl	800160c <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e036      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6a:	6a1b      	ldr	r3, [r3, #32]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ee      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4917      	ldr	r1, [pc, #92]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e86:	7dfb      	ldrb	r3, [r7, #23]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d105      	bne.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	4a13      	ldr	r2, [pc, #76]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e96:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d008      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	490b      	ldr	r1, [pc, #44]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d008      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ec2:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	4904      	ldr	r1, [pc, #16]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40007000 	.word	0x40007000
 8002ee8:	42420440 	.word	0x42420440

08002eec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e041      	b.n	8002f82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d106      	bne.n	8002f18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe f970 	bl	80011f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3304      	adds	r3, #4
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	f000 fd38 	bl	80039a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d001      	beq.n	8002fa4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e032      	b.n	800300a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a18      	ldr	r2, [pc, #96]	@ (8003014 <HAL_TIM_Base_Start+0x88>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00e      	beq.n	8002fd4 <HAL_TIM_Base_Start+0x48>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fbe:	d009      	beq.n	8002fd4 <HAL_TIM_Base_Start+0x48>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <HAL_TIM_Base_Start+0x8c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d004      	beq.n	8002fd4 <HAL_TIM_Base_Start+0x48>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a13      	ldr	r2, [pc, #76]	@ (800301c <HAL_TIM_Base_Start+0x90>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d111      	bne.n	8002ff8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d010      	beq.n	8003008 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f042 0201 	orr.w	r2, r2, #1
 8002ff4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ff6:	e007      	b.n	8003008 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	40012c00 	.word	0x40012c00
 8003018:	40000400 	.word	0x40000400
 800301c:	40000800 	.word	0x40000800

08003020 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e041      	b.n	80030b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe f8b2 	bl	80011b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3304      	adds	r3, #4
 800305c:	4619      	mov	r1, r3
 800305e:	4610      	mov	r0, r2
 8003060:	f000 fc9e 	bl	80039a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d109      	bne.n	80030e4 <HAL_TIM_PWM_Start+0x24>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b01      	cmp	r3, #1
 80030da:	bf14      	ite	ne
 80030dc:	2301      	movne	r3, #1
 80030de:	2300      	moveq	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	e022      	b.n	800312a <HAL_TIM_PWM_Start+0x6a>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d109      	bne.n	80030fe <HAL_TIM_PWM_Start+0x3e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	bf14      	ite	ne
 80030f6:	2301      	movne	r3, #1
 80030f8:	2300      	moveq	r3, #0
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	e015      	b.n	800312a <HAL_TIM_PWM_Start+0x6a>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b08      	cmp	r3, #8
 8003102:	d109      	bne.n	8003118 <HAL_TIM_PWM_Start+0x58>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	bf14      	ite	ne
 8003110:	2301      	movne	r3, #1
 8003112:	2300      	moveq	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	e008      	b.n	800312a <HAL_TIM_PWM_Start+0x6a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b01      	cmp	r3, #1
 8003122:	bf14      	ite	ne
 8003124:	2301      	movne	r3, #1
 8003126:	2300      	moveq	r3, #0
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e05e      	b.n	80031f0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d104      	bne.n	8003142 <HAL_TIM_PWM_Start+0x82>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2202      	movs	r2, #2
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003140:	e013      	b.n	800316a <HAL_TIM_PWM_Start+0xaa>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b04      	cmp	r3, #4
 8003146:	d104      	bne.n	8003152 <HAL_TIM_PWM_Start+0x92>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2202      	movs	r2, #2
 800314c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003150:	e00b      	b.n	800316a <HAL_TIM_PWM_Start+0xaa>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	2b08      	cmp	r3, #8
 8003156:	d104      	bne.n	8003162 <HAL_TIM_PWM_Start+0xa2>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2202      	movs	r2, #2
 800315c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003160:	e003      	b.n	800316a <HAL_TIM_PWM_Start+0xaa>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2202      	movs	r2, #2
 8003166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2201      	movs	r2, #1
 8003170:	6839      	ldr	r1, [r7, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f000 fea0 	bl	8003eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a1e      	ldr	r2, [pc, #120]	@ (80031f8 <HAL_TIM_PWM_Start+0x138>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d107      	bne.n	8003192 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003190:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a18      	ldr	r2, [pc, #96]	@ (80031f8 <HAL_TIM_PWM_Start+0x138>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d00e      	beq.n	80031ba <HAL_TIM_PWM_Start+0xfa>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a4:	d009      	beq.n	80031ba <HAL_TIM_PWM_Start+0xfa>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a14      	ldr	r2, [pc, #80]	@ (80031fc <HAL_TIM_PWM_Start+0x13c>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d004      	beq.n	80031ba <HAL_TIM_PWM_Start+0xfa>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <HAL_TIM_PWM_Start+0x140>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d111      	bne.n	80031de <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2b06      	cmp	r3, #6
 80031ca:	d010      	beq.n	80031ee <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031dc:	e007      	b.n	80031ee <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0201 	orr.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40012c00 	.word	0x40012c00
 80031fc:	40000400 	.word	0x40000400
 8003200:	40000800 	.word	0x40000800

08003204 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e093      	b.n	8003340 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d106      	bne.n	8003232 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f7fd ff51 	bl	80010d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2202      	movs	r2, #2
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003248:	f023 0307 	bic.w	r3, r3, #7
 800324c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	3304      	adds	r3, #4
 8003256:	4619      	mov	r1, r3
 8003258:	4610      	mov	r0, r2
 800325a:	f000 fba1 	bl	80039a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	4313      	orrs	r3, r2
 800327e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003286:	f023 0303 	bic.w	r3, r3, #3
 800328a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	021b      	lsls	r3, r3, #8
 8003296:	4313      	orrs	r3, r2
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4313      	orrs	r3, r2
 800329c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80032a4:	f023 030c 	bic.w	r3, r3, #12
 80032a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80032b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	021b      	lsls	r3, r3, #8
 80032c0:	4313      	orrs	r3, r2
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	011a      	lsls	r2, r3, #4
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	031b      	lsls	r3, r3, #12
 80032d4:	4313      	orrs	r3, r2
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80032e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	011b      	lsls	r3, r3, #4
 80032ee:	4313      	orrs	r3, r2
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003358:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003360:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003368:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003370:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d110      	bne.n	800339a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d102      	bne.n	8003384 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800337e:	7b7b      	ldrb	r3, [r7, #13]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d001      	beq.n	8003388 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e069      	b.n	800345c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003398:	e031      	b.n	80033fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b04      	cmp	r3, #4
 800339e:	d110      	bne.n	80033c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80033a0:	7bbb      	ldrb	r3, [r7, #14]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d102      	bne.n	80033ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80033a6:	7b3b      	ldrb	r3, [r7, #12]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d001      	beq.n	80033b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e055      	b.n	800345c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033c0:	e01d      	b.n	80033fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d108      	bne.n	80033da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80033c8:	7bbb      	ldrb	r3, [r7, #14]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d105      	bne.n	80033da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80033ce:	7b7b      	ldrb	r3, [r7, #13]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d102      	bne.n	80033da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80033d4:	7b3b      	ldrb	r3, [r7, #12]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d001      	beq.n	80033de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e03e      	b.n	800345c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2202      	movs	r2, #2
 80033e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2202      	movs	r2, #2
 80033ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2202      	movs	r2, #2
 80033f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2202      	movs	r2, #2
 80033fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_TIM_Encoder_Start+0xc4>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	2b04      	cmp	r3, #4
 8003408:	d008      	beq.n	800341c <HAL_TIM_Encoder_Start+0xd4>
 800340a:	e00f      	b.n	800342c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2201      	movs	r2, #1
 8003412:	2100      	movs	r1, #0
 8003414:	4618      	mov	r0, r3
 8003416:	f000 fd4f 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 800341a:	e016      	b.n	800344a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2201      	movs	r2, #1
 8003422:	2104      	movs	r1, #4
 8003424:	4618      	mov	r0, r3
 8003426:	f000 fd47 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 800342a:	e00e      	b.n	800344a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2201      	movs	r2, #1
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f000 fd3f 	bl	8003eb8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2201      	movs	r2, #1
 8003440:	2104      	movs	r1, #4
 8003442:	4618      	mov	r0, r3
 8003444:	f000 fd38 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 8003448:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f042 0201 	orr.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d020      	beq.n	80034c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d01b      	beq.n	80034c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f06f 0202 	mvn.w	r2, #2
 8003498:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	f003 0303 	and.w	r3, r3, #3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fa5a 	bl	8003968 <HAL_TIM_IC_CaptureCallback>
 80034b4:	e005      	b.n	80034c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 fa4d 	bl	8003956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 fa5c 	bl	800397a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d020      	beq.n	8003514 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d01b      	beq.n	8003514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f06f 0204 	mvn.w	r2, #4
 80034e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2202      	movs	r2, #2
 80034ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fa34 	bl	8003968 <HAL_TIM_IC_CaptureCallback>
 8003500:	e005      	b.n	800350e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 fa27 	bl	8003956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 fa36 	bl	800397a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d020      	beq.n	8003560 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d01b      	beq.n	8003560 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0208 	mvn.w	r2, #8
 8003530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2204      	movs	r2, #4
 8003536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fa0e 	bl	8003968 <HAL_TIM_IC_CaptureCallback>
 800354c:	e005      	b.n	800355a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 fa01 	bl	8003956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fa10 	bl	800397a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	2b00      	cmp	r3, #0
 8003568:	d020      	beq.n	80035ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b00      	cmp	r3, #0
 8003572:	d01b      	beq.n	80035ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f06f 0210 	mvn.w	r2, #16
 800357c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2208      	movs	r2, #8
 8003582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f9e8 	bl	8003968 <HAL_TIM_IC_CaptureCallback>
 8003598:	e005      	b.n	80035a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f9db 	bl	8003956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f9ea 	bl	800397a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00c      	beq.n	80035d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d007      	beq.n	80035d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0201 	mvn.w	r2, #1
 80035c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fd f9ac 	bl	8000928 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00c      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d007      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fced 	bl	8003fce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00c      	beq.n	8003618 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003604:	2b00      	cmp	r3, #0
 8003606:	d007      	beq.n	8003618 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f9ba 	bl	800398c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f003 0320 	and.w	r3, r3, #32
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00c      	beq.n	800363c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f003 0320 	and.w	r3, r3, #32
 8003628:	2b00      	cmp	r3, #0
 800362a:	d007      	beq.n	800363c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f06f 0220 	mvn.w	r2, #32
 8003634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 fcc0 	bl	8003fbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800363c:	bf00      	nop
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800365a:	2b01      	cmp	r3, #1
 800365c:	d101      	bne.n	8003662 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800365e:	2302      	movs	r3, #2
 8003660:	e0ae      	b.n	80037c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b0c      	cmp	r3, #12
 800366e:	f200 809f 	bhi.w	80037b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003672:	a201      	add	r2, pc, #4	@ (adr r2, 8003678 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003678:	080036ad 	.word	0x080036ad
 800367c:	080037b1 	.word	0x080037b1
 8003680:	080037b1 	.word	0x080037b1
 8003684:	080037b1 	.word	0x080037b1
 8003688:	080036ed 	.word	0x080036ed
 800368c:	080037b1 	.word	0x080037b1
 8003690:	080037b1 	.word	0x080037b1
 8003694:	080037b1 	.word	0x080037b1
 8003698:	0800372f 	.word	0x0800372f
 800369c:	080037b1 	.word	0x080037b1
 80036a0:	080037b1 	.word	0x080037b1
 80036a4:	080037b1 	.word	0x080037b1
 80036a8:	0800376f 	.word	0x0800376f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f9e2 	bl	8003a7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	699a      	ldr	r2, [r3, #24]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0208 	orr.w	r2, r2, #8
 80036c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	699a      	ldr	r2, [r3, #24]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0204 	bic.w	r2, r2, #4
 80036d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6999      	ldr	r1, [r3, #24]
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	619a      	str	r2, [r3, #24]
      break;
 80036ea:	e064      	b.n	80037b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68b9      	ldr	r1, [r7, #8]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fa28 	bl	8003b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699a      	ldr	r2, [r3, #24]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699a      	ldr	r2, [r3, #24]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6999      	ldr	r1, [r3, #24]
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	021a      	lsls	r2, r3, #8
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	619a      	str	r2, [r3, #24]
      break;
 800372c:	e043      	b.n	80037b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	4618      	mov	r0, r3
 8003736:	f000 fa71 	bl	8003c1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69da      	ldr	r2, [r3, #28]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f042 0208 	orr.w	r2, r2, #8
 8003748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	69da      	ldr	r2, [r3, #28]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0204 	bic.w	r2, r2, #4
 8003758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69d9      	ldr	r1, [r3, #28]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	691a      	ldr	r2, [r3, #16]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	61da      	str	r2, [r3, #28]
      break;
 800376c:	e023      	b.n	80037b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fabb 	bl	8003cf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69da      	ldr	r2, [r3, #28]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	69da      	ldr	r2, [r3, #28]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	69d9      	ldr	r1, [r3, #28]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	021a      	lsls	r2, r3, #8
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	61da      	str	r2, [r3, #28]
      break;
 80037ae:	e002      	b.n	80037b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	75fb      	strb	r3, [r7, #23]
      break;
 80037b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037be:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d101      	bne.n	80037e4 <HAL_TIM_ConfigClockSource+0x1c>
 80037e0:	2302      	movs	r3, #2
 80037e2:	e0b4      	b.n	800394e <HAL_TIM_ConfigClockSource+0x186>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800380a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381c:	d03e      	beq.n	800389c <HAL_TIM_ConfigClockSource+0xd4>
 800381e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003822:	f200 8087 	bhi.w	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 8003826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800382a:	f000 8086 	beq.w	800393a <HAL_TIM_ConfigClockSource+0x172>
 800382e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003832:	d87f      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 8003834:	2b70      	cmp	r3, #112	@ 0x70
 8003836:	d01a      	beq.n	800386e <HAL_TIM_ConfigClockSource+0xa6>
 8003838:	2b70      	cmp	r3, #112	@ 0x70
 800383a:	d87b      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 800383c:	2b60      	cmp	r3, #96	@ 0x60
 800383e:	d050      	beq.n	80038e2 <HAL_TIM_ConfigClockSource+0x11a>
 8003840:	2b60      	cmp	r3, #96	@ 0x60
 8003842:	d877      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 8003844:	2b50      	cmp	r3, #80	@ 0x50
 8003846:	d03c      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0xfa>
 8003848:	2b50      	cmp	r3, #80	@ 0x50
 800384a:	d873      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 800384c:	2b40      	cmp	r3, #64	@ 0x40
 800384e:	d058      	beq.n	8003902 <HAL_TIM_ConfigClockSource+0x13a>
 8003850:	2b40      	cmp	r3, #64	@ 0x40
 8003852:	d86f      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 8003854:	2b30      	cmp	r3, #48	@ 0x30
 8003856:	d064      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0x15a>
 8003858:	2b30      	cmp	r3, #48	@ 0x30
 800385a:	d86b      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 800385c:	2b20      	cmp	r3, #32
 800385e:	d060      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0x15a>
 8003860:	2b20      	cmp	r3, #32
 8003862:	d867      	bhi.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 8003864:	2b00      	cmp	r3, #0
 8003866:	d05c      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0x15a>
 8003868:	2b10      	cmp	r3, #16
 800386a:	d05a      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0x15a>
 800386c:	e062      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800387e:	f000 fafc 	bl	8003e7a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003890:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	609a      	str	r2, [r3, #8]
      break;
 800389a:	e04f      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038ac:	f000 fae5 	bl	8003e7a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038be:	609a      	str	r2, [r3, #8]
      break;
 80038c0:	e03c      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ce:	461a      	mov	r2, r3
 80038d0:	f000 fa5c 	bl	8003d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2150      	movs	r1, #80	@ 0x50
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fab3 	bl	8003e46 <TIM_ITRx_SetConfig>
      break;
 80038e0:	e02c      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ee:	461a      	mov	r2, r3
 80038f0:	f000 fa7a 	bl	8003de8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2160      	movs	r1, #96	@ 0x60
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 faa3 	bl	8003e46 <TIM_ITRx_SetConfig>
      break;
 8003900:	e01c      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800390e:	461a      	mov	r2, r3
 8003910:	f000 fa3c 	bl	8003d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2140      	movs	r1, #64	@ 0x40
 800391a:	4618      	mov	r0, r3
 800391c:	f000 fa93 	bl	8003e46 <TIM_ITRx_SetConfig>
      break;
 8003920:	e00c      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4619      	mov	r1, r3
 800392c:	4610      	mov	r0, r2
 800392e:	f000 fa8a 	bl	8003e46 <TIM_ITRx_SetConfig>
      break;
 8003932:	e003      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	73fb      	strb	r3, [r7, #15]
      break;
 8003938:	e000      	b.n	800393c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800393a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800394c:	7bfb      	ldrb	r3, [r7, #15]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr

0800397a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr

0800398c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr
	...

080039a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003a70 <TIM_Base_SetConfig+0xd0>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d00b      	beq.n	80039d0 <TIM_Base_SetConfig+0x30>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039be:	d007      	beq.n	80039d0 <TIM_Base_SetConfig+0x30>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003a74 <TIM_Base_SetConfig+0xd4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d003      	beq.n	80039d0 <TIM_Base_SetConfig+0x30>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003a78 <TIM_Base_SetConfig+0xd8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d108      	bne.n	80039e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a22      	ldr	r2, [pc, #136]	@ (8003a70 <TIM_Base_SetConfig+0xd0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00b      	beq.n	8003a02 <TIM_Base_SetConfig+0x62>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f0:	d007      	beq.n	8003a02 <TIM_Base_SetConfig+0x62>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a74 <TIM_Base_SetConfig+0xd4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d003      	beq.n	8003a02 <TIM_Base_SetConfig+0x62>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003a78 <TIM_Base_SetConfig+0xd8>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d108      	bne.n	8003a14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a70 <TIM_Base_SetConfig+0xd0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d103      	bne.n	8003a48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d005      	beq.n	8003a66 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	f023 0201 	bic.w	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	611a      	str	r2, [r3, #16]
  }
}
 8003a66:	bf00      	nop
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40000400 	.word	0x40000400
 8003a78:	40000800 	.word	0x40000800

08003a7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	f023 0201 	bic.w	r2, r3, #1
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f023 0303 	bic.w	r3, r3, #3
 8003ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f023 0302 	bic.w	r3, r3, #2
 8003ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8003b44 <TIM_OC1_SetConfig+0xc8>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d10c      	bne.n	8003af2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f023 0308 	bic.w	r3, r3, #8
 8003ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f023 0304 	bic.w	r3, r3, #4
 8003af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a13      	ldr	r2, [pc, #76]	@ (8003b44 <TIM_OC1_SetConfig+0xc8>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d111      	bne.n	8003b1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	621a      	str	r2, [r3, #32]
}
 8003b38:	bf00      	nop
 8003b3a:	371c      	adds	r7, #28
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40012c00 	.word	0x40012c00

08003b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f023 0210 	bic.w	r2, r3, #16
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	021b      	lsls	r3, r3, #8
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f023 0320 	bic.w	r3, r3, #32
 8003b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c18 <TIM_OC2_SetConfig+0xd0>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d10d      	bne.n	8003bc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a14      	ldr	r2, [pc, #80]	@ (8003c18 <TIM_OC2_SetConfig+0xd0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d113      	bne.n	8003bf4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	621a      	str	r2, [r3, #32]
}
 8003c0e:	bf00      	nop
 8003c10:	371c      	adds	r7, #28
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	40012c00 	.word	0x40012c00

08003c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0303 	bic.w	r3, r3, #3
 8003c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a1d      	ldr	r2, [pc, #116]	@ (8003cec <TIM_OC3_SetConfig+0xd0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d10d      	bne.n	8003c96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a14      	ldr	r2, [pc, #80]	@ (8003cec <TIM_OC3_SetConfig+0xd0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d113      	bne.n	8003cc6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	621a      	str	r2, [r3, #32]
}
 8003ce0:	bf00      	nop
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	40012c00 	.word	0x40012c00

08003cf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	021b      	lsls	r3, r3, #8
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	031b      	lsls	r3, r3, #12
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8003d88 <TIM_OC4_SetConfig+0x98>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d109      	bne.n	8003d64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	019b      	lsls	r3, r3, #6
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	621a      	str	r2, [r3, #32]
}
 8003d7e:	bf00      	nop
 8003d80:	371c      	adds	r7, #28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr
 8003d88:	40012c00 	.word	0x40012c00

08003d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	f023 0201 	bic.w	r2, r3, #1
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f023 030a 	bic.w	r3, r3, #10
 8003dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	621a      	str	r2, [r3, #32]
}
 8003dde:	bf00      	nop
 8003de0:	371c      	adds	r7, #28
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f023 0210 	bic.w	r2, r3, #16
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	031b      	lsls	r3, r3, #12
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e24:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	621a      	str	r2, [r3, #32]
}
 8003e3c:	bf00      	nop
 8003e3e:	371c      	adds	r7, #28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b085      	sub	sp, #20
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f043 0307 	orr.w	r3, r3, #7
 8003e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	609a      	str	r2, [r3, #8]
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr

08003e7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b087      	sub	sp, #28
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	021a      	lsls	r2, r3, #8
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	609a      	str	r2, [r3, #8]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr

08003eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b087      	sub	sp, #28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	2201      	movs	r2, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a1a      	ldr	r2, [r3, #32]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	401a      	ands	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1a      	ldr	r2, [r3, #32]
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	621a      	str	r2, [r3, #32]
}
 8003ef6:	bf00      	nop
 8003ef8:	371c      	adds	r7, #28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d101      	bne.n	8003f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f14:	2302      	movs	r3, #2
 8003f16:	e046      	b.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a16      	ldr	r2, [pc, #88]	@ (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d00e      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f64:	d009      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a12      	ldr	r2, [pc, #72]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d004      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a10      	ldr	r2, [pc, #64]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d10c      	bne.n	8003f94 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr
 8003fb0:	40012c00 	.word	0x40012c00
 8003fb4:	40000400 	.word	0x40000400
 8003fb8:	40000800 	.word	0x40000800

08003fbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr

08003fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e042      	b.n	8004078 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd f944 	bl	8001294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2224      	movs	r2, #36	@ 0x24
 8004010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 fdb7 	bl	8004b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695a      	ldr	r2, [r3, #20]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68da      	ldr	r2, [r3, #12]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2220      	movs	r2, #32
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08a      	sub	sp, #40	@ 0x28
 8004084:	af02      	add	r7, sp, #8
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	603b      	str	r3, [r7, #0]
 800408c:	4613      	mov	r3, r2
 800408e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b20      	cmp	r3, #32
 800409e:	d175      	bne.n	800418c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <HAL_UART_Transmit+0x2c>
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e06e      	b.n	800418e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2221      	movs	r2, #33	@ 0x21
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040be:	f7fd faa5 	bl	800160c <HAL_GetTick>
 80040c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	88fa      	ldrh	r2, [r7, #6]
 80040c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	88fa      	ldrh	r2, [r7, #6]
 80040ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d8:	d108      	bne.n	80040ec <HAL_UART_Transmit+0x6c>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d104      	bne.n	80040ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040e2:	2300      	movs	r3, #0
 80040e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	61bb      	str	r3, [r7, #24]
 80040ea:	e003      	b.n	80040f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040f0:	2300      	movs	r3, #0
 80040f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040f4:	e02e      	b.n	8004154 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2200      	movs	r2, #0
 80040fe:	2180      	movs	r1, #128	@ 0x80
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fb1c 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e03a      	b.n	800418e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10b      	bne.n	8004136 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	461a      	mov	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800412c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	3302      	adds	r3, #2
 8004132:	61bb      	str	r3, [r7, #24]
 8004134:	e007      	b.n	8004146 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	781a      	ldrb	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	3301      	adds	r3, #1
 8004144:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800414a:	b29b      	uxth	r3, r3
 800414c:	3b01      	subs	r3, #1
 800414e:	b29a      	uxth	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1cb      	bne.n	80040f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	2200      	movs	r2, #0
 8004166:	2140      	movs	r1, #64	@ 0x40
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fae8 	bl	800473e <UART_WaitOnFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d005      	beq.n	8004180 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e006      	b.n	800418e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	e000      	b.n	800418e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800418c:	2302      	movs	r3, #2
  }
}
 800418e:	4618      	mov	r0, r3
 8004190:	3720      	adds	r7, #32
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	4613      	mov	r3, r2
 80041a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	d112      	bne.n	80041d6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <HAL_UART_Receive_IT+0x26>
 80041b6:	88fb      	ldrh	r3, [r7, #6]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e00b      	b.n	80041d8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	461a      	mov	r2, r3
 80041ca:	68b9      	ldr	r1, [r7, #8]
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fb0f 	bl	80047f0 <UART_Start_Receive_IT>
 80041d2:	4603      	mov	r3, r0
 80041d4:	e000      	b.n	80041d8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041d6:	2302      	movs	r3, #2
  }
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b0ba      	sub	sp, #232	@ 0xe8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004206:	2300      	movs	r3, #0
 8004208:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800420c:	2300      	movs	r3, #0
 800420e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800421e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10f      	bne.n	8004246 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	d009      	beq.n	8004246 <HAL_UART_IRQHandler+0x66>
 8004232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004236:	f003 0320 	and.w	r3, r3, #32
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fbec 	bl	8004a1c <UART_Receive_IT>
      return;
 8004244:	e25b      	b.n	80046fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004246:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800424a:	2b00      	cmp	r3, #0
 800424c:	f000 80de 	beq.w	800440c <HAL_UART_IRQHandler+0x22c>
 8004250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d106      	bne.n	800426a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800425c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004260:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 80d1 	beq.w	800440c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800426a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <HAL_UART_IRQHandler+0xae>
 8004276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800427a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004286:	f043 0201 	orr.w	r2, r3, #1
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800428e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00b      	beq.n	80042b2 <HAL_UART_IRQHandler+0xd2>
 800429a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042aa:	f043 0202 	orr.w	r2, r3, #2
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00b      	beq.n	80042d6 <HAL_UART_IRQHandler+0xf6>
 80042be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ce:	f043 0204 	orr.w	r2, r3, #4
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d011      	beq.n	8004306 <HAL_UART_IRQHandler+0x126>
 80042e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d105      	bne.n	80042fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	f043 0208 	orr.w	r2, r3, #8
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 81f2 	beq.w	80046f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_UART_IRQHandler+0x14e>
 800431c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 fb77 	bl	8004a1c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf14      	ite	ne
 800433c:	2301      	movne	r3, #1
 800433e:	2300      	moveq	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d103      	bne.n	800435a <HAL_UART_IRQHandler+0x17a>
 8004352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004356:	2b00      	cmp	r3, #0
 8004358:	d04f      	beq.n	80043fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fa81 	bl	8004862 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d041      	beq.n	80043f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	3314      	adds	r3, #20
 8004374:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800437c:	e853 3f00 	ldrex	r3, [r3]
 8004380:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004384:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800438c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3314      	adds	r3, #20
 8004396:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800439a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800439e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80043a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80043aa:	e841 2300 	strex	r3, r2, [r1]
 80043ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80043b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1d9      	bne.n	800436e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d013      	beq.n	80043ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c6:	4a7e      	ldr	r2, [pc, #504]	@ (80045c0 <HAL_UART_IRQHandler+0x3e0>)
 80043c8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7fd fe90 	bl	80020f4 <HAL_DMA_Abort_IT>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d016      	beq.n	8004408 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80043e4:	4610      	mov	r0, r2
 80043e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e8:	e00e      	b.n	8004408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f993 	bl	8004716 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f0:	e00a      	b.n	8004408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f98f 	bl	8004716 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f8:	e006      	b.n	8004408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 f98b 	bl	8004716 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004406:	e175      	b.n	80046f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004408:	bf00      	nop
    return;
 800440a:	e173      	b.n	80046f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004410:	2b01      	cmp	r3, #1
 8004412:	f040 814f 	bne.w	80046b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800441a:	f003 0310 	and.w	r3, r3, #16
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 8148 	beq.w	80046b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004428:	f003 0310 	and.w	r3, r3, #16
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 8141 	beq.w	80046b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60bb      	str	r3, [r7, #8]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	60bb      	str	r3, [r7, #8]
 8004446:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 80b6 	beq.w	80045c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004464:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 8145 	beq.w	80046f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004472:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004476:	429a      	cmp	r2, r3
 8004478:	f080 813e 	bcs.w	80046f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004482:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	2b20      	cmp	r3, #32
 800448c:	f000 8088 	beq.w	80045a0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800449e:	e853 3f00 	ldrex	r3, [r3]
 80044a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80044a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	330c      	adds	r3, #12
 80044b8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044bc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80044c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044cc:	e841 2300 	strex	r3, r2, [r1]
 80044d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80044d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1d9      	bne.n	8004490 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	3314      	adds	r3, #20
 80044e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044e6:	e853 3f00 	ldrex	r3, [r3]
 80044ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044ee:	f023 0301 	bic.w	r3, r3, #1
 80044f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3314      	adds	r3, #20
 80044fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004500:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004504:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004508:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004512:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e1      	bne.n	80044dc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3314      	adds	r3, #20
 800451e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004520:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004522:	e853 3f00 	ldrex	r3, [r3]
 8004526:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800452a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800452e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3314      	adds	r3, #20
 8004538:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800453c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800453e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004540:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004542:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004544:	e841 2300 	strex	r3, r2, [r1]
 8004548:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800454a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1e3      	bne.n	8004518 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004568:	e853 3f00 	ldrex	r3, [r3]
 800456c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800456e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004570:	f023 0310 	bic.w	r3, r3, #16
 8004574:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004582:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004584:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004588:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800458a:	e841 2300 	strex	r3, r2, [r1]
 800458e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004590:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1e3      	bne.n	800455e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459a:	4618      	mov	r0, r3
 800459c:	f7fd fd6f 	bl	800207e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	4619      	mov	r1, r3
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f8b6 	bl	8004728 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045bc:	e09c      	b.n	80046f8 <HAL_UART_IRQHandler+0x518>
 80045be:	bf00      	nop
 80045c0:	08004927 	.word	0x08004927
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 808e 	beq.w	80046fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80045e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 8089 	beq.w	80046fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	330c      	adds	r3, #12
 80045f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	e853 3f00 	ldrex	r3, [r3]
 80045f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004600:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	330c      	adds	r3, #12
 800460a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800460e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004610:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004612:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800461c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1e3      	bne.n	80045ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	3314      	adds	r3, #20
 8004628:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	e853 3f00 	ldrex	r3, [r3]
 8004630:	623b      	str	r3, [r7, #32]
   return(result);
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	f023 0301 	bic.w	r3, r3, #1
 8004638:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3314      	adds	r3, #20
 8004642:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004646:	633a      	str	r2, [r7, #48]	@ 0x30
 8004648:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800464c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800464e:	e841 2300 	strex	r3, r2, [r1]
 8004652:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1e3      	bne.n	8004622 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2220      	movs	r2, #32
 800465e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	330c      	adds	r3, #12
 800466e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	e853 3f00 	ldrex	r3, [r3]
 8004676:	60fb      	str	r3, [r7, #12]
   return(result);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f023 0310 	bic.w	r3, r3, #16
 800467e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	330c      	adds	r3, #12
 8004688:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800468c:	61fa      	str	r2, [r7, #28]
 800468e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	69b9      	ldr	r1, [r7, #24]
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	617b      	str	r3, [r7, #20]
   return(result);
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e3      	bne.n	8004668 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80046aa:	4619      	mov	r1, r3
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f83b 	bl	8004728 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046b2:	e023      	b.n	80046fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d009      	beq.n	80046d4 <HAL_UART_IRQHandler+0x4f4>
 80046c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f93e 	bl	800494e <UART_Transmit_IT>
    return;
 80046d2:	e014      	b.n	80046fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00e      	beq.n	80046fe <HAL_UART_IRQHandler+0x51e>
 80046e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d008      	beq.n	80046fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 f97d 	bl	80049ec <UART_EndTransmit_IT>
    return;
 80046f2:	e004      	b.n	80046fe <HAL_UART_IRQHandler+0x51e>
    return;
 80046f4:	bf00      	nop
 80046f6:	e002      	b.n	80046fe <HAL_UART_IRQHandler+0x51e>
      return;
 80046f8:	bf00      	nop
 80046fa:	e000      	b.n	80046fe <HAL_UART_IRQHandler+0x51e>
      return;
 80046fc:	bf00      	nop
  }
}
 80046fe:	37e8      	adds	r7, #232	@ 0xe8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	bc80      	pop	{r7}
 8004714:	4770      	bx	lr

08004716 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr

08004728 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b086      	sub	sp, #24
 8004742:	af00      	add	r7, sp, #0
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	4613      	mov	r3, r2
 800474c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800474e:	e03b      	b.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004756:	d037      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004758:	f7fc ff58 	bl	800160c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	6a3a      	ldr	r2, [r7, #32]
 8004764:	429a      	cmp	r2, r3
 8004766:	d302      	bcc.n	800476e <UART_WaitOnFlagUntilTimeout+0x30>
 8004768:	6a3b      	ldr	r3, [r7, #32]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e03a      	b.n	80047e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f003 0304 	and.w	r3, r3, #4
 800477c:	2b00      	cmp	r3, #0
 800477e:	d023      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b80      	cmp	r3, #128	@ 0x80
 8004784:	d020      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b40      	cmp	r3, #64	@ 0x40
 800478a:	d01d      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b08      	cmp	r3, #8
 8004798:	d116      	bne.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800479a:	2300      	movs	r3, #0
 800479c:	617b      	str	r3, [r7, #20]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	617b      	str	r3, [r7, #20]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	617b      	str	r3, [r7, #20]
 80047ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f856 	bl	8004862 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2208      	movs	r2, #8
 80047ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e00f      	b.n	80047e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	4013      	ands	r3, r2
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	bf0c      	ite	eq
 80047d8:	2301      	moveq	r3, #1
 80047da:	2300      	movne	r3, #0
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	461a      	mov	r2, r3
 80047e0:	79fb      	ldrb	r3, [r7, #7]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d0b4      	beq.n	8004750 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	88fa      	ldrh	r2, [r7, #6]
 800480e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2222      	movs	r2, #34	@ 0x22
 800481a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004834:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695a      	ldr	r2, [r3, #20]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0220 	orr.w	r2, r2, #32
 8004854:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr

08004862 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004862:	b480      	push	{r7}
 8004864:	b095      	sub	sp, #84	@ 0x54
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	330c      	adds	r3, #12
 8004870:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004874:	e853 3f00 	ldrex	r3, [r3]
 8004878:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800487a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004880:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800488a:	643a      	str	r2, [r7, #64]	@ 0x40
 800488c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004890:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004892:	e841 2300 	strex	r3, r2, [r1]
 8004896:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1e5      	bne.n	800486a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3314      	adds	r3, #20
 80048a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a6:	6a3b      	ldr	r3, [r7, #32]
 80048a8:	e853 3f00 	ldrex	r3, [r3]
 80048ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	f023 0301 	bic.w	r3, r3, #1
 80048b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c6:	e841 2300 	strex	r3, r2, [r1]
 80048ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e5      	bne.n	800489e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d119      	bne.n	800490e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f023 0310 	bic.w	r3, r3, #16
 80048f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048fa:	61ba      	str	r2, [r7, #24]
 80048fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6979      	ldr	r1, [r7, #20]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	613b      	str	r3, [r7, #16]
   return(result);
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e5      	bne.n	80048da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800491c:	bf00      	nop
 800491e:	3754      	adds	r7, #84	@ 0x54
 8004920:	46bd      	mov	sp, r7
 8004922:	bc80      	pop	{r7}
 8004924:	4770      	bx	lr

08004926 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b084      	sub	sp, #16
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004932:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f7ff fee8 	bl	8004716 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b21      	cmp	r3, #33	@ 0x21
 8004960:	d13e      	bne.n	80049e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496a:	d114      	bne.n	8004996 <UART_Transmit_IT+0x48>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d110      	bne.n	8004996 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004988:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	1c9a      	adds	r2, r3, #2
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	621a      	str	r2, [r3, #32]
 8004994:	e008      	b.n	80049a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	1c59      	adds	r1, r3, #1
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6211      	str	r1, [r2, #32]
 80049a0:	781a      	ldrb	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	4619      	mov	r1, r3
 80049b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10f      	bne.n	80049dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80049ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049dc:	2300      	movs	r3, #0
 80049de:	e000      	b.n	80049e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049e0:	2302      	movs	r3, #2
  }
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr

080049ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a02:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff fe79 	bl	8004704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08c      	sub	sp, #48	@ 0x30
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b22      	cmp	r3, #34	@ 0x22
 8004a2e:	f040 80ae 	bne.w	8004b8e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3a:	d117      	bne.n	8004a6c <UART_Receive_IT+0x50>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d113      	bne.n	8004a6c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a64:	1c9a      	adds	r2, r3, #2
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a6a:	e026      	b.n	8004aba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004a72:	2300      	movs	r3, #0
 8004a74:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7e:	d007      	beq.n	8004a90 <UART_Receive_IT+0x74>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10a      	bne.n	8004a9e <UART_Receive_IT+0x82>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d106      	bne.n	8004a9e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	e008      	b.n	8004ab0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d15d      	bne.n	8004b8a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68da      	ldr	r2, [r3, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 0220 	bic.w	r2, r2, #32
 8004adc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004aec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695a      	ldr	r2, [r3, #20]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0201 	bic.w	r2, r2, #1
 8004afc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d135      	bne.n	8004b80 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	330c      	adds	r3, #12
 8004b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	e853 3f00 	ldrex	r3, [r3]
 8004b28:	613b      	str	r3, [r7, #16]
   return(result);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f023 0310 	bic.w	r3, r3, #16
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	330c      	adds	r3, #12
 8004b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3a:	623a      	str	r2, [r7, #32]
 8004b3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3e:	69f9      	ldr	r1, [r7, #28]
 8004b40:	6a3a      	ldr	r2, [r7, #32]
 8004b42:	e841 2300 	strex	r3, r2, [r1]
 8004b46:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e5      	bne.n	8004b1a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b10      	cmp	r3, #16
 8004b5a:	d10a      	bne.n	8004b72 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b76:	4619      	mov	r1, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff fdd5 	bl	8004728 <HAL_UARTEx_RxEventCallback>
 8004b7e:	e002      	b.n	8004b86 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f7fb fced 	bl	8000560 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b86:	2300      	movs	r3, #0
 8004b88:	e002      	b.n	8004b90 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	e000      	b.n	8004b90 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004b8e:	2302      	movs	r3, #2
  }
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3730      	adds	r7, #48	@ 0x30
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	695b      	ldr	r3, [r3, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004bd2:	f023 030c 	bic.w	r3, r3, #12
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6812      	ldr	r2, [r2, #0]
 8004bda:	68b9      	ldr	r1, [r7, #8]
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a2c      	ldr	r2, [pc, #176]	@ (8004cac <UART_SetConfig+0x114>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d103      	bne.n	8004c08 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c00:	f7fe f88c 	bl	8002d1c <HAL_RCC_GetPCLK2Freq>
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	e002      	b.n	8004c0e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c08:	f7fe f874 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8004c0c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	4613      	mov	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	009a      	lsls	r2, r3, #2
 8004c18:	441a      	add	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c24:	4a22      	ldr	r2, [pc, #136]	@ (8004cb0 <UART_SetConfig+0x118>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	095b      	lsrs	r3, r3, #5
 8004c2c:	0119      	lsls	r1, r3, #4
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	4613      	mov	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4413      	add	r3, r2
 8004c36:	009a      	lsls	r2, r3, #2
 8004c38:	441a      	add	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c44:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb0 <UART_SetConfig+0x118>)
 8004c46:	fba3 0302 	umull	r0, r3, r3, r2
 8004c4a:	095b      	lsrs	r3, r3, #5
 8004c4c:	2064      	movs	r0, #100	@ 0x64
 8004c4e:	fb00 f303 	mul.w	r3, r0, r3
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	3332      	adds	r3, #50	@ 0x32
 8004c58:	4a15      	ldr	r2, [pc, #84]	@ (8004cb0 <UART_SetConfig+0x118>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	095b      	lsrs	r3, r3, #5
 8004c60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c64:	4419      	add	r1, r3
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009a      	lsls	r2, r3, #2
 8004c70:	441a      	add	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb0 <UART_SetConfig+0x118>)
 8004c7e:	fba3 0302 	umull	r0, r3, r3, r2
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	2064      	movs	r0, #100	@ 0x64
 8004c86:	fb00 f303 	mul.w	r3, r0, r3
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	3332      	adds	r3, #50	@ 0x32
 8004c90:	4a07      	ldr	r2, [pc, #28]	@ (8004cb0 <UART_SetConfig+0x118>)
 8004c92:	fba2 2303 	umull	r2, r3, r2, r3
 8004c96:	095b      	lsrs	r3, r3, #5
 8004c98:	f003 020f 	and.w	r2, r3, #15
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	440a      	add	r2, r1
 8004ca2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ca4:	bf00      	nop
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40013800 	.word	0x40013800
 8004cb0:	51eb851f 	.word	0x51eb851f

08004cb4 <atoi>:
 8004cb4:	220a      	movs	r2, #10
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	f000 b91e 	b.w	8004ef8 <strtol>

08004cbc <std>:
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	b510      	push	{r4, lr}
 8004cc0:	4604      	mov	r4, r0
 8004cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8004cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cca:	6083      	str	r3, [r0, #8]
 8004ccc:	8181      	strh	r1, [r0, #12]
 8004cce:	6643      	str	r3, [r0, #100]	@ 0x64
 8004cd0:	81c2      	strh	r2, [r0, #14]
 8004cd2:	6183      	str	r3, [r0, #24]
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	2208      	movs	r2, #8
 8004cd8:	305c      	adds	r0, #92	@ 0x5c
 8004cda:	f000 f9a5 	bl	8005028 <memset>
 8004cde:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <std+0x58>)
 8004ce0:	6224      	str	r4, [r4, #32]
 8004ce2:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d18 <std+0x5c>)
 8004ce6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <std+0x60>)
 8004cea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004cec:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <std+0x64>)
 8004cee:	6323      	str	r3, [r4, #48]	@ 0x30
 8004cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d24 <std+0x68>)
 8004cf2:	429c      	cmp	r4, r3
 8004cf4:	d006      	beq.n	8004d04 <std+0x48>
 8004cf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004cfa:	4294      	cmp	r4, r2
 8004cfc:	d002      	beq.n	8004d04 <std+0x48>
 8004cfe:	33d0      	adds	r3, #208	@ 0xd0
 8004d00:	429c      	cmp	r4, r3
 8004d02:	d105      	bne.n	8004d10 <std+0x54>
 8004d04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d0c:	f000 b9be 	b.w	800508c <__retarget_lock_init_recursive>
 8004d10:	bd10      	pop	{r4, pc}
 8004d12:	bf00      	nop
 8004d14:	080058dd 	.word	0x080058dd
 8004d18:	080058ff 	.word	0x080058ff
 8004d1c:	08005937 	.word	0x08005937
 8004d20:	0800595b 	.word	0x0800595b
 8004d24:	20000284 	.word	0x20000284

08004d28 <stdio_exit_handler>:
 8004d28:	4a02      	ldr	r2, [pc, #8]	@ (8004d34 <stdio_exit_handler+0xc>)
 8004d2a:	4903      	ldr	r1, [pc, #12]	@ (8004d38 <stdio_exit_handler+0x10>)
 8004d2c:	4803      	ldr	r0, [pc, #12]	@ (8004d3c <stdio_exit_handler+0x14>)
 8004d2e:	f000 b8ed 	b.w	8004f0c <_fwalk_sglue>
 8004d32:	bf00      	nop
 8004d34:	20000054 	.word	0x20000054
 8004d38:	08005875 	.word	0x08005875
 8004d3c:	20000064 	.word	0x20000064

08004d40 <cleanup_stdio>:
 8004d40:	6841      	ldr	r1, [r0, #4]
 8004d42:	4b0c      	ldr	r3, [pc, #48]	@ (8004d74 <cleanup_stdio+0x34>)
 8004d44:	b510      	push	{r4, lr}
 8004d46:	4299      	cmp	r1, r3
 8004d48:	4604      	mov	r4, r0
 8004d4a:	d001      	beq.n	8004d50 <cleanup_stdio+0x10>
 8004d4c:	f000 fd92 	bl	8005874 <_fflush_r>
 8004d50:	68a1      	ldr	r1, [r4, #8]
 8004d52:	4b09      	ldr	r3, [pc, #36]	@ (8004d78 <cleanup_stdio+0x38>)
 8004d54:	4299      	cmp	r1, r3
 8004d56:	d002      	beq.n	8004d5e <cleanup_stdio+0x1e>
 8004d58:	4620      	mov	r0, r4
 8004d5a:	f000 fd8b 	bl	8005874 <_fflush_r>
 8004d5e:	68e1      	ldr	r1, [r4, #12]
 8004d60:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <cleanup_stdio+0x3c>)
 8004d62:	4299      	cmp	r1, r3
 8004d64:	d004      	beq.n	8004d70 <cleanup_stdio+0x30>
 8004d66:	4620      	mov	r0, r4
 8004d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d6c:	f000 bd82 	b.w	8005874 <_fflush_r>
 8004d70:	bd10      	pop	{r4, pc}
 8004d72:	bf00      	nop
 8004d74:	20000284 	.word	0x20000284
 8004d78:	200002ec 	.word	0x200002ec
 8004d7c:	20000354 	.word	0x20000354

08004d80 <global_stdio_init.part.0>:
 8004d80:	b510      	push	{r4, lr}
 8004d82:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <global_stdio_init.part.0+0x30>)
 8004d84:	4c0b      	ldr	r4, [pc, #44]	@ (8004db4 <global_stdio_init.part.0+0x34>)
 8004d86:	4a0c      	ldr	r2, [pc, #48]	@ (8004db8 <global_stdio_init.part.0+0x38>)
 8004d88:	4620      	mov	r0, r4
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	2104      	movs	r1, #4
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f7ff ff94 	bl	8004cbc <std>
 8004d94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d98:	2201      	movs	r2, #1
 8004d9a:	2109      	movs	r1, #9
 8004d9c:	f7ff ff8e 	bl	8004cbc <std>
 8004da0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004da4:	2202      	movs	r2, #2
 8004da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004daa:	2112      	movs	r1, #18
 8004dac:	f7ff bf86 	b.w	8004cbc <std>
 8004db0:	200003bc 	.word	0x200003bc
 8004db4:	20000284 	.word	0x20000284
 8004db8:	08004d29 	.word	0x08004d29

08004dbc <__sfp_lock_acquire>:
 8004dbc:	4801      	ldr	r0, [pc, #4]	@ (8004dc4 <__sfp_lock_acquire+0x8>)
 8004dbe:	f000 b966 	b.w	800508e <__retarget_lock_acquire_recursive>
 8004dc2:	bf00      	nop
 8004dc4:	200003c1 	.word	0x200003c1

08004dc8 <__sfp_lock_release>:
 8004dc8:	4801      	ldr	r0, [pc, #4]	@ (8004dd0 <__sfp_lock_release+0x8>)
 8004dca:	f000 b961 	b.w	8005090 <__retarget_lock_release_recursive>
 8004dce:	bf00      	nop
 8004dd0:	200003c1 	.word	0x200003c1

08004dd4 <__sinit>:
 8004dd4:	b510      	push	{r4, lr}
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	f7ff fff0 	bl	8004dbc <__sfp_lock_acquire>
 8004ddc:	6a23      	ldr	r3, [r4, #32]
 8004dde:	b11b      	cbz	r3, 8004de8 <__sinit+0x14>
 8004de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de4:	f7ff bff0 	b.w	8004dc8 <__sfp_lock_release>
 8004de8:	4b04      	ldr	r3, [pc, #16]	@ (8004dfc <__sinit+0x28>)
 8004dea:	6223      	str	r3, [r4, #32]
 8004dec:	4b04      	ldr	r3, [pc, #16]	@ (8004e00 <__sinit+0x2c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1f5      	bne.n	8004de0 <__sinit+0xc>
 8004df4:	f7ff ffc4 	bl	8004d80 <global_stdio_init.part.0>
 8004df8:	e7f2      	b.n	8004de0 <__sinit+0xc>
 8004dfa:	bf00      	nop
 8004dfc:	08004d41 	.word	0x08004d41
 8004e00:	200003bc 	.word	0x200003bc

08004e04 <_strtol_l.isra.0>:
 8004e04:	2b24      	cmp	r3, #36	@ 0x24
 8004e06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e0a:	4686      	mov	lr, r0
 8004e0c:	4690      	mov	r8, r2
 8004e0e:	d801      	bhi.n	8004e14 <_strtol_l.isra.0+0x10>
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d106      	bne.n	8004e22 <_strtol_l.isra.0+0x1e>
 8004e14:	f000 f910 	bl	8005038 <__errno>
 8004e18:	2316      	movs	r3, #22
 8004e1a:	6003      	str	r3, [r0, #0]
 8004e1c:	2000      	movs	r0, #0
 8004e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e22:	460d      	mov	r5, r1
 8004e24:	4833      	ldr	r0, [pc, #204]	@ (8004ef4 <_strtol_l.isra.0+0xf0>)
 8004e26:	462a      	mov	r2, r5
 8004e28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e2c:	5d06      	ldrb	r6, [r0, r4]
 8004e2e:	f016 0608 	ands.w	r6, r6, #8
 8004e32:	d1f8      	bne.n	8004e26 <_strtol_l.isra.0+0x22>
 8004e34:	2c2d      	cmp	r4, #45	@ 0x2d
 8004e36:	d110      	bne.n	8004e5a <_strtol_l.isra.0+0x56>
 8004e38:	2601      	movs	r6, #1
 8004e3a:	782c      	ldrb	r4, [r5, #0]
 8004e3c:	1c95      	adds	r5, r2, #2
 8004e3e:	f033 0210 	bics.w	r2, r3, #16
 8004e42:	d115      	bne.n	8004e70 <_strtol_l.isra.0+0x6c>
 8004e44:	2c30      	cmp	r4, #48	@ 0x30
 8004e46:	d10d      	bne.n	8004e64 <_strtol_l.isra.0+0x60>
 8004e48:	782a      	ldrb	r2, [r5, #0]
 8004e4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004e4e:	2a58      	cmp	r2, #88	@ 0x58
 8004e50:	d108      	bne.n	8004e64 <_strtol_l.isra.0+0x60>
 8004e52:	786c      	ldrb	r4, [r5, #1]
 8004e54:	3502      	adds	r5, #2
 8004e56:	2310      	movs	r3, #16
 8004e58:	e00a      	b.n	8004e70 <_strtol_l.isra.0+0x6c>
 8004e5a:	2c2b      	cmp	r4, #43	@ 0x2b
 8004e5c:	bf04      	itt	eq
 8004e5e:	782c      	ldrbeq	r4, [r5, #0]
 8004e60:	1c95      	addeq	r5, r2, #2
 8004e62:	e7ec      	b.n	8004e3e <_strtol_l.isra.0+0x3a>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1f6      	bne.n	8004e56 <_strtol_l.isra.0+0x52>
 8004e68:	2c30      	cmp	r4, #48	@ 0x30
 8004e6a:	bf14      	ite	ne
 8004e6c:	230a      	movne	r3, #10
 8004e6e:	2308      	moveq	r3, #8
 8004e70:	2200      	movs	r2, #0
 8004e72:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004e76:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8004e7a:	fbbc f9f3 	udiv	r9, ip, r3
 8004e7e:	4610      	mov	r0, r2
 8004e80:	fb03 ca19 	mls	sl, r3, r9, ip
 8004e84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004e88:	2f09      	cmp	r7, #9
 8004e8a:	d80f      	bhi.n	8004eac <_strtol_l.isra.0+0xa8>
 8004e8c:	463c      	mov	r4, r7
 8004e8e:	42a3      	cmp	r3, r4
 8004e90:	dd1b      	ble.n	8004eca <_strtol_l.isra.0+0xc6>
 8004e92:	1c57      	adds	r7, r2, #1
 8004e94:	d007      	beq.n	8004ea6 <_strtol_l.isra.0+0xa2>
 8004e96:	4581      	cmp	r9, r0
 8004e98:	d314      	bcc.n	8004ec4 <_strtol_l.isra.0+0xc0>
 8004e9a:	d101      	bne.n	8004ea0 <_strtol_l.isra.0+0x9c>
 8004e9c:	45a2      	cmp	sl, r4
 8004e9e:	db11      	blt.n	8004ec4 <_strtol_l.isra.0+0xc0>
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	fb00 4003 	mla	r0, r0, r3, r4
 8004ea6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004eaa:	e7eb      	b.n	8004e84 <_strtol_l.isra.0+0x80>
 8004eac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004eb0:	2f19      	cmp	r7, #25
 8004eb2:	d801      	bhi.n	8004eb8 <_strtol_l.isra.0+0xb4>
 8004eb4:	3c37      	subs	r4, #55	@ 0x37
 8004eb6:	e7ea      	b.n	8004e8e <_strtol_l.isra.0+0x8a>
 8004eb8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004ebc:	2f19      	cmp	r7, #25
 8004ebe:	d804      	bhi.n	8004eca <_strtol_l.isra.0+0xc6>
 8004ec0:	3c57      	subs	r4, #87	@ 0x57
 8004ec2:	e7e4      	b.n	8004e8e <_strtol_l.isra.0+0x8a>
 8004ec4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ec8:	e7ed      	b.n	8004ea6 <_strtol_l.isra.0+0xa2>
 8004eca:	1c53      	adds	r3, r2, #1
 8004ecc:	d108      	bne.n	8004ee0 <_strtol_l.isra.0+0xdc>
 8004ece:	2322      	movs	r3, #34	@ 0x22
 8004ed0:	4660      	mov	r0, ip
 8004ed2:	f8ce 3000 	str.w	r3, [lr]
 8004ed6:	f1b8 0f00 	cmp.w	r8, #0
 8004eda:	d0a0      	beq.n	8004e1e <_strtol_l.isra.0+0x1a>
 8004edc:	1e69      	subs	r1, r5, #1
 8004ede:	e006      	b.n	8004eee <_strtol_l.isra.0+0xea>
 8004ee0:	b106      	cbz	r6, 8004ee4 <_strtol_l.isra.0+0xe0>
 8004ee2:	4240      	negs	r0, r0
 8004ee4:	f1b8 0f00 	cmp.w	r8, #0
 8004ee8:	d099      	beq.n	8004e1e <_strtol_l.isra.0+0x1a>
 8004eea:	2a00      	cmp	r2, #0
 8004eec:	d1f6      	bne.n	8004edc <_strtol_l.isra.0+0xd8>
 8004eee:	f8c8 1000 	str.w	r1, [r8]
 8004ef2:	e794      	b.n	8004e1e <_strtol_l.isra.0+0x1a>
 8004ef4:	08005ddf 	.word	0x08005ddf

08004ef8 <strtol>:
 8004ef8:	4613      	mov	r3, r2
 8004efa:	460a      	mov	r2, r1
 8004efc:	4601      	mov	r1, r0
 8004efe:	4802      	ldr	r0, [pc, #8]	@ (8004f08 <strtol+0x10>)
 8004f00:	6800      	ldr	r0, [r0, #0]
 8004f02:	f7ff bf7f 	b.w	8004e04 <_strtol_l.isra.0>
 8004f06:	bf00      	nop
 8004f08:	20000060 	.word	0x20000060

08004f0c <_fwalk_sglue>:
 8004f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f10:	4607      	mov	r7, r0
 8004f12:	4688      	mov	r8, r1
 8004f14:	4614      	mov	r4, r2
 8004f16:	2600      	movs	r6, #0
 8004f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f20:	d505      	bpl.n	8004f2e <_fwalk_sglue+0x22>
 8004f22:	6824      	ldr	r4, [r4, #0]
 8004f24:	2c00      	cmp	r4, #0
 8004f26:	d1f7      	bne.n	8004f18 <_fwalk_sglue+0xc>
 8004f28:	4630      	mov	r0, r6
 8004f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f2e:	89ab      	ldrh	r3, [r5, #12]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d907      	bls.n	8004f44 <_fwalk_sglue+0x38>
 8004f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	d003      	beq.n	8004f44 <_fwalk_sglue+0x38>
 8004f3c:	4629      	mov	r1, r5
 8004f3e:	4638      	mov	r0, r7
 8004f40:	47c0      	blx	r8
 8004f42:	4306      	orrs	r6, r0
 8004f44:	3568      	adds	r5, #104	@ 0x68
 8004f46:	e7e9      	b.n	8004f1c <_fwalk_sglue+0x10>

08004f48 <iprintf>:
 8004f48:	b40f      	push	{r0, r1, r2, r3}
 8004f4a:	b507      	push	{r0, r1, r2, lr}
 8004f4c:	4906      	ldr	r1, [pc, #24]	@ (8004f68 <iprintf+0x20>)
 8004f4e:	ab04      	add	r3, sp, #16
 8004f50:	6808      	ldr	r0, [r1, #0]
 8004f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f56:	6881      	ldr	r1, [r0, #8]
 8004f58:	9301      	str	r3, [sp, #4]
 8004f5a:	f000 f8c1 	bl	80050e0 <_vfiprintf_r>
 8004f5e:	b003      	add	sp, #12
 8004f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f64:	b004      	add	sp, #16
 8004f66:	4770      	bx	lr
 8004f68:	20000060 	.word	0x20000060

08004f6c <_puts_r>:
 8004f6c:	6a03      	ldr	r3, [r0, #32]
 8004f6e:	b570      	push	{r4, r5, r6, lr}
 8004f70:	4605      	mov	r5, r0
 8004f72:	460e      	mov	r6, r1
 8004f74:	6884      	ldr	r4, [r0, #8]
 8004f76:	b90b      	cbnz	r3, 8004f7c <_puts_r+0x10>
 8004f78:	f7ff ff2c 	bl	8004dd4 <__sinit>
 8004f7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f7e:	07db      	lsls	r3, r3, #31
 8004f80:	d405      	bmi.n	8004f8e <_puts_r+0x22>
 8004f82:	89a3      	ldrh	r3, [r4, #12]
 8004f84:	0598      	lsls	r0, r3, #22
 8004f86:	d402      	bmi.n	8004f8e <_puts_r+0x22>
 8004f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f8a:	f000 f880 	bl	800508e <__retarget_lock_acquire_recursive>
 8004f8e:	89a3      	ldrh	r3, [r4, #12]
 8004f90:	0719      	lsls	r1, r3, #28
 8004f92:	d502      	bpl.n	8004f9a <_puts_r+0x2e>
 8004f94:	6923      	ldr	r3, [r4, #16]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d135      	bne.n	8005006 <_puts_r+0x9a>
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	f000 fd1f 	bl	80059e0 <__swsetup_r>
 8004fa2:	b380      	cbz	r0, 8005006 <_puts_r+0x9a>
 8004fa4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004fa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004faa:	07da      	lsls	r2, r3, #31
 8004fac:	d405      	bmi.n	8004fba <_puts_r+0x4e>
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	059b      	lsls	r3, r3, #22
 8004fb2:	d402      	bmi.n	8004fba <_puts_r+0x4e>
 8004fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fb6:	f000 f86b 	bl	8005090 <__retarget_lock_release_recursive>
 8004fba:	4628      	mov	r0, r5
 8004fbc:	bd70      	pop	{r4, r5, r6, pc}
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	da04      	bge.n	8004fcc <_puts_r+0x60>
 8004fc2:	69a2      	ldr	r2, [r4, #24]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	dc17      	bgt.n	8004ff8 <_puts_r+0x8c>
 8004fc8:	290a      	cmp	r1, #10
 8004fca:	d015      	beq.n	8004ff8 <_puts_r+0x8c>
 8004fcc:	6823      	ldr	r3, [r4, #0]
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	6022      	str	r2, [r4, #0]
 8004fd2:	7019      	strb	r1, [r3, #0]
 8004fd4:	68a3      	ldr	r3, [r4, #8]
 8004fd6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	60a3      	str	r3, [r4, #8]
 8004fde:	2900      	cmp	r1, #0
 8004fe0:	d1ed      	bne.n	8004fbe <_puts_r+0x52>
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	da11      	bge.n	800500a <_puts_r+0x9e>
 8004fe6:	4622      	mov	r2, r4
 8004fe8:	210a      	movs	r1, #10
 8004fea:	4628      	mov	r0, r5
 8004fec:	f000 fcb9 	bl	8005962 <__swbuf_r>
 8004ff0:	3001      	adds	r0, #1
 8004ff2:	d0d7      	beq.n	8004fa4 <_puts_r+0x38>
 8004ff4:	250a      	movs	r5, #10
 8004ff6:	e7d7      	b.n	8004fa8 <_puts_r+0x3c>
 8004ff8:	4622      	mov	r2, r4
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	f000 fcb1 	bl	8005962 <__swbuf_r>
 8005000:	3001      	adds	r0, #1
 8005002:	d1e7      	bne.n	8004fd4 <_puts_r+0x68>
 8005004:	e7ce      	b.n	8004fa4 <_puts_r+0x38>
 8005006:	3e01      	subs	r6, #1
 8005008:	e7e4      	b.n	8004fd4 <_puts_r+0x68>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	6022      	str	r2, [r4, #0]
 8005010:	220a      	movs	r2, #10
 8005012:	701a      	strb	r2, [r3, #0]
 8005014:	e7ee      	b.n	8004ff4 <_puts_r+0x88>
	...

08005018 <puts>:
 8005018:	4b02      	ldr	r3, [pc, #8]	@ (8005024 <puts+0xc>)
 800501a:	4601      	mov	r1, r0
 800501c:	6818      	ldr	r0, [r3, #0]
 800501e:	f7ff bfa5 	b.w	8004f6c <_puts_r>
 8005022:	bf00      	nop
 8005024:	20000060 	.word	0x20000060

08005028 <memset>:
 8005028:	4603      	mov	r3, r0
 800502a:	4402      	add	r2, r0
 800502c:	4293      	cmp	r3, r2
 800502e:	d100      	bne.n	8005032 <memset+0xa>
 8005030:	4770      	bx	lr
 8005032:	f803 1b01 	strb.w	r1, [r3], #1
 8005036:	e7f9      	b.n	800502c <memset+0x4>

08005038 <__errno>:
 8005038:	4b01      	ldr	r3, [pc, #4]	@ (8005040 <__errno+0x8>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	20000060 	.word	0x20000060

08005044 <__libc_init_array>:
 8005044:	b570      	push	{r4, r5, r6, lr}
 8005046:	2600      	movs	r6, #0
 8005048:	4d0c      	ldr	r5, [pc, #48]	@ (800507c <__libc_init_array+0x38>)
 800504a:	4c0d      	ldr	r4, [pc, #52]	@ (8005080 <__libc_init_array+0x3c>)
 800504c:	1b64      	subs	r4, r4, r5
 800504e:	10a4      	asrs	r4, r4, #2
 8005050:	42a6      	cmp	r6, r4
 8005052:	d109      	bne.n	8005068 <__libc_init_array+0x24>
 8005054:	f000 fe4a 	bl	8005cec <_init>
 8005058:	2600      	movs	r6, #0
 800505a:	4d0a      	ldr	r5, [pc, #40]	@ (8005084 <__libc_init_array+0x40>)
 800505c:	4c0a      	ldr	r4, [pc, #40]	@ (8005088 <__libc_init_array+0x44>)
 800505e:	1b64      	subs	r4, r4, r5
 8005060:	10a4      	asrs	r4, r4, #2
 8005062:	42a6      	cmp	r6, r4
 8005064:	d105      	bne.n	8005072 <__libc_init_array+0x2e>
 8005066:	bd70      	pop	{r4, r5, r6, pc}
 8005068:	f855 3b04 	ldr.w	r3, [r5], #4
 800506c:	4798      	blx	r3
 800506e:	3601      	adds	r6, #1
 8005070:	e7ee      	b.n	8005050 <__libc_init_array+0xc>
 8005072:	f855 3b04 	ldr.w	r3, [r5], #4
 8005076:	4798      	blx	r3
 8005078:	3601      	adds	r6, #1
 800507a:	e7f2      	b.n	8005062 <__libc_init_array+0x1e>
 800507c:	08005f1c 	.word	0x08005f1c
 8005080:	08005f1c 	.word	0x08005f1c
 8005084:	08005f1c 	.word	0x08005f1c
 8005088:	08005f20 	.word	0x08005f20

0800508c <__retarget_lock_init_recursive>:
 800508c:	4770      	bx	lr

0800508e <__retarget_lock_acquire_recursive>:
 800508e:	4770      	bx	lr

08005090 <__retarget_lock_release_recursive>:
 8005090:	4770      	bx	lr

08005092 <__sfputc_r>:
 8005092:	6893      	ldr	r3, [r2, #8]
 8005094:	b410      	push	{r4}
 8005096:	3b01      	subs	r3, #1
 8005098:	2b00      	cmp	r3, #0
 800509a:	6093      	str	r3, [r2, #8]
 800509c:	da07      	bge.n	80050ae <__sfputc_r+0x1c>
 800509e:	6994      	ldr	r4, [r2, #24]
 80050a0:	42a3      	cmp	r3, r4
 80050a2:	db01      	blt.n	80050a8 <__sfputc_r+0x16>
 80050a4:	290a      	cmp	r1, #10
 80050a6:	d102      	bne.n	80050ae <__sfputc_r+0x1c>
 80050a8:	bc10      	pop	{r4}
 80050aa:	f000 bc5a 	b.w	8005962 <__swbuf_r>
 80050ae:	6813      	ldr	r3, [r2, #0]
 80050b0:	1c58      	adds	r0, r3, #1
 80050b2:	6010      	str	r0, [r2, #0]
 80050b4:	7019      	strb	r1, [r3, #0]
 80050b6:	4608      	mov	r0, r1
 80050b8:	bc10      	pop	{r4}
 80050ba:	4770      	bx	lr

080050bc <__sfputs_r>:
 80050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050be:	4606      	mov	r6, r0
 80050c0:	460f      	mov	r7, r1
 80050c2:	4614      	mov	r4, r2
 80050c4:	18d5      	adds	r5, r2, r3
 80050c6:	42ac      	cmp	r4, r5
 80050c8:	d101      	bne.n	80050ce <__sfputs_r+0x12>
 80050ca:	2000      	movs	r0, #0
 80050cc:	e007      	b.n	80050de <__sfputs_r+0x22>
 80050ce:	463a      	mov	r2, r7
 80050d0:	4630      	mov	r0, r6
 80050d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050d6:	f7ff ffdc 	bl	8005092 <__sfputc_r>
 80050da:	1c43      	adds	r3, r0, #1
 80050dc:	d1f3      	bne.n	80050c6 <__sfputs_r+0xa>
 80050de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080050e0 <_vfiprintf_r>:
 80050e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e4:	460d      	mov	r5, r1
 80050e6:	4614      	mov	r4, r2
 80050e8:	4698      	mov	r8, r3
 80050ea:	4606      	mov	r6, r0
 80050ec:	b09d      	sub	sp, #116	@ 0x74
 80050ee:	b118      	cbz	r0, 80050f8 <_vfiprintf_r+0x18>
 80050f0:	6a03      	ldr	r3, [r0, #32]
 80050f2:	b90b      	cbnz	r3, 80050f8 <_vfiprintf_r+0x18>
 80050f4:	f7ff fe6e 	bl	8004dd4 <__sinit>
 80050f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050fa:	07d9      	lsls	r1, r3, #31
 80050fc:	d405      	bmi.n	800510a <_vfiprintf_r+0x2a>
 80050fe:	89ab      	ldrh	r3, [r5, #12]
 8005100:	059a      	lsls	r2, r3, #22
 8005102:	d402      	bmi.n	800510a <_vfiprintf_r+0x2a>
 8005104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005106:	f7ff ffc2 	bl	800508e <__retarget_lock_acquire_recursive>
 800510a:	89ab      	ldrh	r3, [r5, #12]
 800510c:	071b      	lsls	r3, r3, #28
 800510e:	d501      	bpl.n	8005114 <_vfiprintf_r+0x34>
 8005110:	692b      	ldr	r3, [r5, #16]
 8005112:	b99b      	cbnz	r3, 800513c <_vfiprintf_r+0x5c>
 8005114:	4629      	mov	r1, r5
 8005116:	4630      	mov	r0, r6
 8005118:	f000 fc62 	bl	80059e0 <__swsetup_r>
 800511c:	b170      	cbz	r0, 800513c <_vfiprintf_r+0x5c>
 800511e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005120:	07dc      	lsls	r4, r3, #31
 8005122:	d504      	bpl.n	800512e <_vfiprintf_r+0x4e>
 8005124:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005128:	b01d      	add	sp, #116	@ 0x74
 800512a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800512e:	89ab      	ldrh	r3, [r5, #12]
 8005130:	0598      	lsls	r0, r3, #22
 8005132:	d4f7      	bmi.n	8005124 <_vfiprintf_r+0x44>
 8005134:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005136:	f7ff ffab 	bl	8005090 <__retarget_lock_release_recursive>
 800513a:	e7f3      	b.n	8005124 <_vfiprintf_r+0x44>
 800513c:	2300      	movs	r3, #0
 800513e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005140:	2320      	movs	r3, #32
 8005142:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005146:	2330      	movs	r3, #48	@ 0x30
 8005148:	f04f 0901 	mov.w	r9, #1
 800514c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005150:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80052fc <_vfiprintf_r+0x21c>
 8005154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005158:	4623      	mov	r3, r4
 800515a:	469a      	mov	sl, r3
 800515c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005160:	b10a      	cbz	r2, 8005166 <_vfiprintf_r+0x86>
 8005162:	2a25      	cmp	r2, #37	@ 0x25
 8005164:	d1f9      	bne.n	800515a <_vfiprintf_r+0x7a>
 8005166:	ebba 0b04 	subs.w	fp, sl, r4
 800516a:	d00b      	beq.n	8005184 <_vfiprintf_r+0xa4>
 800516c:	465b      	mov	r3, fp
 800516e:	4622      	mov	r2, r4
 8005170:	4629      	mov	r1, r5
 8005172:	4630      	mov	r0, r6
 8005174:	f7ff ffa2 	bl	80050bc <__sfputs_r>
 8005178:	3001      	adds	r0, #1
 800517a:	f000 80a7 	beq.w	80052cc <_vfiprintf_r+0x1ec>
 800517e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005180:	445a      	add	r2, fp
 8005182:	9209      	str	r2, [sp, #36]	@ 0x24
 8005184:	f89a 3000 	ldrb.w	r3, [sl]
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 809f 	beq.w	80052cc <_vfiprintf_r+0x1ec>
 800518e:	2300      	movs	r3, #0
 8005190:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005198:	f10a 0a01 	add.w	sl, sl, #1
 800519c:	9304      	str	r3, [sp, #16]
 800519e:	9307      	str	r3, [sp, #28]
 80051a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80051a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80051a6:	4654      	mov	r4, sl
 80051a8:	2205      	movs	r2, #5
 80051aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ae:	4853      	ldr	r0, [pc, #332]	@ (80052fc <_vfiprintf_r+0x21c>)
 80051b0:	f000 fd46 	bl	8005c40 <memchr>
 80051b4:	9a04      	ldr	r2, [sp, #16]
 80051b6:	b9d8      	cbnz	r0, 80051f0 <_vfiprintf_r+0x110>
 80051b8:	06d1      	lsls	r1, r2, #27
 80051ba:	bf44      	itt	mi
 80051bc:	2320      	movmi	r3, #32
 80051be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051c2:	0713      	lsls	r3, r2, #28
 80051c4:	bf44      	itt	mi
 80051c6:	232b      	movmi	r3, #43	@ 0x2b
 80051c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051cc:	f89a 3000 	ldrb.w	r3, [sl]
 80051d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80051d2:	d015      	beq.n	8005200 <_vfiprintf_r+0x120>
 80051d4:	4654      	mov	r4, sl
 80051d6:	2000      	movs	r0, #0
 80051d8:	f04f 0c0a 	mov.w	ip, #10
 80051dc:	9a07      	ldr	r2, [sp, #28]
 80051de:	4621      	mov	r1, r4
 80051e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051e4:	3b30      	subs	r3, #48	@ 0x30
 80051e6:	2b09      	cmp	r3, #9
 80051e8:	d94b      	bls.n	8005282 <_vfiprintf_r+0x1a2>
 80051ea:	b1b0      	cbz	r0, 800521a <_vfiprintf_r+0x13a>
 80051ec:	9207      	str	r2, [sp, #28]
 80051ee:	e014      	b.n	800521a <_vfiprintf_r+0x13a>
 80051f0:	eba0 0308 	sub.w	r3, r0, r8
 80051f4:	fa09 f303 	lsl.w	r3, r9, r3
 80051f8:	4313      	orrs	r3, r2
 80051fa:	46a2      	mov	sl, r4
 80051fc:	9304      	str	r3, [sp, #16]
 80051fe:	e7d2      	b.n	80051a6 <_vfiprintf_r+0xc6>
 8005200:	9b03      	ldr	r3, [sp, #12]
 8005202:	1d19      	adds	r1, r3, #4
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	9103      	str	r1, [sp, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	bfbb      	ittet	lt
 800520c:	425b      	neglt	r3, r3
 800520e:	f042 0202 	orrlt.w	r2, r2, #2
 8005212:	9307      	strge	r3, [sp, #28]
 8005214:	9307      	strlt	r3, [sp, #28]
 8005216:	bfb8      	it	lt
 8005218:	9204      	strlt	r2, [sp, #16]
 800521a:	7823      	ldrb	r3, [r4, #0]
 800521c:	2b2e      	cmp	r3, #46	@ 0x2e
 800521e:	d10a      	bne.n	8005236 <_vfiprintf_r+0x156>
 8005220:	7863      	ldrb	r3, [r4, #1]
 8005222:	2b2a      	cmp	r3, #42	@ 0x2a
 8005224:	d132      	bne.n	800528c <_vfiprintf_r+0x1ac>
 8005226:	9b03      	ldr	r3, [sp, #12]
 8005228:	3402      	adds	r4, #2
 800522a:	1d1a      	adds	r2, r3, #4
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	9203      	str	r2, [sp, #12]
 8005230:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005234:	9305      	str	r3, [sp, #20]
 8005236:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005300 <_vfiprintf_r+0x220>
 800523a:	2203      	movs	r2, #3
 800523c:	4650      	mov	r0, sl
 800523e:	7821      	ldrb	r1, [r4, #0]
 8005240:	f000 fcfe 	bl	8005c40 <memchr>
 8005244:	b138      	cbz	r0, 8005256 <_vfiprintf_r+0x176>
 8005246:	2240      	movs	r2, #64	@ 0x40
 8005248:	9b04      	ldr	r3, [sp, #16]
 800524a:	eba0 000a 	sub.w	r0, r0, sl
 800524e:	4082      	lsls	r2, r0
 8005250:	4313      	orrs	r3, r2
 8005252:	3401      	adds	r4, #1
 8005254:	9304      	str	r3, [sp, #16]
 8005256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800525a:	2206      	movs	r2, #6
 800525c:	4829      	ldr	r0, [pc, #164]	@ (8005304 <_vfiprintf_r+0x224>)
 800525e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005262:	f000 fced 	bl	8005c40 <memchr>
 8005266:	2800      	cmp	r0, #0
 8005268:	d03f      	beq.n	80052ea <_vfiprintf_r+0x20a>
 800526a:	4b27      	ldr	r3, [pc, #156]	@ (8005308 <_vfiprintf_r+0x228>)
 800526c:	bb1b      	cbnz	r3, 80052b6 <_vfiprintf_r+0x1d6>
 800526e:	9b03      	ldr	r3, [sp, #12]
 8005270:	3307      	adds	r3, #7
 8005272:	f023 0307 	bic.w	r3, r3, #7
 8005276:	3308      	adds	r3, #8
 8005278:	9303      	str	r3, [sp, #12]
 800527a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800527c:	443b      	add	r3, r7
 800527e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005280:	e76a      	b.n	8005158 <_vfiprintf_r+0x78>
 8005282:	460c      	mov	r4, r1
 8005284:	2001      	movs	r0, #1
 8005286:	fb0c 3202 	mla	r2, ip, r2, r3
 800528a:	e7a8      	b.n	80051de <_vfiprintf_r+0xfe>
 800528c:	2300      	movs	r3, #0
 800528e:	f04f 0c0a 	mov.w	ip, #10
 8005292:	4619      	mov	r1, r3
 8005294:	3401      	adds	r4, #1
 8005296:	9305      	str	r3, [sp, #20]
 8005298:	4620      	mov	r0, r4
 800529a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800529e:	3a30      	subs	r2, #48	@ 0x30
 80052a0:	2a09      	cmp	r2, #9
 80052a2:	d903      	bls.n	80052ac <_vfiprintf_r+0x1cc>
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0c6      	beq.n	8005236 <_vfiprintf_r+0x156>
 80052a8:	9105      	str	r1, [sp, #20]
 80052aa:	e7c4      	b.n	8005236 <_vfiprintf_r+0x156>
 80052ac:	4604      	mov	r4, r0
 80052ae:	2301      	movs	r3, #1
 80052b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80052b4:	e7f0      	b.n	8005298 <_vfiprintf_r+0x1b8>
 80052b6:	ab03      	add	r3, sp, #12
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	462a      	mov	r2, r5
 80052bc:	4630      	mov	r0, r6
 80052be:	4b13      	ldr	r3, [pc, #76]	@ (800530c <_vfiprintf_r+0x22c>)
 80052c0:	a904      	add	r1, sp, #16
 80052c2:	f3af 8000 	nop.w
 80052c6:	4607      	mov	r7, r0
 80052c8:	1c78      	adds	r0, r7, #1
 80052ca:	d1d6      	bne.n	800527a <_vfiprintf_r+0x19a>
 80052cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052ce:	07d9      	lsls	r1, r3, #31
 80052d0:	d405      	bmi.n	80052de <_vfiprintf_r+0x1fe>
 80052d2:	89ab      	ldrh	r3, [r5, #12]
 80052d4:	059a      	lsls	r2, r3, #22
 80052d6:	d402      	bmi.n	80052de <_vfiprintf_r+0x1fe>
 80052d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052da:	f7ff fed9 	bl	8005090 <__retarget_lock_release_recursive>
 80052de:	89ab      	ldrh	r3, [r5, #12]
 80052e0:	065b      	lsls	r3, r3, #25
 80052e2:	f53f af1f 	bmi.w	8005124 <_vfiprintf_r+0x44>
 80052e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052e8:	e71e      	b.n	8005128 <_vfiprintf_r+0x48>
 80052ea:	ab03      	add	r3, sp, #12
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	462a      	mov	r2, r5
 80052f0:	4630      	mov	r0, r6
 80052f2:	4b06      	ldr	r3, [pc, #24]	@ (800530c <_vfiprintf_r+0x22c>)
 80052f4:	a904      	add	r1, sp, #16
 80052f6:	f000 f91f 	bl	8005538 <_printf_i>
 80052fa:	e7e4      	b.n	80052c6 <_vfiprintf_r+0x1e6>
 80052fc:	08005edf 	.word	0x08005edf
 8005300:	08005ee5 	.word	0x08005ee5
 8005304:	08005ee9 	.word	0x08005ee9
 8005308:	00000000 	.word	0x00000000
 800530c:	080050bd 	.word	0x080050bd

08005310 <sbrk_aligned>:
 8005310:	b570      	push	{r4, r5, r6, lr}
 8005312:	4e0f      	ldr	r6, [pc, #60]	@ (8005350 <sbrk_aligned+0x40>)
 8005314:	460c      	mov	r4, r1
 8005316:	6831      	ldr	r1, [r6, #0]
 8005318:	4605      	mov	r5, r0
 800531a:	b911      	cbnz	r1, 8005322 <sbrk_aligned+0x12>
 800531c:	f000 fc4c 	bl	8005bb8 <_sbrk_r>
 8005320:	6030      	str	r0, [r6, #0]
 8005322:	4621      	mov	r1, r4
 8005324:	4628      	mov	r0, r5
 8005326:	f000 fc47 	bl	8005bb8 <_sbrk_r>
 800532a:	1c43      	adds	r3, r0, #1
 800532c:	d103      	bne.n	8005336 <sbrk_aligned+0x26>
 800532e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005332:	4620      	mov	r0, r4
 8005334:	bd70      	pop	{r4, r5, r6, pc}
 8005336:	1cc4      	adds	r4, r0, #3
 8005338:	f024 0403 	bic.w	r4, r4, #3
 800533c:	42a0      	cmp	r0, r4
 800533e:	d0f8      	beq.n	8005332 <sbrk_aligned+0x22>
 8005340:	1a21      	subs	r1, r4, r0
 8005342:	4628      	mov	r0, r5
 8005344:	f000 fc38 	bl	8005bb8 <_sbrk_r>
 8005348:	3001      	adds	r0, #1
 800534a:	d1f2      	bne.n	8005332 <sbrk_aligned+0x22>
 800534c:	e7ef      	b.n	800532e <sbrk_aligned+0x1e>
 800534e:	bf00      	nop
 8005350:	200003c4 	.word	0x200003c4

08005354 <_malloc_r>:
 8005354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005358:	1ccd      	adds	r5, r1, #3
 800535a:	f025 0503 	bic.w	r5, r5, #3
 800535e:	3508      	adds	r5, #8
 8005360:	2d0c      	cmp	r5, #12
 8005362:	bf38      	it	cc
 8005364:	250c      	movcc	r5, #12
 8005366:	2d00      	cmp	r5, #0
 8005368:	4606      	mov	r6, r0
 800536a:	db01      	blt.n	8005370 <_malloc_r+0x1c>
 800536c:	42a9      	cmp	r1, r5
 800536e:	d904      	bls.n	800537a <_malloc_r+0x26>
 8005370:	230c      	movs	r3, #12
 8005372:	6033      	str	r3, [r6, #0]
 8005374:	2000      	movs	r0, #0
 8005376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800537a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005450 <_malloc_r+0xfc>
 800537e:	f000 faa1 	bl	80058c4 <__malloc_lock>
 8005382:	f8d8 3000 	ldr.w	r3, [r8]
 8005386:	461c      	mov	r4, r3
 8005388:	bb44      	cbnz	r4, 80053dc <_malloc_r+0x88>
 800538a:	4629      	mov	r1, r5
 800538c:	4630      	mov	r0, r6
 800538e:	f7ff ffbf 	bl	8005310 <sbrk_aligned>
 8005392:	1c43      	adds	r3, r0, #1
 8005394:	4604      	mov	r4, r0
 8005396:	d158      	bne.n	800544a <_malloc_r+0xf6>
 8005398:	f8d8 4000 	ldr.w	r4, [r8]
 800539c:	4627      	mov	r7, r4
 800539e:	2f00      	cmp	r7, #0
 80053a0:	d143      	bne.n	800542a <_malloc_r+0xd6>
 80053a2:	2c00      	cmp	r4, #0
 80053a4:	d04b      	beq.n	800543e <_malloc_r+0xea>
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	4639      	mov	r1, r7
 80053aa:	4630      	mov	r0, r6
 80053ac:	eb04 0903 	add.w	r9, r4, r3
 80053b0:	f000 fc02 	bl	8005bb8 <_sbrk_r>
 80053b4:	4581      	cmp	r9, r0
 80053b6:	d142      	bne.n	800543e <_malloc_r+0xea>
 80053b8:	6821      	ldr	r1, [r4, #0]
 80053ba:	4630      	mov	r0, r6
 80053bc:	1a6d      	subs	r5, r5, r1
 80053be:	4629      	mov	r1, r5
 80053c0:	f7ff ffa6 	bl	8005310 <sbrk_aligned>
 80053c4:	3001      	adds	r0, #1
 80053c6:	d03a      	beq.n	800543e <_malloc_r+0xea>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	442b      	add	r3, r5
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	f8d8 3000 	ldr.w	r3, [r8]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	bb62      	cbnz	r2, 8005430 <_malloc_r+0xdc>
 80053d6:	f8c8 7000 	str.w	r7, [r8]
 80053da:	e00f      	b.n	80053fc <_malloc_r+0xa8>
 80053dc:	6822      	ldr	r2, [r4, #0]
 80053de:	1b52      	subs	r2, r2, r5
 80053e0:	d420      	bmi.n	8005424 <_malloc_r+0xd0>
 80053e2:	2a0b      	cmp	r2, #11
 80053e4:	d917      	bls.n	8005416 <_malloc_r+0xc2>
 80053e6:	1961      	adds	r1, r4, r5
 80053e8:	42a3      	cmp	r3, r4
 80053ea:	6025      	str	r5, [r4, #0]
 80053ec:	bf18      	it	ne
 80053ee:	6059      	strne	r1, [r3, #4]
 80053f0:	6863      	ldr	r3, [r4, #4]
 80053f2:	bf08      	it	eq
 80053f4:	f8c8 1000 	streq.w	r1, [r8]
 80053f8:	5162      	str	r2, [r4, r5]
 80053fa:	604b      	str	r3, [r1, #4]
 80053fc:	4630      	mov	r0, r6
 80053fe:	f000 fa67 	bl	80058d0 <__malloc_unlock>
 8005402:	f104 000b 	add.w	r0, r4, #11
 8005406:	1d23      	adds	r3, r4, #4
 8005408:	f020 0007 	bic.w	r0, r0, #7
 800540c:	1ac2      	subs	r2, r0, r3
 800540e:	bf1c      	itt	ne
 8005410:	1a1b      	subne	r3, r3, r0
 8005412:	50a3      	strne	r3, [r4, r2]
 8005414:	e7af      	b.n	8005376 <_malloc_r+0x22>
 8005416:	6862      	ldr	r2, [r4, #4]
 8005418:	42a3      	cmp	r3, r4
 800541a:	bf0c      	ite	eq
 800541c:	f8c8 2000 	streq.w	r2, [r8]
 8005420:	605a      	strne	r2, [r3, #4]
 8005422:	e7eb      	b.n	80053fc <_malloc_r+0xa8>
 8005424:	4623      	mov	r3, r4
 8005426:	6864      	ldr	r4, [r4, #4]
 8005428:	e7ae      	b.n	8005388 <_malloc_r+0x34>
 800542a:	463c      	mov	r4, r7
 800542c:	687f      	ldr	r7, [r7, #4]
 800542e:	e7b6      	b.n	800539e <_malloc_r+0x4a>
 8005430:	461a      	mov	r2, r3
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	42a3      	cmp	r3, r4
 8005436:	d1fb      	bne.n	8005430 <_malloc_r+0xdc>
 8005438:	2300      	movs	r3, #0
 800543a:	6053      	str	r3, [r2, #4]
 800543c:	e7de      	b.n	80053fc <_malloc_r+0xa8>
 800543e:	230c      	movs	r3, #12
 8005440:	4630      	mov	r0, r6
 8005442:	6033      	str	r3, [r6, #0]
 8005444:	f000 fa44 	bl	80058d0 <__malloc_unlock>
 8005448:	e794      	b.n	8005374 <_malloc_r+0x20>
 800544a:	6005      	str	r5, [r0, #0]
 800544c:	e7d6      	b.n	80053fc <_malloc_r+0xa8>
 800544e:	bf00      	nop
 8005450:	200003c8 	.word	0x200003c8

08005454 <_printf_common>:
 8005454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005458:	4616      	mov	r6, r2
 800545a:	4698      	mov	r8, r3
 800545c:	688a      	ldr	r2, [r1, #8]
 800545e:	690b      	ldr	r3, [r1, #16]
 8005460:	4607      	mov	r7, r0
 8005462:	4293      	cmp	r3, r2
 8005464:	bfb8      	it	lt
 8005466:	4613      	movlt	r3, r2
 8005468:	6033      	str	r3, [r6, #0]
 800546a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800546e:	460c      	mov	r4, r1
 8005470:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005474:	b10a      	cbz	r2, 800547a <_printf_common+0x26>
 8005476:	3301      	adds	r3, #1
 8005478:	6033      	str	r3, [r6, #0]
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	0699      	lsls	r1, r3, #26
 800547e:	bf42      	ittt	mi
 8005480:	6833      	ldrmi	r3, [r6, #0]
 8005482:	3302      	addmi	r3, #2
 8005484:	6033      	strmi	r3, [r6, #0]
 8005486:	6825      	ldr	r5, [r4, #0]
 8005488:	f015 0506 	ands.w	r5, r5, #6
 800548c:	d106      	bne.n	800549c <_printf_common+0x48>
 800548e:	f104 0a19 	add.w	sl, r4, #25
 8005492:	68e3      	ldr	r3, [r4, #12]
 8005494:	6832      	ldr	r2, [r6, #0]
 8005496:	1a9b      	subs	r3, r3, r2
 8005498:	42ab      	cmp	r3, r5
 800549a:	dc2b      	bgt.n	80054f4 <_printf_common+0xa0>
 800549c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	3b00      	subs	r3, #0
 80054a4:	bf18      	it	ne
 80054a6:	2301      	movne	r3, #1
 80054a8:	0692      	lsls	r2, r2, #26
 80054aa:	d430      	bmi.n	800550e <_printf_common+0xba>
 80054ac:	4641      	mov	r1, r8
 80054ae:	4638      	mov	r0, r7
 80054b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054b4:	47c8      	blx	r9
 80054b6:	3001      	adds	r0, #1
 80054b8:	d023      	beq.n	8005502 <_printf_common+0xae>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	6922      	ldr	r2, [r4, #16]
 80054be:	f003 0306 	and.w	r3, r3, #6
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	bf14      	ite	ne
 80054c6:	2500      	movne	r5, #0
 80054c8:	6833      	ldreq	r3, [r6, #0]
 80054ca:	f04f 0600 	mov.w	r6, #0
 80054ce:	bf08      	it	eq
 80054d0:	68e5      	ldreq	r5, [r4, #12]
 80054d2:	f104 041a 	add.w	r4, r4, #26
 80054d6:	bf08      	it	eq
 80054d8:	1aed      	subeq	r5, r5, r3
 80054da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80054de:	bf08      	it	eq
 80054e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e4:	4293      	cmp	r3, r2
 80054e6:	bfc4      	itt	gt
 80054e8:	1a9b      	subgt	r3, r3, r2
 80054ea:	18ed      	addgt	r5, r5, r3
 80054ec:	42b5      	cmp	r5, r6
 80054ee:	d11a      	bne.n	8005526 <_printf_common+0xd2>
 80054f0:	2000      	movs	r0, #0
 80054f2:	e008      	b.n	8005506 <_printf_common+0xb2>
 80054f4:	2301      	movs	r3, #1
 80054f6:	4652      	mov	r2, sl
 80054f8:	4641      	mov	r1, r8
 80054fa:	4638      	mov	r0, r7
 80054fc:	47c8      	blx	r9
 80054fe:	3001      	adds	r0, #1
 8005500:	d103      	bne.n	800550a <_printf_common+0xb6>
 8005502:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550a:	3501      	adds	r5, #1
 800550c:	e7c1      	b.n	8005492 <_printf_common+0x3e>
 800550e:	2030      	movs	r0, #48	@ 0x30
 8005510:	18e1      	adds	r1, r4, r3
 8005512:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800551c:	4422      	add	r2, r4
 800551e:	3302      	adds	r3, #2
 8005520:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005524:	e7c2      	b.n	80054ac <_printf_common+0x58>
 8005526:	2301      	movs	r3, #1
 8005528:	4622      	mov	r2, r4
 800552a:	4641      	mov	r1, r8
 800552c:	4638      	mov	r0, r7
 800552e:	47c8      	blx	r9
 8005530:	3001      	adds	r0, #1
 8005532:	d0e6      	beq.n	8005502 <_printf_common+0xae>
 8005534:	3601      	adds	r6, #1
 8005536:	e7d9      	b.n	80054ec <_printf_common+0x98>

08005538 <_printf_i>:
 8005538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800553c:	7e0f      	ldrb	r7, [r1, #24]
 800553e:	4691      	mov	r9, r2
 8005540:	2f78      	cmp	r7, #120	@ 0x78
 8005542:	4680      	mov	r8, r0
 8005544:	460c      	mov	r4, r1
 8005546:	469a      	mov	sl, r3
 8005548:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800554a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800554e:	d807      	bhi.n	8005560 <_printf_i+0x28>
 8005550:	2f62      	cmp	r7, #98	@ 0x62
 8005552:	d80a      	bhi.n	800556a <_printf_i+0x32>
 8005554:	2f00      	cmp	r7, #0
 8005556:	f000 80d1 	beq.w	80056fc <_printf_i+0x1c4>
 800555a:	2f58      	cmp	r7, #88	@ 0x58
 800555c:	f000 80b8 	beq.w	80056d0 <_printf_i+0x198>
 8005560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005564:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005568:	e03a      	b.n	80055e0 <_printf_i+0xa8>
 800556a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800556e:	2b15      	cmp	r3, #21
 8005570:	d8f6      	bhi.n	8005560 <_printf_i+0x28>
 8005572:	a101      	add	r1, pc, #4	@ (adr r1, 8005578 <_printf_i+0x40>)
 8005574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005578:	080055d1 	.word	0x080055d1
 800557c:	080055e5 	.word	0x080055e5
 8005580:	08005561 	.word	0x08005561
 8005584:	08005561 	.word	0x08005561
 8005588:	08005561 	.word	0x08005561
 800558c:	08005561 	.word	0x08005561
 8005590:	080055e5 	.word	0x080055e5
 8005594:	08005561 	.word	0x08005561
 8005598:	08005561 	.word	0x08005561
 800559c:	08005561 	.word	0x08005561
 80055a0:	08005561 	.word	0x08005561
 80055a4:	080056e3 	.word	0x080056e3
 80055a8:	0800560f 	.word	0x0800560f
 80055ac:	0800569d 	.word	0x0800569d
 80055b0:	08005561 	.word	0x08005561
 80055b4:	08005561 	.word	0x08005561
 80055b8:	08005705 	.word	0x08005705
 80055bc:	08005561 	.word	0x08005561
 80055c0:	0800560f 	.word	0x0800560f
 80055c4:	08005561 	.word	0x08005561
 80055c8:	08005561 	.word	0x08005561
 80055cc:	080056a5 	.word	0x080056a5
 80055d0:	6833      	ldr	r3, [r6, #0]
 80055d2:	1d1a      	adds	r2, r3, #4
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6032      	str	r2, [r6, #0]
 80055d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80055e0:	2301      	movs	r3, #1
 80055e2:	e09c      	b.n	800571e <_printf_i+0x1e6>
 80055e4:	6833      	ldr	r3, [r6, #0]
 80055e6:	6820      	ldr	r0, [r4, #0]
 80055e8:	1d19      	adds	r1, r3, #4
 80055ea:	6031      	str	r1, [r6, #0]
 80055ec:	0606      	lsls	r6, r0, #24
 80055ee:	d501      	bpl.n	80055f4 <_printf_i+0xbc>
 80055f0:	681d      	ldr	r5, [r3, #0]
 80055f2:	e003      	b.n	80055fc <_printf_i+0xc4>
 80055f4:	0645      	lsls	r5, r0, #25
 80055f6:	d5fb      	bpl.n	80055f0 <_printf_i+0xb8>
 80055f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80055fc:	2d00      	cmp	r5, #0
 80055fe:	da03      	bge.n	8005608 <_printf_i+0xd0>
 8005600:	232d      	movs	r3, #45	@ 0x2d
 8005602:	426d      	negs	r5, r5
 8005604:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005608:	230a      	movs	r3, #10
 800560a:	4858      	ldr	r0, [pc, #352]	@ (800576c <_printf_i+0x234>)
 800560c:	e011      	b.n	8005632 <_printf_i+0xfa>
 800560e:	6821      	ldr	r1, [r4, #0]
 8005610:	6833      	ldr	r3, [r6, #0]
 8005612:	0608      	lsls	r0, r1, #24
 8005614:	f853 5b04 	ldr.w	r5, [r3], #4
 8005618:	d402      	bmi.n	8005620 <_printf_i+0xe8>
 800561a:	0649      	lsls	r1, r1, #25
 800561c:	bf48      	it	mi
 800561e:	b2ad      	uxthmi	r5, r5
 8005620:	2f6f      	cmp	r7, #111	@ 0x6f
 8005622:	6033      	str	r3, [r6, #0]
 8005624:	bf14      	ite	ne
 8005626:	230a      	movne	r3, #10
 8005628:	2308      	moveq	r3, #8
 800562a:	4850      	ldr	r0, [pc, #320]	@ (800576c <_printf_i+0x234>)
 800562c:	2100      	movs	r1, #0
 800562e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005632:	6866      	ldr	r6, [r4, #4]
 8005634:	2e00      	cmp	r6, #0
 8005636:	60a6      	str	r6, [r4, #8]
 8005638:	db05      	blt.n	8005646 <_printf_i+0x10e>
 800563a:	6821      	ldr	r1, [r4, #0]
 800563c:	432e      	orrs	r6, r5
 800563e:	f021 0104 	bic.w	r1, r1, #4
 8005642:	6021      	str	r1, [r4, #0]
 8005644:	d04b      	beq.n	80056de <_printf_i+0x1a6>
 8005646:	4616      	mov	r6, r2
 8005648:	fbb5 f1f3 	udiv	r1, r5, r3
 800564c:	fb03 5711 	mls	r7, r3, r1, r5
 8005650:	5dc7      	ldrb	r7, [r0, r7]
 8005652:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005656:	462f      	mov	r7, r5
 8005658:	42bb      	cmp	r3, r7
 800565a:	460d      	mov	r5, r1
 800565c:	d9f4      	bls.n	8005648 <_printf_i+0x110>
 800565e:	2b08      	cmp	r3, #8
 8005660:	d10b      	bne.n	800567a <_printf_i+0x142>
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	07df      	lsls	r7, r3, #31
 8005666:	d508      	bpl.n	800567a <_printf_i+0x142>
 8005668:	6923      	ldr	r3, [r4, #16]
 800566a:	6861      	ldr	r1, [r4, #4]
 800566c:	4299      	cmp	r1, r3
 800566e:	bfde      	ittt	le
 8005670:	2330      	movle	r3, #48	@ 0x30
 8005672:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005676:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800567a:	1b92      	subs	r2, r2, r6
 800567c:	6122      	str	r2, [r4, #16]
 800567e:	464b      	mov	r3, r9
 8005680:	4621      	mov	r1, r4
 8005682:	4640      	mov	r0, r8
 8005684:	f8cd a000 	str.w	sl, [sp]
 8005688:	aa03      	add	r2, sp, #12
 800568a:	f7ff fee3 	bl	8005454 <_printf_common>
 800568e:	3001      	adds	r0, #1
 8005690:	d14a      	bne.n	8005728 <_printf_i+0x1f0>
 8005692:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005696:	b004      	add	sp, #16
 8005698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800569c:	6823      	ldr	r3, [r4, #0]
 800569e:	f043 0320 	orr.w	r3, r3, #32
 80056a2:	6023      	str	r3, [r4, #0]
 80056a4:	2778      	movs	r7, #120	@ 0x78
 80056a6:	4832      	ldr	r0, [pc, #200]	@ (8005770 <_printf_i+0x238>)
 80056a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	6831      	ldr	r1, [r6, #0]
 80056b0:	061f      	lsls	r7, r3, #24
 80056b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80056b6:	d402      	bmi.n	80056be <_printf_i+0x186>
 80056b8:	065f      	lsls	r7, r3, #25
 80056ba:	bf48      	it	mi
 80056bc:	b2ad      	uxthmi	r5, r5
 80056be:	6031      	str	r1, [r6, #0]
 80056c0:	07d9      	lsls	r1, r3, #31
 80056c2:	bf44      	itt	mi
 80056c4:	f043 0320 	orrmi.w	r3, r3, #32
 80056c8:	6023      	strmi	r3, [r4, #0]
 80056ca:	b11d      	cbz	r5, 80056d4 <_printf_i+0x19c>
 80056cc:	2310      	movs	r3, #16
 80056ce:	e7ad      	b.n	800562c <_printf_i+0xf4>
 80056d0:	4826      	ldr	r0, [pc, #152]	@ (800576c <_printf_i+0x234>)
 80056d2:	e7e9      	b.n	80056a8 <_printf_i+0x170>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	f023 0320 	bic.w	r3, r3, #32
 80056da:	6023      	str	r3, [r4, #0]
 80056dc:	e7f6      	b.n	80056cc <_printf_i+0x194>
 80056de:	4616      	mov	r6, r2
 80056e0:	e7bd      	b.n	800565e <_printf_i+0x126>
 80056e2:	6833      	ldr	r3, [r6, #0]
 80056e4:	6825      	ldr	r5, [r4, #0]
 80056e6:	1d18      	adds	r0, r3, #4
 80056e8:	6961      	ldr	r1, [r4, #20]
 80056ea:	6030      	str	r0, [r6, #0]
 80056ec:	062e      	lsls	r6, r5, #24
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	d501      	bpl.n	80056f6 <_printf_i+0x1be>
 80056f2:	6019      	str	r1, [r3, #0]
 80056f4:	e002      	b.n	80056fc <_printf_i+0x1c4>
 80056f6:	0668      	lsls	r0, r5, #25
 80056f8:	d5fb      	bpl.n	80056f2 <_printf_i+0x1ba>
 80056fa:	8019      	strh	r1, [r3, #0]
 80056fc:	2300      	movs	r3, #0
 80056fe:	4616      	mov	r6, r2
 8005700:	6123      	str	r3, [r4, #16]
 8005702:	e7bc      	b.n	800567e <_printf_i+0x146>
 8005704:	6833      	ldr	r3, [r6, #0]
 8005706:	2100      	movs	r1, #0
 8005708:	1d1a      	adds	r2, r3, #4
 800570a:	6032      	str	r2, [r6, #0]
 800570c:	681e      	ldr	r6, [r3, #0]
 800570e:	6862      	ldr	r2, [r4, #4]
 8005710:	4630      	mov	r0, r6
 8005712:	f000 fa95 	bl	8005c40 <memchr>
 8005716:	b108      	cbz	r0, 800571c <_printf_i+0x1e4>
 8005718:	1b80      	subs	r0, r0, r6
 800571a:	6060      	str	r0, [r4, #4]
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	6123      	str	r3, [r4, #16]
 8005720:	2300      	movs	r3, #0
 8005722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005726:	e7aa      	b.n	800567e <_printf_i+0x146>
 8005728:	4632      	mov	r2, r6
 800572a:	4649      	mov	r1, r9
 800572c:	4640      	mov	r0, r8
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	47d0      	blx	sl
 8005732:	3001      	adds	r0, #1
 8005734:	d0ad      	beq.n	8005692 <_printf_i+0x15a>
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	079b      	lsls	r3, r3, #30
 800573a:	d413      	bmi.n	8005764 <_printf_i+0x22c>
 800573c:	68e0      	ldr	r0, [r4, #12]
 800573e:	9b03      	ldr	r3, [sp, #12]
 8005740:	4298      	cmp	r0, r3
 8005742:	bfb8      	it	lt
 8005744:	4618      	movlt	r0, r3
 8005746:	e7a6      	b.n	8005696 <_printf_i+0x15e>
 8005748:	2301      	movs	r3, #1
 800574a:	4632      	mov	r2, r6
 800574c:	4649      	mov	r1, r9
 800574e:	4640      	mov	r0, r8
 8005750:	47d0      	blx	sl
 8005752:	3001      	adds	r0, #1
 8005754:	d09d      	beq.n	8005692 <_printf_i+0x15a>
 8005756:	3501      	adds	r5, #1
 8005758:	68e3      	ldr	r3, [r4, #12]
 800575a:	9903      	ldr	r1, [sp, #12]
 800575c:	1a5b      	subs	r3, r3, r1
 800575e:	42ab      	cmp	r3, r5
 8005760:	dcf2      	bgt.n	8005748 <_printf_i+0x210>
 8005762:	e7eb      	b.n	800573c <_printf_i+0x204>
 8005764:	2500      	movs	r5, #0
 8005766:	f104 0619 	add.w	r6, r4, #25
 800576a:	e7f5      	b.n	8005758 <_printf_i+0x220>
 800576c:	08005ef0 	.word	0x08005ef0
 8005770:	08005f01 	.word	0x08005f01

08005774 <__sflush_r>:
 8005774:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800577a:	0716      	lsls	r6, r2, #28
 800577c:	4605      	mov	r5, r0
 800577e:	460c      	mov	r4, r1
 8005780:	d454      	bmi.n	800582c <__sflush_r+0xb8>
 8005782:	684b      	ldr	r3, [r1, #4]
 8005784:	2b00      	cmp	r3, #0
 8005786:	dc02      	bgt.n	800578e <__sflush_r+0x1a>
 8005788:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	dd48      	ble.n	8005820 <__sflush_r+0xac>
 800578e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005790:	2e00      	cmp	r6, #0
 8005792:	d045      	beq.n	8005820 <__sflush_r+0xac>
 8005794:	2300      	movs	r3, #0
 8005796:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800579a:	682f      	ldr	r7, [r5, #0]
 800579c:	6a21      	ldr	r1, [r4, #32]
 800579e:	602b      	str	r3, [r5, #0]
 80057a0:	d030      	beq.n	8005804 <__sflush_r+0x90>
 80057a2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80057a4:	89a3      	ldrh	r3, [r4, #12]
 80057a6:	0759      	lsls	r1, r3, #29
 80057a8:	d505      	bpl.n	80057b6 <__sflush_r+0x42>
 80057aa:	6863      	ldr	r3, [r4, #4]
 80057ac:	1ad2      	subs	r2, r2, r3
 80057ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80057b0:	b10b      	cbz	r3, 80057b6 <__sflush_r+0x42>
 80057b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80057b4:	1ad2      	subs	r2, r2, r3
 80057b6:	2300      	movs	r3, #0
 80057b8:	4628      	mov	r0, r5
 80057ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80057bc:	6a21      	ldr	r1, [r4, #32]
 80057be:	47b0      	blx	r6
 80057c0:	1c43      	adds	r3, r0, #1
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	d106      	bne.n	80057d4 <__sflush_r+0x60>
 80057c6:	6829      	ldr	r1, [r5, #0]
 80057c8:	291d      	cmp	r1, #29
 80057ca:	d82b      	bhi.n	8005824 <__sflush_r+0xb0>
 80057cc:	4a28      	ldr	r2, [pc, #160]	@ (8005870 <__sflush_r+0xfc>)
 80057ce:	40ca      	lsrs	r2, r1
 80057d0:	07d6      	lsls	r6, r2, #31
 80057d2:	d527      	bpl.n	8005824 <__sflush_r+0xb0>
 80057d4:	2200      	movs	r2, #0
 80057d6:	6062      	str	r2, [r4, #4]
 80057d8:	6922      	ldr	r2, [r4, #16]
 80057da:	04d9      	lsls	r1, r3, #19
 80057dc:	6022      	str	r2, [r4, #0]
 80057de:	d504      	bpl.n	80057ea <__sflush_r+0x76>
 80057e0:	1c42      	adds	r2, r0, #1
 80057e2:	d101      	bne.n	80057e8 <__sflush_r+0x74>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	b903      	cbnz	r3, 80057ea <__sflush_r+0x76>
 80057e8:	6560      	str	r0, [r4, #84]	@ 0x54
 80057ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057ec:	602f      	str	r7, [r5, #0]
 80057ee:	b1b9      	cbz	r1, 8005820 <__sflush_r+0xac>
 80057f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057f4:	4299      	cmp	r1, r3
 80057f6:	d002      	beq.n	80057fe <__sflush_r+0x8a>
 80057f8:	4628      	mov	r0, r5
 80057fa:	f000 fa2f 	bl	8005c5c <_free_r>
 80057fe:	2300      	movs	r3, #0
 8005800:	6363      	str	r3, [r4, #52]	@ 0x34
 8005802:	e00d      	b.n	8005820 <__sflush_r+0xac>
 8005804:	2301      	movs	r3, #1
 8005806:	4628      	mov	r0, r5
 8005808:	47b0      	blx	r6
 800580a:	4602      	mov	r2, r0
 800580c:	1c50      	adds	r0, r2, #1
 800580e:	d1c9      	bne.n	80057a4 <__sflush_r+0x30>
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0c6      	beq.n	80057a4 <__sflush_r+0x30>
 8005816:	2b1d      	cmp	r3, #29
 8005818:	d001      	beq.n	800581e <__sflush_r+0xaa>
 800581a:	2b16      	cmp	r3, #22
 800581c:	d11d      	bne.n	800585a <__sflush_r+0xe6>
 800581e:	602f      	str	r7, [r5, #0]
 8005820:	2000      	movs	r0, #0
 8005822:	e021      	b.n	8005868 <__sflush_r+0xf4>
 8005824:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005828:	b21b      	sxth	r3, r3
 800582a:	e01a      	b.n	8005862 <__sflush_r+0xee>
 800582c:	690f      	ldr	r7, [r1, #16]
 800582e:	2f00      	cmp	r7, #0
 8005830:	d0f6      	beq.n	8005820 <__sflush_r+0xac>
 8005832:	0793      	lsls	r3, r2, #30
 8005834:	bf18      	it	ne
 8005836:	2300      	movne	r3, #0
 8005838:	680e      	ldr	r6, [r1, #0]
 800583a:	bf08      	it	eq
 800583c:	694b      	ldreq	r3, [r1, #20]
 800583e:	1bf6      	subs	r6, r6, r7
 8005840:	600f      	str	r7, [r1, #0]
 8005842:	608b      	str	r3, [r1, #8]
 8005844:	2e00      	cmp	r6, #0
 8005846:	ddeb      	ble.n	8005820 <__sflush_r+0xac>
 8005848:	4633      	mov	r3, r6
 800584a:	463a      	mov	r2, r7
 800584c:	4628      	mov	r0, r5
 800584e:	6a21      	ldr	r1, [r4, #32]
 8005850:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005854:	47e0      	blx	ip
 8005856:	2800      	cmp	r0, #0
 8005858:	dc07      	bgt.n	800586a <__sflush_r+0xf6>
 800585a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800585e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005862:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005866:	81a3      	strh	r3, [r4, #12]
 8005868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800586a:	4407      	add	r7, r0
 800586c:	1a36      	subs	r6, r6, r0
 800586e:	e7e9      	b.n	8005844 <__sflush_r+0xd0>
 8005870:	20400001 	.word	0x20400001

08005874 <_fflush_r>:
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	690b      	ldr	r3, [r1, #16]
 8005878:	4605      	mov	r5, r0
 800587a:	460c      	mov	r4, r1
 800587c:	b913      	cbnz	r3, 8005884 <_fflush_r+0x10>
 800587e:	2500      	movs	r5, #0
 8005880:	4628      	mov	r0, r5
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	b118      	cbz	r0, 800588e <_fflush_r+0x1a>
 8005886:	6a03      	ldr	r3, [r0, #32]
 8005888:	b90b      	cbnz	r3, 800588e <_fflush_r+0x1a>
 800588a:	f7ff faa3 	bl	8004dd4 <__sinit>
 800588e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0f3      	beq.n	800587e <_fflush_r+0xa>
 8005896:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005898:	07d0      	lsls	r0, r2, #31
 800589a:	d404      	bmi.n	80058a6 <_fflush_r+0x32>
 800589c:	0599      	lsls	r1, r3, #22
 800589e:	d402      	bmi.n	80058a6 <_fflush_r+0x32>
 80058a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058a2:	f7ff fbf4 	bl	800508e <__retarget_lock_acquire_recursive>
 80058a6:	4628      	mov	r0, r5
 80058a8:	4621      	mov	r1, r4
 80058aa:	f7ff ff63 	bl	8005774 <__sflush_r>
 80058ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058b0:	4605      	mov	r5, r0
 80058b2:	07da      	lsls	r2, r3, #31
 80058b4:	d4e4      	bmi.n	8005880 <_fflush_r+0xc>
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	059b      	lsls	r3, r3, #22
 80058ba:	d4e1      	bmi.n	8005880 <_fflush_r+0xc>
 80058bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058be:	f7ff fbe7 	bl	8005090 <__retarget_lock_release_recursive>
 80058c2:	e7dd      	b.n	8005880 <_fflush_r+0xc>

080058c4 <__malloc_lock>:
 80058c4:	4801      	ldr	r0, [pc, #4]	@ (80058cc <__malloc_lock+0x8>)
 80058c6:	f7ff bbe2 	b.w	800508e <__retarget_lock_acquire_recursive>
 80058ca:	bf00      	nop
 80058cc:	200003c0 	.word	0x200003c0

080058d0 <__malloc_unlock>:
 80058d0:	4801      	ldr	r0, [pc, #4]	@ (80058d8 <__malloc_unlock+0x8>)
 80058d2:	f7ff bbdd 	b.w	8005090 <__retarget_lock_release_recursive>
 80058d6:	bf00      	nop
 80058d8:	200003c0 	.word	0x200003c0

080058dc <__sread>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	460c      	mov	r4, r1
 80058e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e4:	f000 f956 	bl	8005b94 <_read_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	bfab      	itete	ge
 80058ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058ee:	89a3      	ldrhlt	r3, [r4, #12]
 80058f0:	181b      	addge	r3, r3, r0
 80058f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058f6:	bfac      	ite	ge
 80058f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058fa:	81a3      	strhlt	r3, [r4, #12]
 80058fc:	bd10      	pop	{r4, pc}

080058fe <__swrite>:
 80058fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005902:	461f      	mov	r7, r3
 8005904:	898b      	ldrh	r3, [r1, #12]
 8005906:	4605      	mov	r5, r0
 8005908:	05db      	lsls	r3, r3, #23
 800590a:	460c      	mov	r4, r1
 800590c:	4616      	mov	r6, r2
 800590e:	d505      	bpl.n	800591c <__swrite+0x1e>
 8005910:	2302      	movs	r3, #2
 8005912:	2200      	movs	r2, #0
 8005914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005918:	f000 f92a 	bl	8005b70 <_lseek_r>
 800591c:	89a3      	ldrh	r3, [r4, #12]
 800591e:	4632      	mov	r2, r6
 8005920:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	4628      	mov	r0, r5
 8005928:	463b      	mov	r3, r7
 800592a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800592e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005932:	f000 b951 	b.w	8005bd8 <_write_r>

08005936 <__sseek>:
 8005936:	b510      	push	{r4, lr}
 8005938:	460c      	mov	r4, r1
 800593a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800593e:	f000 f917 	bl	8005b70 <_lseek_r>
 8005942:	1c43      	adds	r3, r0, #1
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	bf15      	itete	ne
 8005948:	6560      	strne	r0, [r4, #84]	@ 0x54
 800594a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800594e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005952:	81a3      	strheq	r3, [r4, #12]
 8005954:	bf18      	it	ne
 8005956:	81a3      	strhne	r3, [r4, #12]
 8005958:	bd10      	pop	{r4, pc}

0800595a <__sclose>:
 800595a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800595e:	f000 b94d 	b.w	8005bfc <_close_r>

08005962 <__swbuf_r>:
 8005962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005964:	460e      	mov	r6, r1
 8005966:	4614      	mov	r4, r2
 8005968:	4605      	mov	r5, r0
 800596a:	b118      	cbz	r0, 8005974 <__swbuf_r+0x12>
 800596c:	6a03      	ldr	r3, [r0, #32]
 800596e:	b90b      	cbnz	r3, 8005974 <__swbuf_r+0x12>
 8005970:	f7ff fa30 	bl	8004dd4 <__sinit>
 8005974:	69a3      	ldr	r3, [r4, #24]
 8005976:	60a3      	str	r3, [r4, #8]
 8005978:	89a3      	ldrh	r3, [r4, #12]
 800597a:	071a      	lsls	r2, r3, #28
 800597c:	d501      	bpl.n	8005982 <__swbuf_r+0x20>
 800597e:	6923      	ldr	r3, [r4, #16]
 8005980:	b943      	cbnz	r3, 8005994 <__swbuf_r+0x32>
 8005982:	4621      	mov	r1, r4
 8005984:	4628      	mov	r0, r5
 8005986:	f000 f82b 	bl	80059e0 <__swsetup_r>
 800598a:	b118      	cbz	r0, 8005994 <__swbuf_r+0x32>
 800598c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005990:	4638      	mov	r0, r7
 8005992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	6922      	ldr	r2, [r4, #16]
 8005998:	b2f6      	uxtb	r6, r6
 800599a:	1a98      	subs	r0, r3, r2
 800599c:	6963      	ldr	r3, [r4, #20]
 800599e:	4637      	mov	r7, r6
 80059a0:	4283      	cmp	r3, r0
 80059a2:	dc05      	bgt.n	80059b0 <__swbuf_r+0x4e>
 80059a4:	4621      	mov	r1, r4
 80059a6:	4628      	mov	r0, r5
 80059a8:	f7ff ff64 	bl	8005874 <_fflush_r>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	d1ed      	bne.n	800598c <__swbuf_r+0x2a>
 80059b0:	68a3      	ldr	r3, [r4, #8]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	60a3      	str	r3, [r4, #8]
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	1c5a      	adds	r2, r3, #1
 80059ba:	6022      	str	r2, [r4, #0]
 80059bc:	701e      	strb	r6, [r3, #0]
 80059be:	6962      	ldr	r2, [r4, #20]
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d004      	beq.n	80059d0 <__swbuf_r+0x6e>
 80059c6:	89a3      	ldrh	r3, [r4, #12]
 80059c8:	07db      	lsls	r3, r3, #31
 80059ca:	d5e1      	bpl.n	8005990 <__swbuf_r+0x2e>
 80059cc:	2e0a      	cmp	r6, #10
 80059ce:	d1df      	bne.n	8005990 <__swbuf_r+0x2e>
 80059d0:	4621      	mov	r1, r4
 80059d2:	4628      	mov	r0, r5
 80059d4:	f7ff ff4e 	bl	8005874 <_fflush_r>
 80059d8:	2800      	cmp	r0, #0
 80059da:	d0d9      	beq.n	8005990 <__swbuf_r+0x2e>
 80059dc:	e7d6      	b.n	800598c <__swbuf_r+0x2a>
	...

080059e0 <__swsetup_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	4b29      	ldr	r3, [pc, #164]	@ (8005a88 <__swsetup_r+0xa8>)
 80059e4:	4605      	mov	r5, r0
 80059e6:	6818      	ldr	r0, [r3, #0]
 80059e8:	460c      	mov	r4, r1
 80059ea:	b118      	cbz	r0, 80059f4 <__swsetup_r+0x14>
 80059ec:	6a03      	ldr	r3, [r0, #32]
 80059ee:	b90b      	cbnz	r3, 80059f4 <__swsetup_r+0x14>
 80059f0:	f7ff f9f0 	bl	8004dd4 <__sinit>
 80059f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059f8:	0719      	lsls	r1, r3, #28
 80059fa:	d422      	bmi.n	8005a42 <__swsetup_r+0x62>
 80059fc:	06da      	lsls	r2, r3, #27
 80059fe:	d407      	bmi.n	8005a10 <__swsetup_r+0x30>
 8005a00:	2209      	movs	r2, #9
 8005a02:	602a      	str	r2, [r5, #0]
 8005a04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a0c:	81a3      	strh	r3, [r4, #12]
 8005a0e:	e033      	b.n	8005a78 <__swsetup_r+0x98>
 8005a10:	0758      	lsls	r0, r3, #29
 8005a12:	d512      	bpl.n	8005a3a <__swsetup_r+0x5a>
 8005a14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a16:	b141      	cbz	r1, 8005a2a <__swsetup_r+0x4a>
 8005a18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a1c:	4299      	cmp	r1, r3
 8005a1e:	d002      	beq.n	8005a26 <__swsetup_r+0x46>
 8005a20:	4628      	mov	r0, r5
 8005a22:	f000 f91b 	bl	8005c5c <_free_r>
 8005a26:	2300      	movs	r3, #0
 8005a28:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a2a:	89a3      	ldrh	r3, [r4, #12]
 8005a2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005a30:	81a3      	strh	r3, [r4, #12]
 8005a32:	2300      	movs	r3, #0
 8005a34:	6063      	str	r3, [r4, #4]
 8005a36:	6923      	ldr	r3, [r4, #16]
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	89a3      	ldrh	r3, [r4, #12]
 8005a3c:	f043 0308 	orr.w	r3, r3, #8
 8005a40:	81a3      	strh	r3, [r4, #12]
 8005a42:	6923      	ldr	r3, [r4, #16]
 8005a44:	b94b      	cbnz	r3, 8005a5a <__swsetup_r+0x7a>
 8005a46:	89a3      	ldrh	r3, [r4, #12]
 8005a48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005a4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a50:	d003      	beq.n	8005a5a <__swsetup_r+0x7a>
 8005a52:	4621      	mov	r1, r4
 8005a54:	4628      	mov	r0, r5
 8005a56:	f000 f83e 	bl	8005ad6 <__smakebuf_r>
 8005a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a5e:	f013 0201 	ands.w	r2, r3, #1
 8005a62:	d00a      	beq.n	8005a7a <__swsetup_r+0x9a>
 8005a64:	2200      	movs	r2, #0
 8005a66:	60a2      	str	r2, [r4, #8]
 8005a68:	6962      	ldr	r2, [r4, #20]
 8005a6a:	4252      	negs	r2, r2
 8005a6c:	61a2      	str	r2, [r4, #24]
 8005a6e:	6922      	ldr	r2, [r4, #16]
 8005a70:	b942      	cbnz	r2, 8005a84 <__swsetup_r+0xa4>
 8005a72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005a76:	d1c5      	bne.n	8005a04 <__swsetup_r+0x24>
 8005a78:	bd38      	pop	{r3, r4, r5, pc}
 8005a7a:	0799      	lsls	r1, r3, #30
 8005a7c:	bf58      	it	pl
 8005a7e:	6962      	ldrpl	r2, [r4, #20]
 8005a80:	60a2      	str	r2, [r4, #8]
 8005a82:	e7f4      	b.n	8005a6e <__swsetup_r+0x8e>
 8005a84:	2000      	movs	r0, #0
 8005a86:	e7f7      	b.n	8005a78 <__swsetup_r+0x98>
 8005a88:	20000060 	.word	0x20000060

08005a8c <__swhatbuf_r>:
 8005a8c:	b570      	push	{r4, r5, r6, lr}
 8005a8e:	460c      	mov	r4, r1
 8005a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a94:	4615      	mov	r5, r2
 8005a96:	2900      	cmp	r1, #0
 8005a98:	461e      	mov	r6, r3
 8005a9a:	b096      	sub	sp, #88	@ 0x58
 8005a9c:	da0c      	bge.n	8005ab8 <__swhatbuf_r+0x2c>
 8005a9e:	89a3      	ldrh	r3, [r4, #12]
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005aa6:	bf14      	ite	ne
 8005aa8:	2340      	movne	r3, #64	@ 0x40
 8005aaa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005aae:	2000      	movs	r0, #0
 8005ab0:	6031      	str	r1, [r6, #0]
 8005ab2:	602b      	str	r3, [r5, #0]
 8005ab4:	b016      	add	sp, #88	@ 0x58
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	466a      	mov	r2, sp
 8005aba:	f000 f8af 	bl	8005c1c <_fstat_r>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	dbed      	blt.n	8005a9e <__swhatbuf_r+0x12>
 8005ac2:	9901      	ldr	r1, [sp, #4]
 8005ac4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ac8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005acc:	4259      	negs	r1, r3
 8005ace:	4159      	adcs	r1, r3
 8005ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ad4:	e7eb      	b.n	8005aae <__swhatbuf_r+0x22>

08005ad6 <__smakebuf_r>:
 8005ad6:	898b      	ldrh	r3, [r1, #12]
 8005ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ada:	079d      	lsls	r5, r3, #30
 8005adc:	4606      	mov	r6, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	d507      	bpl.n	8005af2 <__smakebuf_r+0x1c>
 8005ae2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ae6:	6023      	str	r3, [r4, #0]
 8005ae8:	6123      	str	r3, [r4, #16]
 8005aea:	2301      	movs	r3, #1
 8005aec:	6163      	str	r3, [r4, #20]
 8005aee:	b003      	add	sp, #12
 8005af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af2:	466a      	mov	r2, sp
 8005af4:	ab01      	add	r3, sp, #4
 8005af6:	f7ff ffc9 	bl	8005a8c <__swhatbuf_r>
 8005afa:	9f00      	ldr	r7, [sp, #0]
 8005afc:	4605      	mov	r5, r0
 8005afe:	4639      	mov	r1, r7
 8005b00:	4630      	mov	r0, r6
 8005b02:	f7ff fc27 	bl	8005354 <_malloc_r>
 8005b06:	b948      	cbnz	r0, 8005b1c <__smakebuf_r+0x46>
 8005b08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b0c:	059a      	lsls	r2, r3, #22
 8005b0e:	d4ee      	bmi.n	8005aee <__smakebuf_r+0x18>
 8005b10:	f023 0303 	bic.w	r3, r3, #3
 8005b14:	f043 0302 	orr.w	r3, r3, #2
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	e7e2      	b.n	8005ae2 <__smakebuf_r+0xc>
 8005b1c:	89a3      	ldrh	r3, [r4, #12]
 8005b1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005b22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b26:	81a3      	strh	r3, [r4, #12]
 8005b28:	9b01      	ldr	r3, [sp, #4]
 8005b2a:	6020      	str	r0, [r4, #0]
 8005b2c:	b15b      	cbz	r3, 8005b46 <__smakebuf_r+0x70>
 8005b2e:	4630      	mov	r0, r6
 8005b30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b34:	f000 f80c 	bl	8005b50 <_isatty_r>
 8005b38:	b128      	cbz	r0, 8005b46 <__smakebuf_r+0x70>
 8005b3a:	89a3      	ldrh	r3, [r4, #12]
 8005b3c:	f023 0303 	bic.w	r3, r3, #3
 8005b40:	f043 0301 	orr.w	r3, r3, #1
 8005b44:	81a3      	strh	r3, [r4, #12]
 8005b46:	89a3      	ldrh	r3, [r4, #12]
 8005b48:	431d      	orrs	r5, r3
 8005b4a:	81a5      	strh	r5, [r4, #12]
 8005b4c:	e7cf      	b.n	8005aee <__smakebuf_r+0x18>
	...

08005b50 <_isatty_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	2300      	movs	r3, #0
 8005b54:	4d05      	ldr	r5, [pc, #20]	@ (8005b6c <_isatty_r+0x1c>)
 8005b56:	4604      	mov	r4, r0
 8005b58:	4608      	mov	r0, r1
 8005b5a:	602b      	str	r3, [r5, #0]
 8005b5c:	f7fb fc85 	bl	800146a <_isatty>
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	d102      	bne.n	8005b6a <_isatty_r+0x1a>
 8005b64:	682b      	ldr	r3, [r5, #0]
 8005b66:	b103      	cbz	r3, 8005b6a <_isatty_r+0x1a>
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	bd38      	pop	{r3, r4, r5, pc}
 8005b6c:	200003cc 	.word	0x200003cc

08005b70 <_lseek_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4604      	mov	r4, r0
 8005b74:	4608      	mov	r0, r1
 8005b76:	4611      	mov	r1, r2
 8005b78:	2200      	movs	r2, #0
 8005b7a:	4d05      	ldr	r5, [pc, #20]	@ (8005b90 <_lseek_r+0x20>)
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f7fb fc7d 	bl	800147e <_lseek>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_lseek_r+0x1e>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_lseek_r+0x1e>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	200003cc 	.word	0x200003cc

08005b94 <_read_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4604      	mov	r4, r0
 8005b98:	4608      	mov	r0, r1
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	4d05      	ldr	r5, [pc, #20]	@ (8005bb4 <_read_r+0x20>)
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f7fb fc0e 	bl	80013c4 <_read>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_read_r+0x1e>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_read_r+0x1e>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	200003cc 	.word	0x200003cc

08005bb8 <_sbrk_r>:
 8005bb8:	b538      	push	{r3, r4, r5, lr}
 8005bba:	2300      	movs	r3, #0
 8005bbc:	4d05      	ldr	r5, [pc, #20]	@ (8005bd4 <_sbrk_r+0x1c>)
 8005bbe:	4604      	mov	r4, r0
 8005bc0:	4608      	mov	r0, r1
 8005bc2:	602b      	str	r3, [r5, #0]
 8005bc4:	f7fb fc68 	bl	8001498 <_sbrk>
 8005bc8:	1c43      	adds	r3, r0, #1
 8005bca:	d102      	bne.n	8005bd2 <_sbrk_r+0x1a>
 8005bcc:	682b      	ldr	r3, [r5, #0]
 8005bce:	b103      	cbz	r3, 8005bd2 <_sbrk_r+0x1a>
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	bd38      	pop	{r3, r4, r5, pc}
 8005bd4:	200003cc 	.word	0x200003cc

08005bd8 <_write_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	4604      	mov	r4, r0
 8005bdc:	4608      	mov	r0, r1
 8005bde:	4611      	mov	r1, r2
 8005be0:	2200      	movs	r2, #0
 8005be2:	4d05      	ldr	r5, [pc, #20]	@ (8005bf8 <_write_r+0x20>)
 8005be4:	602a      	str	r2, [r5, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	f7fb fc09 	bl	80013fe <_write>
 8005bec:	1c43      	adds	r3, r0, #1
 8005bee:	d102      	bne.n	8005bf6 <_write_r+0x1e>
 8005bf0:	682b      	ldr	r3, [r5, #0]
 8005bf2:	b103      	cbz	r3, 8005bf6 <_write_r+0x1e>
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	bd38      	pop	{r3, r4, r5, pc}
 8005bf8:	200003cc 	.word	0x200003cc

08005bfc <_close_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	2300      	movs	r3, #0
 8005c00:	4d05      	ldr	r5, [pc, #20]	@ (8005c18 <_close_r+0x1c>)
 8005c02:	4604      	mov	r4, r0
 8005c04:	4608      	mov	r0, r1
 8005c06:	602b      	str	r3, [r5, #0]
 8005c08:	f7fb fc15 	bl	8001436 <_close>
 8005c0c:	1c43      	adds	r3, r0, #1
 8005c0e:	d102      	bne.n	8005c16 <_close_r+0x1a>
 8005c10:	682b      	ldr	r3, [r5, #0]
 8005c12:	b103      	cbz	r3, 8005c16 <_close_r+0x1a>
 8005c14:	6023      	str	r3, [r4, #0]
 8005c16:	bd38      	pop	{r3, r4, r5, pc}
 8005c18:	200003cc 	.word	0x200003cc

08005c1c <_fstat_r>:
 8005c1c:	b538      	push	{r3, r4, r5, lr}
 8005c1e:	2300      	movs	r3, #0
 8005c20:	4d06      	ldr	r5, [pc, #24]	@ (8005c3c <_fstat_r+0x20>)
 8005c22:	4604      	mov	r4, r0
 8005c24:	4608      	mov	r0, r1
 8005c26:	4611      	mov	r1, r2
 8005c28:	602b      	str	r3, [r5, #0]
 8005c2a:	f7fb fc0f 	bl	800144c <_fstat>
 8005c2e:	1c43      	adds	r3, r0, #1
 8005c30:	d102      	bne.n	8005c38 <_fstat_r+0x1c>
 8005c32:	682b      	ldr	r3, [r5, #0]
 8005c34:	b103      	cbz	r3, 8005c38 <_fstat_r+0x1c>
 8005c36:	6023      	str	r3, [r4, #0]
 8005c38:	bd38      	pop	{r3, r4, r5, pc}
 8005c3a:	bf00      	nop
 8005c3c:	200003cc 	.word	0x200003cc

08005c40 <memchr>:
 8005c40:	4603      	mov	r3, r0
 8005c42:	b510      	push	{r4, lr}
 8005c44:	b2c9      	uxtb	r1, r1
 8005c46:	4402      	add	r2, r0
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	d101      	bne.n	8005c52 <memchr+0x12>
 8005c4e:	2000      	movs	r0, #0
 8005c50:	e003      	b.n	8005c5a <memchr+0x1a>
 8005c52:	7804      	ldrb	r4, [r0, #0]
 8005c54:	3301      	adds	r3, #1
 8005c56:	428c      	cmp	r4, r1
 8005c58:	d1f6      	bne.n	8005c48 <memchr+0x8>
 8005c5a:	bd10      	pop	{r4, pc}

08005c5c <_free_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	4605      	mov	r5, r0
 8005c60:	2900      	cmp	r1, #0
 8005c62:	d040      	beq.n	8005ce6 <_free_r+0x8a>
 8005c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c68:	1f0c      	subs	r4, r1, #4
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	bfb8      	it	lt
 8005c6e:	18e4      	addlt	r4, r4, r3
 8005c70:	f7ff fe28 	bl	80058c4 <__malloc_lock>
 8005c74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce8 <_free_r+0x8c>)
 8005c76:	6813      	ldr	r3, [r2, #0]
 8005c78:	b933      	cbnz	r3, 8005c88 <_free_r+0x2c>
 8005c7a:	6063      	str	r3, [r4, #4]
 8005c7c:	6014      	str	r4, [r2, #0]
 8005c7e:	4628      	mov	r0, r5
 8005c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c84:	f7ff be24 	b.w	80058d0 <__malloc_unlock>
 8005c88:	42a3      	cmp	r3, r4
 8005c8a:	d908      	bls.n	8005c9e <_free_r+0x42>
 8005c8c:	6820      	ldr	r0, [r4, #0]
 8005c8e:	1821      	adds	r1, r4, r0
 8005c90:	428b      	cmp	r3, r1
 8005c92:	bf01      	itttt	eq
 8005c94:	6819      	ldreq	r1, [r3, #0]
 8005c96:	685b      	ldreq	r3, [r3, #4]
 8005c98:	1809      	addeq	r1, r1, r0
 8005c9a:	6021      	streq	r1, [r4, #0]
 8005c9c:	e7ed      	b.n	8005c7a <_free_r+0x1e>
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	b10b      	cbz	r3, 8005ca8 <_free_r+0x4c>
 8005ca4:	42a3      	cmp	r3, r4
 8005ca6:	d9fa      	bls.n	8005c9e <_free_r+0x42>
 8005ca8:	6811      	ldr	r1, [r2, #0]
 8005caa:	1850      	adds	r0, r2, r1
 8005cac:	42a0      	cmp	r0, r4
 8005cae:	d10b      	bne.n	8005cc8 <_free_r+0x6c>
 8005cb0:	6820      	ldr	r0, [r4, #0]
 8005cb2:	4401      	add	r1, r0
 8005cb4:	1850      	adds	r0, r2, r1
 8005cb6:	4283      	cmp	r3, r0
 8005cb8:	6011      	str	r1, [r2, #0]
 8005cba:	d1e0      	bne.n	8005c7e <_free_r+0x22>
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	4408      	add	r0, r1
 8005cc2:	6010      	str	r0, [r2, #0]
 8005cc4:	6053      	str	r3, [r2, #4]
 8005cc6:	e7da      	b.n	8005c7e <_free_r+0x22>
 8005cc8:	d902      	bls.n	8005cd0 <_free_r+0x74>
 8005cca:	230c      	movs	r3, #12
 8005ccc:	602b      	str	r3, [r5, #0]
 8005cce:	e7d6      	b.n	8005c7e <_free_r+0x22>
 8005cd0:	6820      	ldr	r0, [r4, #0]
 8005cd2:	1821      	adds	r1, r4, r0
 8005cd4:	428b      	cmp	r3, r1
 8005cd6:	bf01      	itttt	eq
 8005cd8:	6819      	ldreq	r1, [r3, #0]
 8005cda:	685b      	ldreq	r3, [r3, #4]
 8005cdc:	1809      	addeq	r1, r1, r0
 8005cde:	6021      	streq	r1, [r4, #0]
 8005ce0:	6063      	str	r3, [r4, #4]
 8005ce2:	6054      	str	r4, [r2, #4]
 8005ce4:	e7cb      	b.n	8005c7e <_free_r+0x22>
 8005ce6:	bd38      	pop	{r3, r4, r5, pc}
 8005ce8:	200003c8 	.word	0x200003c8

08005cec <_init>:
 8005cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cee:	bf00      	nop
 8005cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cf2:	bc08      	pop	{r3}
 8005cf4:	469e      	mov	lr, r3
 8005cf6:	4770      	bx	lr

08005cf8 <_fini>:
 8005cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfa:	bf00      	nop
 8005cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cfe:	bc08      	pop	{r3}
 8005d00:	469e      	mov	lr, r3
 8005d02:	4770      	bx	lr
