library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all; 
use ieee.std_logic_textio.all;
<<<<<<< HEAD:Lab2/4_Design_and_Sim/tb/mul_pipe_tb_out.vhd.bak
--use work.type_for_IIR_pkg.all;
=======
use work.type_for_IIR_optimized_pkg.all;
>>>>>>> d3febbe8d07f15a3990db78292583672d73a935c:Lab1/4_Design_and_Sim/tb/IIR_tb_out.vhd

library std;
use std.textio.all;

entity mul_pipe_tb_out is
  port (
    CLK   	: in std_logic;
    RST_n 	: in std_logic;
    Z   	: in std_logic_vector(32-1 downto 0);
  	A,B		: in std_logic_vector(32-1 downto 0));
    
end mul_pipe_tb_out;

architecture beh of mul_pipe_tb_out is

begin  -- beh

  process (CLK, RST_n)
<<<<<<< HEAD:Lab2/4_Design_and_Sim/tb/mul_pipe_tb_out.vhd.bak
    file res_fp : text open WRITE_MODE is "../sim_out/fp_results_v.txt";
	file res_csv_fp : text open WRITE_MODE is "../sim_out/fp_results_v.csv";
	file res_correct : text open READ_MODE is "../sim_out/fp_prod.hex";
    variable line_out, line_csv_out, line_dout_correct : line;
    variable hex_correct : std_logic_vector(32-1 downto 0);
=======
        file res_fp : text open WRITE_MODE is "../sim_out/results_v.txt";
	file res_csv_fp : text open WRITE_MODE is "../sim_out/results_v.csv";
	file res_correct : text open READ_MODE is "../sim_out/results_m.txt";
	file res_c	 : text open READ_MODE is "../sim_out/results_c.txt";
    variable line_out, line_csv_out, line_dout_correct, line_dout_c : line;
    variable int_from_m : integer;
    variable int_from_c : integer;
>>>>>>> d3febbe8d07f15a3990db78292583672d73a935c:Lab1/4_Design_and_Sim/tb/IIR_tb_out.vhd
    variable flag : boolean := false;

  begin
     
    if (flag=false) then
		-- scrivo la prima linea del file csv
<<<<<<< HEAD:Lab2/4_Design_and_Sim/tb/mul_pipe_tb_out.vhd.bak
		write(line_csv_out, string'("#A,B,Z,Z_correct,Error"));
=======
		write(line_csv_out, string'("#VIN,DIN,VOUT,DOUT,DOUT_correct,DOUT_c,Error"));
>>>>>>> d3febbe8d07f15a3990db78292583672d73a935c:Lab1/4_Design_and_Sim/tb/IIR_tb_out.vhd
		writeline(res_csv_fp, line_csv_out);
    end if;

    flag := true;

	if RST_n = '0' then                 -- asynchronous reset (active low)
      	null;
    elsif CLK'event and CLK = '1' then  -- rising clock edge
		

			-- I write in csv file all data
			hwrite(line_csv_out, A );
			write(line_csv_out, string'(","));
			hwrite(line_csv_out, B );
			write(line_csv_out, string'(","));
      	
		if (vout = '1') then	
		    -- i simply write output of filter in txt file
			write(line_out, Z);
		 
		    -- i read correct value from file by teacher
			readline(res_correct, line_dout_correct);
<<<<<<< HEAD:Lab2/4_Design_and_Sim/tb/mul_pipe_tb_out.vhd.bak
			hread(line_dout_correct, hex_correct);
			
			hwrite(line_csv_out, z);
			write(line_csv_out, string'(","));
			write(line_csv_out, hex_correct);
			write(line_csv_out, string'(","));
			
			if (hex_correct = z) then
=======
			read(line_dout_correct, int_from_m);
		
		    -- i read correct value from file creataed by c code
			readline(res_c, line_dout_c);
			read(line_dout_c, int_from_c);

			write(line_csv_out, conv_integer(signed(dout)));
			write(line_csv_out, string'(","));
			write(line_csv_out, int_from_m);
			write(line_csv_out, string'(","));
			write(line_csv_out, int_from_c);
			write(line_csv_out, string'(","));
			
			if (int_from_m = conv_integer(signed(dout))) then
>>>>>>> d3febbe8d07f15a3990db78292583672d73a935c:Lab1/4_Design_and_Sim/tb/IIR_tb_out.vhd
				write(line_csv_out,string'("ok,"));
			else 
				write(line_csv_out,string'("error,"));
			end if;
		else
			write(line_csv_out,string'(" , , ,"));
		end if;
		writeline(res_fp, line_out);
		writeline(res_csv_fp, line_csv_out);
    end if;

  end process;

end beh;
