Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 29 20:46:43 2020
| Host         : ThinkingPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.193        0.000                      0                  694        0.142        0.000                      0                  694        4.500        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.193        0.000                      0                  694        0.142        0.000                      0                  694        4.500        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.390ns (21.601%)  route 5.045ns (78.399%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.621     5.205    fsmRUN/auto/CLK
    SLICE_X60Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=11, routed)          1.395     7.118    fsmRUN/auto/M_first_q_reg[11]_0[3]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.242 r  fsmRUN/auto/M_result_q[3]_i_8__0/O
                         net (fo=2, routed)           1.070     8.312    fsmRUN/auto/M_result_q[3]_i_8__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.150     8.462 r  fsmRUN/auto/M_result_q[1]_i_8__0/O
                         net (fo=2, routed)           0.357     8.819    fsmRUN/auto/M_result_q[1]_i_8__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.328     9.147 r  fsmRUN/auto/M_result_q[1]_i_4__0/O
                         net (fo=1, routed)           0.637     9.784    fsmRUN/auto/M_result_q[1]_i_4__0_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.908 r  fsmRUN/auto/M_result_q[1]_i_2__0/O
                         net (fo=1, routed)           0.947    10.856    fsmRUN/auto/in23[1]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.146    11.002 r  fsmRUN/auto/M_result_q[1]_i_1/O
                         net (fo=1, routed)           0.638    11.640    fsmRUN/auto/M_result_d0_in[1]
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[1]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.312    14.833    fsmRUN/auto/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.188ns (18.963%)  route 5.077ns (81.037%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.886    11.394    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X59Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X59Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X59Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.926    fsmRUN/auto/M_first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.188ns (18.963%)  route 5.077ns (81.037%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.886    11.394    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X59Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X59Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[9]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X59Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.926    fsmRUN/auto/M_first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.188ns (18.984%)  route 5.070ns (81.016%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.879    11.387    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X59Y85         FDRE                                         r  fsmRUN/auto/M_first_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.503    14.907    fsmRUN/auto/CLK
    SLICE_X59Y85         FDRE                                         r  fsmRUN/auto/M_first_q_reg[5]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.925    fsmRUN/auto/M_first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.188ns (18.984%)  route 5.070ns (81.016%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.879    11.387    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X59Y85         FDRE                                         r  fsmRUN/auto/M_first_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.503    14.907    fsmRUN/auto/CLK
    SLICE_X59Y85         FDRE                                         r  fsmRUN/auto/M_first_q_reg[8]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.925    fsmRUN/auto/M_first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.188ns (18.964%)  route 5.076ns (81.036%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.885    11.393    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X60Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X60Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[2]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.962    fsmRUN/auto/M_first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_first_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.188ns (18.964%)  route 5.076ns (81.036%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.440     8.907    buttoncond_gen_0[0].buttoncond/M_buttondetector_out__0[0]
    SLICE_X58Y90         LUT4 (Prop_lut4_I1_O)        0.152     9.059 f  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2__0/O
                         net (fo=8, routed)           1.117    10.176    fsmRUN/auto/slowClockEdge/M_display_q_reg[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.332    10.508 r  fsmRUN/auto/slowClockEdge/M_first_q[15]_i_1__0/O
                         net (fo=16, routed)          0.885    11.393    fsmRUN/auto/slowClockEdge_n_5
    SLICE_X60Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X60Y87         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.962    fsmRUN/auto/M_first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.304ns (20.962%)  route 4.917ns (79.038%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.214     8.681    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.150     8.831 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=14, routed)          0.716     9.547    fsmRUN/auto/slowClockEdge/M_first_q_reg[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     9.873 r  fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5/O
                         net (fo=2, routed)           0.445    10.317    fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.441 r  fsmRUN/auto/slowClockEdge/M_result_q[15]_i_1/O
                         net (fo=24, routed)          0.908    11.350    fsmRUN/auto/slowClockEdge_n_2
    SLICE_X62Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.507    14.911    fsmRUN/auto/CLK
    SLICE_X62Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[5]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X62Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.929    fsmRUN/auto/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.304ns (20.973%)  route 4.913ns (79.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.214     8.681    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.150     8.831 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=14, routed)          0.716     9.547    fsmRUN/auto/slowClockEdge/M_first_q_reg[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     9.873 r  fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5/O
                         net (fo=2, routed)           0.445    10.317    fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.441 r  fsmRUN/auto/slowClockEdge/M_result_q[15]_i_1/O
                         net (fo=24, routed)          0.905    11.346    fsmRUN/auto/slowClockEdge_n_2
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X58Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.926    fsmRUN/auto/M_result_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.304ns (20.973%)  route 4.913ns (79.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.545     5.129    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.257    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.381 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4/O
                         net (fo=2, routed)           0.962     7.343    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_3/O
                         net (fo=50, routed)          1.214     8.681    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.150     8.831 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=14, routed)          0.716     9.547    fsmRUN/auto/slowClockEdge/M_first_q_reg[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     9.873 r  fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5/O
                         net (fo=2, routed)           0.445    10.317    fsmRUN/auto/slowClockEdge/M_opcode_q[5]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.441 r  fsmRUN/auto/slowClockEdge/M_result_q[15]_i_1/O
                         net (fo=24, routed)          0.905    11.346    fsmRUN/auto/slowClockEdge_n_2
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.504    14.908    fsmRUN/auto/CLK
    SLICE_X58Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[11]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X58Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.926    fsmRUN/auto/M_result_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  3.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.557     1.501    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y81         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=4, routed)           0.089     1.731    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    buttondetector_gen_0[1].buttondetector/M_buttoncond_out[0]
    SLICE_X54Y81         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.825     2.015    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X54Y81         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.120     1.634    buttondetector_gen_0[1].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.590     1.534    fsmRUN/manual/CLK
    SLICE_X61Y88         FDRE                                         r  fsmRUN/manual/M_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fsmRUN/manual/M_result_q_reg[1]/Q
                         net (fo=1, routed)           0.091     1.766    fsmRUN/manual/M_manual_aluOut[1]
    SLICE_X60Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  fsmRUN/manual/M_show_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    fsmRUN/M_show_d[1]
    SLICE_X60Y88         FDRE                                         r  fsmRUN/M_show_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.860     2.049    fsmRUN/CLK
    SLICE_X60Y88         FDRE                                         r  fsmRUN/M_show_q_reg[1]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.121     1.668    fsmRUN/M_show_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.584     1.528    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X63Y79         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.115     1.784    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.850     2.039    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.070     1.630    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_result_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.588     1.532    fsmRUN/auto/CLK
    SLICE_X60Y85         FDRE                                         r  fsmRUN/auto/M_result_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  fsmRUN/auto/M_result_q_reg[7]/Q
                         net (fo=1, routed)           0.052     1.748    fsmRUN/manual/M_show_q_reg[15][7]
    SLICE_X61Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  fsmRUN/manual/M_show_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    fsmRUN/M_show_d[7]
    SLICE_X61Y85         FDRE                                         r  fsmRUN/M_show_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.856     2.046    fsmRUN/CLK
    SLICE_X61Y85         FDRE                                         r  fsmRUN/M_show_q_reg[7]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.092     1.637    fsmRUN/M_show_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_result_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.536    fsmRUN/auto/CLK
    SLICE_X62Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fsmRUN/auto/M_result_q_reg[12]/Q
                         net (fo=1, routed)           0.086     1.762    fsmRUN/manual/M_show_q_reg[15][12]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  fsmRUN/manual/M_show_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.807    fsmRUN/M_show_d[12]
    SLICE_X63Y90         FDRE                                         r  fsmRUN/M_show_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.862     2.052    fsmRUN/CLK
    SLICE_X63Y90         FDRE                                         r  fsmRUN/M_show_q_reg[12]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.091     1.640    fsmRUN/M_show_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fsmRUN/M_brain_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_opcode_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.235%)  route 0.125ns (39.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.533    fsmRUN/CLK
    SLICE_X65Y85         FDRE                                         r  fsmRUN/M_brain_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/M_brain_q_reg/Q
                         net (fo=34, routed)          0.125     1.799    fsmRUN/auto/M_display_q_reg[0]_1
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.048     1.847 r  fsmRUN/auto/M_opcode_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    fsmRUN/M_opcode_d[4]
    SLICE_X64Y85         FDRE                                         r  fsmRUN/M_opcode_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.858     2.048    fsmRUN/CLK
    SLICE_X64Y85         FDRE                                         r  fsmRUN/M_opcode_q_reg[4]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.131     1.677    fsmRUN/M_opcode_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.590     1.534    fsmRUN/manual/CLK
    SLICE_X61Y88         FDRE                                         r  fsmRUN/manual/M_result_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fsmRUN/manual/M_result_q_reg[8]/Q
                         net (fo=1, routed)           0.122     1.797    fsmRUN/manual/M_manual_aluOut[8]
    SLICE_X60Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.842 r  fsmRUN/manual/M_show_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.842    fsmRUN/M_show_d[8]
    SLICE_X60Y88         FDRE                                         r  fsmRUN/M_show_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.860     2.049    fsmRUN/CLK
    SLICE_X60Y88         FDRE                                         r  fsmRUN/M_show_q_reg[8]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.121     1.668    fsmRUN/M_show_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fsmRUN/M_brain_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_opcode_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.851%)  route 0.125ns (40.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.533    fsmRUN/CLK
    SLICE_X65Y85         FDRE                                         r  fsmRUN/M_brain_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/M_brain_q_reg/Q
                         net (fo=34, routed)          0.125     1.799    fsmRUN/auto/M_display_q_reg[0]_1
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  fsmRUN/auto/M_opcode_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    fsmRUN/M_opcode_d[3]
    SLICE_X64Y85         FDRE                                         r  fsmRUN/M_opcode_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.858     2.048    fsmRUN/CLK
    SLICE_X64Y85         FDRE                                         r  fsmRUN/M_opcode_q_reg[3]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120     1.666    fsmRUN/M_opcode_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_display_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.591     1.535    fsmRUN/manual/CLK
    SLICE_X59Y92         FDRE                                         r  fsmRUN/manual/M_display_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fsmRUN/manual/M_display_q_reg[21]/Q
                         net (fo=1, routed)           0.098     1.774    fsmRUN/manual/M_manual_displayOUT[21]
    SLICE_X58Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  fsmRUN/manual/M_display_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.819    fsmRUN/M_display_d[21]
    SLICE_X58Y92         FDRE                                         r  fsmRUN/M_display_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.860     2.050    fsmRUN/CLK
    SLICE_X58Y92         FDRE                                         r  fsmRUN/M_display_q_reg[21]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.092     1.640    fsmRUN/M_display_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_display_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.591     1.535    fsmRUN/manual/CLK
    SLICE_X59Y90         FDRE                                         r  fsmRUN/manual/M_display_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fsmRUN/manual/M_display_q_reg[29]/Q
                         net (fo=1, routed)           0.097     1.773    fsmRUN/manual/M_manual_displayOUT[29]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  fsmRUN/manual/M_display_q[29]_i_2/O
                         net (fo=1, routed)           0.000     1.818    fsmRUN/M_display_d[29]
    SLICE_X58Y90         FDRE                                         r  fsmRUN/M_display_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.860     2.050    fsmRUN/CLK
    SLICE_X58Y90         FDRE                                         r  fsmRUN/M_display_q_reg[29]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.091     1.639    fsmRUN/M_display_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   fsmRUN/manual/M_second_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   fsmRUN/manual/FSM_sequential_M_brain_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   fsmRUN/manual/FSM_sequential_M_brain_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/C



