
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency clk_counter[1]$_SDFFE_PN0P_/CK ^
  -0.07 target latency tx_busy$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    11   18.23    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ state[2]$_DFF_P_/CK (DFF_X1)
     3    5.95    0.02    0.08    0.15 ^ state[2]$_DFF_P_/QN (DFF_X1)
                                         _004_ (net)
                  0.02    0.00    0.15 ^ _234_/A1 (NAND3_X1)
     1    1.83    0.01    0.02    0.17 v _234_/ZN (NAND3_X1)
                                         _066_ (net)
                  0.01    0.00    0.17 v _244_/A3 (NAND4_X1)
     1    1.29    0.01    0.02    0.19 ^ _244_/ZN (NAND4_X1)
                                         _022_ (net)
                  0.01    0.00    0.19 ^ tx$_SDFFE_PN1P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    11   18.23    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ tx$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    13   17.55    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ clk_counter[1]$_SDFFE_PN0P_/CK (DFF_X2)
     1    3.52    0.02    0.10    0.16 v clk_counter[1]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _135_ (net)
                  0.02    0.00    0.16 v _251_/B (HA_X1)
     2    7.74    0.01    0.05    0.21 v _251_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.21 v _146_/A4 (NOR4_X4)
     4   10.77    0.05    0.09    0.30 ^ _146_/ZN (NOR4_X4)
                                         _085_ (net)
                  0.05    0.00    0.30 ^ _192_/B1 (OAI21_X2)
     5    9.42    0.02    0.03    0.33 v _192_/ZN (OAI21_X2)
                                         _037_ (net)
                  0.02    0.00    0.33 v _196_/A2 (OR3_X1)
     1    1.67    0.01    0.08    0.41 v _196_/ZN (OR3_X1)
                                         _040_ (net)
                  0.01    0.00    0.41 v _200_/A (OAI221_X1)
     1    1.26    0.03    0.02    0.44 ^ _200_/ZN (OAI221_X1)
                                         _010_ (net)
                  0.03    0.00    0.44 ^ clk_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.81    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    11   18.23    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ clk_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    13   17.55    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ clk_counter[1]$_SDFFE_PN0P_/CK (DFF_X2)
     1    3.52    0.02    0.10    0.16 v clk_counter[1]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _135_ (net)
                  0.02    0.00    0.16 v _251_/B (HA_X1)
     2    7.74    0.01    0.05    0.21 v _251_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.21 v _146_/A4 (NOR4_X4)
     4   10.77    0.05    0.09    0.30 ^ _146_/ZN (NOR4_X4)
                                         _085_ (net)
                  0.05    0.00    0.30 ^ _192_/B1 (OAI21_X2)
     5    9.42    0.02    0.03    0.33 v _192_/ZN (OAI21_X2)
                                         _037_ (net)
                  0.02    0.00    0.33 v _196_/A2 (OR3_X1)
     1    1.67    0.01    0.08    0.41 v _196_/ZN (OR3_X1)
                                         _040_ (net)
                  0.01    0.00    0.41 v _200_/A (OAI221_X1)
     1    1.26    0.03    0.02    0.44 ^ _200_/ZN (OAI221_X1)
                                         _010_ (net)
                  0.03    0.00    0.44 ^ clk_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.44   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.81    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.18    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    11   18.23    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ clk_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14498493075370789

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7303

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
13.966388702392578

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8717

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ clk_counter[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.16 v clk_counter[1]$_SDFFE_PN0P_/QN (DFF_X2)
   0.05    0.21 v _251_/CO (HA_X1)
   0.09    0.30 ^ _146_/ZN (NOR4_X4)
   0.03    0.33 v _192_/ZN (OAI21_X2)
   0.08    0.41 v _196_/ZN (OR3_X1)
   0.02    0.44 ^ _200_/ZN (OAI221_X1)
   0.00    0.44 ^ clk_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.44   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ clk_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.44   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ state[2]$_DFF_P_/CK (DFF_X1)
   0.08    0.15 ^ state[2]$_DFF_P_/QN (DFF_X1)
   0.02    0.17 v _234_/ZN (NAND3_X1)
   0.02    0.19 ^ _244_/ZN (NAND4_X1)
   0.00    0.19 ^ tx$_SDFFE_PN1P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tx$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0681

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0680

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4363

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5959

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
136.580335

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.54e-04   3.21e-06   1.88e-06   1.59e-04  54.4%
Combinational          2.67e-05   2.01e-05   3.71e-06   5.05e-05  17.3%
Clock                  3.42e-05   4.83e-05   1.20e-07   8.27e-05  28.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.15e-04   7.17e-05   5.71e-06   2.92e-04 100.0%
                          73.5%      24.5%       2.0%
