// Seed: 3905618645
module module_0 #(
    parameter id_13 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire _id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  assign module_1.id_2 = 0;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : id_13] id_17;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  input wire id_1;
  logic [7:0] id_3;
  ;
  logic [7:0][1 : 1] id_4;
  always @(*) @(!id_3 or id_3) $clog2(81);
  ;
  wand [id_2 : id_2] id_5;
  assign id_5 = -1'b0;
  logic id_6;
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_6,
      id_6,
      id_1,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_5,
      id_5
  );
  if (1) assign id_4[id_2] = id_4 + id_4;
  else logic id_7;
endmodule
