Running: M:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o N:/gatechcourses/verilog_exercise/fsm_fact/fsm_tb_isim_beh.exe -prj N:/gatechcourses/verilog_exercise/fsm_fact/fsm_tb_beh.prj work.fsm_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "N:/gatechcourses/verilog_exercise/fsm_fact/fsm_fact.v" into library work
Analyzing Verilog file "N:/gatechcourses/verilog_exercise/fsm_fact/fsm_tb.v" into library work
Analyzing Verilog file "M:/XILINX/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fsm_fact
Compiling module fsm_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable N:/gatechcourses/verilog_exercise/fsm_fact/fsm_tb_isim_beh.exe
Fuse Memory Usage: 26384 KB
Fuse CPU Usage: 561 ms
