FIRRTL version 1.2.0
circuit MBInitFSM :
  module MBInitFSM : @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input io_sbTrainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_transmitReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_timeoutCycles : UInt<32> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_patternCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_resp_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_transition : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_error : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 45:30]
    reg paramSubState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 47:38]
    node _T_3 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_4 = asUInt(state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_5 = eq(_T_3, _T_4) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_6 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_7 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_8 = eq(_T_6, _T_7) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_10 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_11 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_13 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_14 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 148:53]
    node _GEN_2 = mux(_T_14, UInt<3>("h4"), state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 149:15 150:25 46:35]
    node _GEN_5 = mux(_T_13, _GEN_2, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48 46:35]
    node _T_15 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_16 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_17 = eq(_T_15, _T_16) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_19 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_20 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_21 = eq(_T_19, _T_20) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_22 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_23 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 183:53]
    node _GEN_8 = mux(_T_23, UInt<3>("h4"), UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 184:15 185:25 187:25]
    node _GEN_9 = mux(_T_22, _GEN_8, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 181:48 46:35]
    node _GEN_11 = mux(_T_21, _GEN_9, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_20 = mux(_T_17, state, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_23 = mux(_T_12, _GEN_5, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_39 = mux(_T_8, state, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_48 = mux(_T_5, _GEN_39, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 46:35]
    node nextState = _GEN_48 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 46:35]
    node _T = eq(nextState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:18]
    node _T_1 = neq(state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:43]
    node _T_2 = and(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:34]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:60 49:19 47:38]
    node _io_transition_T = eq(nextState, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:30]
    node _io_transition_T_1 = eq(nextState, UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:58]
    node _io_transition_T_2 = or(_io_transition_T, _io_transition_T_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:45]
    node _io_error_T = eq(state, UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 53:21]
    reg voltageSwing : UInt<5>, clock with :
      reset => (UInt<1>("h0"), voltageSwing) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 62:37]
    reg maxDataRate : UInt<4>, clock with :
      reset => (UInt<1>("h0"), maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 65:36]
    reg clockMode : UInt<1>, clock with :
      reset => (UInt<1>("h0"), clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 68:34]
    reg clockPhase : UInt<1>, clock with :
      reset => (UInt<1>("h0"), clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 71:35]
    reg moduleId : UInt<2>, clock with :
      reset => (UInt<1>("h0"), moduleId) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 75:33]
    reg ucieAx32 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 79:33]
    reg reqData : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28]
    node _io_sbTrainIO_msgReq_bits_data_T = bits(moduleId, 1, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 104:19]
    node _io_sbTrainIO_msgReq_bits_data_T_1 = asUInt(clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 106:21]
    node _io_sbTrainIO_msgReq_bits_data_T_2 = bits(voltageSwing, 4, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 107:23]
    node _io_sbTrainIO_msgReq_bits_data_T_3 = bits(maxDataRate, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 108:22]
    node io_sbTrainIO_msgReq_bits_data_lo_hi = cat(_io_sbTrainIO_msgReq_bits_data_T_1, _io_sbTrainIO_msgReq_bits_data_T_2) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_lo = cat(io_sbTrainIO_msgReq_bits_data_lo_hi, _io_sbTrainIO_msgReq_bits_data_T_3) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_lo = cat(_io_sbTrainIO_msgReq_bits_data_T, clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_hi = cat(UInt<50>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi = cat(io_sbTrainIO_msgReq_bits_data_hi_hi, io_sbTrainIO_msgReq_bits_data_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_data_T_4 = cat(io_sbTrainIO_msgReq_bits_data_hi, io_sbTrainIO_msgReq_bits_data_lo) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1 = or(UInt<64>("h60000a54000001b"), _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2 = bits(_io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_data = _io_sbTrainIO_msgReq_bits_data_T_4 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:14 99:24]
    node io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg = cat(io_sbTrainIO_msgReq_bits_data, _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_9 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_1 = mux(_T_9, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 139:42 140:27]
    node _GEN_3 = mux(_T_14, _GEN_0, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 149:15 152:29]
    node _GEN_4 = mux(_T_13, io_sbTrainIO_msgReqStatus_bits_data, reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48 146:21 125:28]
    node _GEN_6 = mux(_T_13, _GEN_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48]
    node _exchangedMaxDataRate_T = bits(reqData, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 160:35]
    node _exchangedMaxDataRate_T_1 = geq(maxDataRate, _exchangedMaxDataRate_T) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 160:25]
    node _exchangedMaxDataRate_T_2 = bits(reqData, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 161:20]
    node _exchangedMaxDataRate_T_3 = mux(_exchangedMaxDataRate_T_1, _exchangedMaxDataRate_T_2, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 159:38]
    node _io_sbTrainIO_msgReq_bits_T = bits(reqData, 9, 9) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:35]
    node _io_sbTrainIO_msgReq_bits_T_1 = bits(reqData, 10, 10) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 171:20]
    node _io_sbTrainIO_msgReq_bits_T_2 = bits(_io_sbTrainIO_msgReq_bits_T_1, 0, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 171:29]
    node _io_sbTrainIO_msgReq_bits_WIRE = _io_sbTrainIO_msgReq_bits_T @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:{27,27}]
    node _io_sbTrainIO_msgReq_bits_WIRE_1 = _io_sbTrainIO_msgReq_bits_WIRE @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:{27,27}]
    node _io_sbTrainIO_msgReq_bits_data_T_5 = asUInt(_io_sbTrainIO_msgReq_bits_WIRE_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 106:21]
    node exchangedMaxDataRate = _exchangedMaxDataRate_T_3 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 158:42 159:32]
    node _io_sbTrainIO_msgReq_bits_data_T_6 = bits(exchangedMaxDataRate, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 108:22]
    node io_sbTrainIO_msgReq_bits_data_lo_hi_1 = cat(_io_sbTrainIO_msgReq_bits_data_T_5, UInt<5>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_lo_1 = cat(io_sbTrainIO_msgReq_bits_data_lo_hi_1, _io_sbTrainIO_msgReq_bits_data_T_6) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_lo_1 = cat(UInt<2>("h0"), _io_sbTrainIO_msgReq_bits_T_2) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_hi_1 = cat(UInt<50>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_1 = cat(io_sbTrainIO_msgReq_bits_data_hi_hi_1, io_sbTrainIO_msgReq_bits_data_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_data_T_7 = cat(io_sbTrainIO_msgReq_bits_data_hi_1, io_sbTrainIO_msgReq_bits_data_lo_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_3 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_4 = or(UInt<64>("h60000aa4000001b"), _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_5 = bits(_io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_4, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_data_1 = _io_sbTrainIO_msgReq_bits_data_T_7 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:14 99:24]
    node io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_1 = cat(io_sbTrainIO_msgReq_bits_data_1, _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_18 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_7 = mux(_T_18, UInt<2>("h3"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 175:42 176:27]
    node _GEN_10 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 180:43 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_12 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 157:37 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_13 = mux(_T_17, exchangedMaxDataRate, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 164:23 65:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_msg = io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_1 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 110:20]
    node _GEN_14 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_msg) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_timeoutCycles = UInt<64>("h40") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 120:30]
    node _GEN_15 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_reqType = UInt<2>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 121:24]
    node _GEN_16 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_reqType) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 118:23]
    node _GEN_17 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_repeat) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node _GEN_18 = mux(_T_17, _GEN_7, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_19 = mux(_T_17, UInt<1>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_21 = mux(_T_12, UInt<1>("h1"), _GEN_19) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 144:43]
    node _GEN_22 = mux(_T_12, _GEN_4, reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28 127:29]
    node _GEN_24 = mux(_T_12, _GEN_6, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_25 = mux(_T_12, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_26 = mux(_T_12, maxDataRate, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 65:36]
    node _GEN_27 = validif(eq(_T_12, UInt<1>("h0")), _GEN_14) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_28 = validif(eq(_T_12, UInt<1>("h0")), _GEN_15) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_29 = validif(eq(_T_12, UInt<1>("h0")), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_30 = validif(eq(_T_12, UInt<1>("h0")), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_31 = mux(_T_8, UInt<1>("h1"), _GEN_25) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 129:37]
    node io_sbTrainIO_msgReq_bits_msgReq_msg = io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 110:20]
    node _GEN_32 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_msg, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles = UInt<64>("h40") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 120:30]
    node _GEN_33 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_reqType = UInt<2>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 121:24]
    node _GEN_34 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_reqType, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 118:23]
    node _GEN_35 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_repeat, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node _GEN_36 = mux(_T_8, _GEN_1, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_37 = mux(_T_8, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_38 = mux(_T_8, reqData, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28 127:29]
    node _GEN_40 = mux(_T_8, maxDataRate, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 65:36]
    node _GEN_41 = mux(_T_5, _GEN_31, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_42 = validif(_T_5, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_43 = validif(_T_5, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_44 = validif(_T_5, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_45 = validif(_T_5, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_46 = mux(_T_5, _GEN_36, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_47 = mux(_T_5, _GEN_37, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_49 = mux(_T_5, _GEN_40, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 65:36]
    io_sbTrainIO_msgReq_valid <= _GEN_41
    io_sbTrainIO_msgReq_bits_msg <= _GEN_42
    io_sbTrainIO_msgReq_bits_timeoutCycles <= _GEN_43
    io_sbTrainIO_msgReq_bits_reqType <= _GEN_44
    io_sbTrainIO_msgReq_bits_repeat <= _GEN_45
    io_sbTrainIO_msgReqStatus_ready <= _GEN_47
    io_patternGeneratorIO_transmitReq_valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 67:20]
    io_patternGeneratorIO_transmitReq_bits_pattern is invalid
    io_patternGeneratorIO_transmitReq_bits_timeoutCycles is invalid
    io_patternGeneratorIO_transmitReq_bits_patternCountMax is invalid
    io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax is invalid
    io_patternGeneratorIO_resp_ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 83:20]
    io_transition <= _io_transition_T_2 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:17]
    io_error <= _io_error_T @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 53:12]
    state <= mux(reset, UInt<1>("h0"), nextState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 45:{30,30} 54:9]
    paramSubState <= mux(reset, UInt<1>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 47:{38,38}]
    voltageSwing <= mux(reset, UInt<5>("h0"), voltageSwing) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 62:{37,37,37}]
    maxDataRate <= mux(reset, UInt<4>("h0"), _GEN_49) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 65:{36,36}]
    clockMode <= mux(reset, UInt<1>("h0"), clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 68:{34,34,34}]
    clockPhase <= mux(reset, UInt<1>("h0"), clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 71:{35,35,35}]
    moduleId <= mux(reset, UInt<2>("h0"), moduleId) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 75:{33,33,33}]
    ucieAx32 <= mux(reset, UInt<1>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 79:{33,33,33}]
    reqData <= mux(reset, UInt<64>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:{28,28}]
