
*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 306.004 ; gain = 79.777
INFO: [Synth 8-638] synthesizing module 'inst_ram' [d:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [d:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:11:00 ; elapsed = 00:11:11 . Memory (MB): peak = 705.586 ; gain = 479.359
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:01 ; elapsed = 00:11:12 . Memory (MB): peak = 705.586 ; gain = 479.359
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 895.055 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:11:19 ; elapsed = 00:11:31 . Memory (MB): peak = 895.055 ; gain = 668.828
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:19 ; elapsed = 00:11:31 . Memory (MB): peak = 895.055 ; gain = 668.828
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:11:19 ; elapsed = 00:11:31 . Memory (MB): peak = 895.055 ; gain = 668.828
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:26 ; elapsed = 00:11:40 . Memory (MB): peak = 895.055 ; gain = 668.828
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:36 ; elapsed = 00:11:50 . Memory (MB): peak = 895.055 ; gain = 668.828
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:48 ; elapsed = 00:12:02 . Memory (MB): peak = 931.918 ; gain = 705.691
Finished Timing Optimization : Time (s): cpu = 00:11:49 ; elapsed = 00:12:03 . Memory (MB): peak = 952.961 ; gain = 726.734
Finished Technology Mapping : Time (s): cpu = 00:11:49 ; elapsed = 00:12:04 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished IO Insertion : Time (s): cpu = 00:11:50 ; elapsed = 00:12:05 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished Renaming Generated Instances : Time (s): cpu = 00:11:50 ; elapsed = 00:12:05 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:51 ; elapsed = 00:12:05 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished Renaming Generated Ports : Time (s): cpu = 00:11:51 ; elapsed = 00:12:05 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished Handling Custom Attributes : Time (s): cpu = 00:11:51 ; elapsed = 00:12:05 . Memory (MB): peak = 968.371 ; gain = 742.145
Finished Renaming Generated Nets : Time (s): cpu = 00:11:51 ; elapsed = 00:12:06 . Memory (MB): peak = 968.371 ; gain = 742.145

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LUT3         |     4|
|2     |LUT5         |    64|
|3     |LUT6         |   544|
|4     |MUXF7        |   256|
|5     |MUXF8        |   128|
|6     |RAMB36E1     |     1|
|7     |RAMB36E1_1   |     1|
|8     |RAMB36E1_10  |     1|
|9     |RAMB36E1_100 |     1|
|10    |RAMB36E1_101 |     1|
|11    |RAMB36E1_102 |     1|
|12    |RAMB36E1_103 |     1|
|13    |RAMB36E1_104 |     1|
|14    |RAMB36E1_105 |     1|
|15    |RAMB36E1_106 |     1|
|16    |RAMB36E1_107 |     1|
|17    |RAMB36E1_108 |     1|
|18    |RAMB36E1_109 |     1|
|19    |RAMB36E1_11  |     1|
|20    |RAMB36E1_110 |     1|
|21    |RAMB36E1_111 |     1|
|22    |RAMB36E1_112 |     1|
|23    |RAMB36E1_113 |     1|
|24    |RAMB36E1_114 |     1|
|25    |RAMB36E1_115 |     1|
|26    |RAMB36E1_116 |     1|
|27    |RAMB36E1_117 |     1|
|28    |RAMB36E1_118 |     1|
|29    |RAMB36E1_119 |    35|
|30    |RAMB36E1_12  |     1|
|31    |RAMB36E1_13  |     1|
|32    |RAMB36E1_14  |     1|
|33    |RAMB36E1_15  |     1|
|34    |RAMB36E1_16  |     1|
|35    |RAMB36E1_17  |     1|
|36    |RAMB36E1_18  |     1|
|37    |RAMB36E1_19  |     1|
|38    |RAMB36E1_2   |     1|
|39    |RAMB36E1_20  |     1|
|40    |RAMB36E1_21  |     1|
|41    |RAMB36E1_22  |     1|
|42    |RAMB36E1_23  |     1|
|43    |RAMB36E1_24  |     1|
|44    |RAMB36E1_25  |     1|
|45    |RAMB36E1_26  |     1|
|46    |RAMB36E1_27  |     1|
|47    |RAMB36E1_28  |     1|
|48    |RAMB36E1_29  |    35|
|49    |RAMB36E1_3   |     1|
|50    |RAMB36E1_30  |     1|
|51    |RAMB36E1_31  |     1|
|52    |RAMB36E1_32  |     1|
|53    |RAMB36E1_33  |     1|
|54    |RAMB36E1_34  |     1|
|55    |RAMB36E1_35  |     1|
|56    |RAMB36E1_36  |     1|
|57    |RAMB36E1_37  |     1|
|58    |RAMB36E1_38  |     1|
|59    |RAMB36E1_39  |     1|
|60    |RAMB36E1_4   |     1|
|61    |RAMB36E1_40  |     1|
|62    |RAMB36E1_41  |     1|
|63    |RAMB36E1_42  |     1|
|64    |RAMB36E1_43  |     1|
|65    |RAMB36E1_44  |     1|
|66    |RAMB36E1_45  |     1|
|67    |RAMB36E1_46  |     1|
|68    |RAMB36E1_47  |     1|
|69    |RAMB36E1_48  |     1|
|70    |RAMB36E1_49  |     1|
|71    |RAMB36E1_5   |     1|
|72    |RAMB36E1_50  |     1|
|73    |RAMB36E1_51  |     1|
|74    |RAMB36E1_52  |     1|
|75    |RAMB36E1_53  |     1|
|76    |RAMB36E1_54  |     1|
|77    |RAMB36E1_55  |     1|
|78    |RAMB36E1_56  |     1|
|79    |RAMB36E1_57  |     1|
|80    |RAMB36E1_58  |     1|
|81    |RAMB36E1_59  |    35|
|82    |RAMB36E1_6   |     1|
|83    |RAMB36E1_60  |     1|
|84    |RAMB36E1_61  |     1|
|85    |RAMB36E1_62  |     1|
|86    |RAMB36E1_63  |     1|
|87    |RAMB36E1_64  |     1|
|88    |RAMB36E1_65  |     1|
|89    |RAMB36E1_66  |     1|
|90    |RAMB36E1_67  |     1|
|91    |RAMB36E1_68  |     1|
|92    |RAMB36E1_69  |     1|
|93    |RAMB36E1_7   |     1|
|94    |RAMB36E1_70  |     1|
|95    |RAMB36E1_71  |     1|
|96    |RAMB36E1_72  |     1|
|97    |RAMB36E1_73  |     1|
|98    |RAMB36E1_74  |     1|
|99    |RAMB36E1_75  |     1|
|100   |RAMB36E1_76  |     1|
|101   |RAMB36E1_77  |     1|
|102   |RAMB36E1_78  |     1|
|103   |RAMB36E1_79  |     1|
|104   |RAMB36E1_8   |     1|
|105   |RAMB36E1_80  |     1|
|106   |RAMB36E1_81  |     1|
|107   |RAMB36E1_82  |     1|
|108   |RAMB36E1_83  |     1|
|109   |RAMB36E1_84  |     1|
|110   |RAMB36E1_85  |     1|
|111   |RAMB36E1_86  |     1|
|112   |RAMB36E1_87  |     1|
|113   |RAMB36E1_88  |     1|
|114   |RAMB36E1_89  |    35|
|115   |RAMB36E1_9   |     1|
|116   |RAMB36E1_90  |     1|
|117   |RAMB36E1_91  |     1|
|118   |RAMB36E1_92  |     1|
|119   |RAMB36E1_93  |     1|
|120   |RAMB36E1_94  |     1|
|121   |RAMB36E1_95  |     1|
|122   |RAMB36E1_96  |     1|
|123   |RAMB36E1_97  |     1|
|124   |RAMB36E1_98  |     1|
|125   |RAMB36E1_99  |     1|
|126   |FDRE         |    13|
+------+-------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:11:51 ; elapsed = 00:12:06 . Memory (MB): peak = 968.371 ; gain = 742.145
synth_design: Time (s): cpu = 00:11:57 ; elapsed = 00:12:11 . Memory (MB): peak = 993.344 ; gain = 767.117
