INFO-FLOW: Workspace D:/vivado/cnn/cnn/solution1 opened at Wed Jul 16 09:57:44 +0500 2025
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.567 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.139 sec.
Command         ap_source done; 0.139 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.199 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.888 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_sdx -optimization_level none -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -vivado_optimization_level 2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     set_clock_uncertainty 12.5% 
Execute     config_bind = mul:core=Mul 
ERROR: [HLS 200-101] 'config_bind': Unknown option '='.
ERROR: [HLS 200-101] 'config_bind': Unknown option 'mul:core=Mul'.
Command     config_bind done; error code: 1; 
Command   ap_source done; error code: 1; 0.954 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/vivado/cnn/cnn/solution1 opened at Wed Jul 16 09:59:12 +0500 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.142 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 0.538 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.143 sec.
Command           ap_source done; 0.144 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.197 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.877 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_sdx -optimization_level=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute       config_sdx -target=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -name_max_length 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -m_axi_addr64 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute         set_clock_uncertainty default 
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Command     open_solution done; 1.189 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.139 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.206 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 10 -name default 
Execute     config_sdx -optimization_level none -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level 2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     set_clock_uncertainty 12.5% 
Execute     config_bind mul:core=Mul 
ERROR: [HLS 200-101] 'config_bind': Unknown option 'mul:core=Mul'.
Command     config_bind done; error code: 1; 
Command   ap_source done; error code: 1; 1.703 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/vivado/cnn/cnn/solution1 opened at Wed Jul 16 10:00:51 +0500 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.142 sec.
Command       ap_source done; 0.142 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 0.548 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.134 sec.
Command           ap_source done; 0.135 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.189 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.895 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_sdx -optimization_level=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute       config_sdx -target=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -name_max_length 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -m_axi_addr64 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute         set_clock_uncertainty default 
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Command     open_solution done; 1.165 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.134 sec.
Command         ap_source done; 0.134 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.188 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.341 sec.
Execute     create_clock -period 10 -name default 
Execute     config_sdx -optimization_level none -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level 2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     set_clock_uncertainty 12.5% 
Execute     set_directive_resource cnn dense/multRes Mul 
ERROR: [HLS 200-101] 'set_directive_resource': Too many positional arguments specified.
Command     set_directive_resource done; error code: 1; 
Command   ap_source done; error code: 1; 1.657 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/vivado/cnn/cnn/solution1 opened at Wed Jul 16 10:02:40 +0500 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.142 sec.
Command       ap_source done; 0.142 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 0.537 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.128 sec.
Command           ap_source done; 0.128 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.18 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.835 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_sdx -optimization_level=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute       config_sdx -target=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -name_max_length 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -m_axi_addr64 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute         set_clock_uncertainty default 
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Command     open_solution done; 1.078 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.133 sec.
Command         ap_source done; 0.133 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.199 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.325 sec.
Execute     create_clock -period 10 -name default 
Execute     config_sdx -optimization_level none -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level 2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     set_clock_uncertainty 12.5% 
Execute     set_directive_resource -core Mul cnn dense/multRes 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequireddense/multRes core=Mul 
Execute     set_directive_resource -core AddSub cnn dense/acc 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequireddense/multRes core=Mul 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequireddense/acc core=AddSub 
Execute     set_directive_resource -core Mul cnn conv/multRes Mul 
ERROR: [HLS 200-101] 'set_directive_resource': Too many positional arguments specified.
Command     set_directive_resource done; error code: 1; 
Command   ap_source done; error code: 1; 1.478 sec.
Execute   cleanup_all 
